
å
U1_DdrTest/AxiWrData[234]~FFeftlogic"4
U1_DdrTest/AxiWrData[234]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39393eft(0)/lut4(0)/lut(1)"names
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[25]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39893eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][50]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[23]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[23]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[139]~FFeftlogic"4
U1_DdrTest/AxiRdData[139]~FFeft(0)/ff(0)"EFX_FF
≠
!U2_DdrTestStatis/TimeOutCnt[1]~FFeft
arithmetic"9
!U2_DdrTestStatis/TimeOutCnt[1]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_34/add_2/i2eft(0)/adder(1)"EFX_ADD
\
U1_DdrTest/AxiWrAddr[8]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[8]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[7]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43872eft(0)/lut4(0)/lut(1)"names
ñ
!U1_DdrTest/TestRdStartAddr[21]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40097eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[94]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[94]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[151]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[151]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[11]~FFeftlogic"3
U1_DdrTest/AxiRdData[11]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[410]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[410]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[2]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[2]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][41]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][25]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1409][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][9]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[76]~FFeftlogic"3
U1_DdrTest/AxiWrData[76]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39464eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[4]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43869eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/RdBurstCnt[26]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40013eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_159_128[20]~FFeftlogic"0
Axi_RDATA_159_128[20]~FFeft(0)/ff(0)"EFX_FF
»
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[4]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[4]~FFeft(0)/ff(1)"EFX_FF"C
'U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i5eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_p1[88]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[88]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[87]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[87]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[10]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40722eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[215]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[215]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[11]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40270eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[524]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[524]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[75]~FFeftlogic"3
U1_DdrTest/AxiRdData[75]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[412]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[412]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[11]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39819eft(0)/lut4(0)/lut(1)"names
b
U1_DdrTest/AxiRdStartA[12]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[12]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[31]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[31]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[128].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[128].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[239]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[239]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39915eft(0)/lut4(0)/lut(1)"names
}
PowerOnResetCnt[6]~FFeft
arithmetic"-
PowerOnResetCnt[6]~FFeft(0)/ff(1)"EFX_FF"$
add_5/i7eft(0)/adder(1)"EFX_ADD
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[69]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[69]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39967eft(0)/lut4(0)/lut(1)"names
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[20]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43566eft(0)/lut4(0)/lut(1)"names
à
U1_DdrTest/AxiWrData[9]~FFeftlogic"2
U1_DdrTest/AxiWrData[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39493eft(0)/lut4(0)/lut(1)"names
∂
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp3~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43689eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/AxiWrData[164]~FFeftlogic"4
U1_DdrTest/AxiWrData[164]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39431eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA_191_160[0]~FFeftlogic"/
Axi_RDATA_191_160[0]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[25]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][34]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[27]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40065eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3458][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][62]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[3]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[3]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__31___0[3]~FFeftlogic"/
Axi_WDATA__31___0[3]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[22]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40162eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodMax[2]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40936eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[55]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[55]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodReg[4]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40846eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[119]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[119]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/OpEfficCnt[9]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40721eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[183]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[183]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[210].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[210].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[247]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[247]~FFeft(0)/ff(0)"EFX_FF
≈
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[5]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[5]~FFeft(0)/ff(1)"EFX_FF"@
$U1_DdrTest/U2_DdrRdDataChk/add_66/i6eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[153]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[153]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[10]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[10]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[24]~FFeftlogic"1
U1_DdrTest/EndAddr[24]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[43]~FFeftlogic"3
U1_DdrTest/AxiRdData[43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][53]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[107]~FFeftlogic"4
U1_DdrTest/AxiRdData[107]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[10]~FFeftlogic"1
U1_DdrTest/TestLen[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39698eft(0)/lut4(0)/lut(1)"names
ä
U1_DdrTest/WrBurstLen[2]~FFeftlogic"3
U1_DdrTest/WrBurstLen[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39807eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[203]~FFeftlogic"4
U1_DdrTest/AxiRdData[203]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[27]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39835eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[642][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][7]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[15]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[15]~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/RdDataEnd~FFeftlogic"5
U2_DdrTestStatis/RdDataEnd~FFeft(0)/ff(0)"EFX_FF"*

LUT__40446eft(0)/lut4(0)/lut(1)"names
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[9]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39877eft(0)/lut4(0)/lut(1)"names
b
U1_DdrTest/CalcBurstLen[2]~FFeftlogic"5
U1_DdrTest/CalcBurstLen[2]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[133]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[133]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39902eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/RdBurstCnt[2]~FFeftlogic"9
!U2_DdrTestStatis/RdBurstCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40613eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[205]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[205]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39924eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[257]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[257]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[105]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[105]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39952eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][17]~FFeft(0)/ff(0)"EFX_FF
Ú
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[36]~FFeft
arithmetic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[36]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_105/i5eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[625]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[625]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[24]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[24]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1537][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][1]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[43]~FFeftlogic"3
U1_DdrTest/AxiWrData[43]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39478eft(0)/lut4(0)/lut(1)"names
p
$edb_top_inst/Axi/la_trig_mask[40]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[40]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[111]~FFeftlogic"4
U1_DdrTest/AxiWrData[111]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39448eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1666][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][58]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[199]~FFeftlogic"4
U1_DdrTest/AxiWrData[199]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39413eft(0)/lut4(0)/lut(1)"names
N
Axi_RdStartA[11]~FFeftlogic"+
Axi_RdStartA[11]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiWrStartA[9]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][42]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[10]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39997eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3458][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][9]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[11]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40033eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__31___0[28]~FFeftlogic"0
Axi_RDATA__31___0[28]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[5]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40081eft(0)/lut4(0)/lut(1)"names
X
Axi_WDATA_255_224[17]~FFeftlogic"0
Axi_WDATA_255_224[17]~FFeft(0)/ff(0)"EFX_FF
Ç
-U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARVALID~FFeftlogic"E
-U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARVALID~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_127__96[17]~FFeftlogic"0
Axi_WDATA_127__96[17]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[19]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[19]~FFeft(0)/ff(0)"EFX_FF
¿
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_18(01)__10_13(01)__10_8(01)__10_3(01)memorybram"
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_18(01)__10_13(01)__10_8(01)__10_3(01)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[6]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40146eft(0)/lut4(0)/lut(1)"names
É
U0_DDR_Reset/DdrInitDone~FFeftlogic"#
VCCeft(0)/lut4(0)/lut(1)"names"3
U0_DDR_Reset/DdrInitDone~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[7]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[7]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[33]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[33]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[39]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[39]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/RdPeriodStaCnt[5]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40883eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[71]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[71]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodReg[3]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40845eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[103]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[103]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[4]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43980eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[135]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[135]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[122]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[122]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[167]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[167]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[45]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[199]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[199]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[208].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[208].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[231]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[231]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[135].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[135].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[8]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[8]~FFeft(0)/ff(0)"EFX_FF
¶
)U1_DdrTest/U2_DdrRdDataChk/Axi_TestErr~FFeftlogic"A
)U1_DdrTest/U2_DdrRdDataChk/Axi_TestErr~FFeft(0)/ff(0)"EFX_FF"*

LUT__40200eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[686]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[686]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[21]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[21]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i22eft(0)/adder(1)"EFX_ADD
 
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[7]~FFeft
arithmetic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[7]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_7/i8eft(0)/adder(1)"EFX_ADD
Ó
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[1]~FFeftlogic"e
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__53953eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[389]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[389]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[26]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[26]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[18]~FFeftlogic"1
U1_DdrTest/EndAddr[18]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[27]~FFeftlogic"3
U1_DdrTest/AxiRdData[27]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstCnt[3]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39722eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiRdData[59]~FFeftlogic"3
U1_DdrTest/AxiRdData[59]~FFeft(0)/ff(0)"EFX_FF
ñ
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[7]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_8/i8eft(0)/adder(1)"EFX_ADD
^
U1_DdrTest/AxiRdData[91]~FFeftlogic"3
U1_DdrTest/AxiRdData[91]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[98]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[98]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[123]~FFeftlogic"4
U1_DdrTest/AxiRdData[123]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[417]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[417]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[155]~FFeftlogic"4
U1_DdrTest/AxiRdData[155]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[171]~FFeftlogic"4
U1_DdrTest/AxiRdData[171]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[3]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39755eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[386][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][15]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[19]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39827eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[235]~FFeftlogic"4
U1_DdrTest/AxiRdData[235]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[0]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[0]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[33]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[33]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[7]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[7]~FFeft(0)/ff(0)"EFX_FF
w
LedFlashCnt[9]~FFeft
arithmetic")
LedFlashCnt[9]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i10eft(0)/adder(1)"EFX_ADD
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[23]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][49]~FFeft(0)/ff(0)"EFX_FF
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[1]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39869eft(0)/lut4(0)/lut(1)"names
´
 U2_DdrTestStatis/SecendCnt[8]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[8]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_40/add_2/i9eft(0)/adder(1)"EFX_ADD
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[17]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39885eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[314]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[314]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[2]~FFeftlogic"F
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[2]~FFeft(0)/ff(0)"EFX_FF
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[23]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[23]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i24eft(0)/adder(1)"EFX_ADD
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[231]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[231]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39907eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1025][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][33]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[197]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[197]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39916eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[28]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40645eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[167]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[167]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39929eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[358]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[358]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[142]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[142]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39945eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1154][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][26]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[77]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[77]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39959eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[41]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[41]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[43]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[43]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39972eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][18]~FFeft(0)/ff(0)"EFX_FF
‘
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[8]~FFeftlogic"X
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39987eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[620]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[620]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[16]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][10]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/AxiWrData[1]~FFeftlogic"2
U1_DdrTest/AxiWrData[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39401eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[452]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[452]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[35]~FFeftlogic"3
U1_DdrTest/AxiWrData[35]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39486eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1538][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][2]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[68]~FFeftlogic"3
U1_DdrTest/AxiWrData[68]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39472eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[160]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[160]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[103]~FFeftlogic"4
U1_DdrTest/AxiWrData[103]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39456eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1665][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][57]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[137]~FFeftlogic"4
U1_DdrTest/AxiWrData[137]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39439eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[4994][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][3]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[172]~FFeftlogic"4
U1_DdrTest/AxiWrData[172]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39423eft(0)/lut4(0)/lut(1)"names
H
Axi_WrAddr[5]~FFeftlogic"(
Axi_WrAddr[5]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[207]~FFeftlogic"4
U1_DdrTest/AxiWrData[207]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39405eft(0)/lut4(0)/lut(1)"names
N
Axi_WrStartA[31]~FFeftlogic"+
Axi_WrStartA[31]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiWrStartA[1]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][41]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[17]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[17]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp2~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstCnt[2]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39989eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3201][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][33]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[18]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40005eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3458][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][6]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextRdAddrCnt[3]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40024eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3329][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][25]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[19]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40049eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__31___0[27]~FFeftlogic"0
Axi_RDATA__31___0[27]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstLen[4]~FFeftlogic"3
U1_DdrTest/RdBurstLen[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40077eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][47]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[13]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40089eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_159_128[31]~FFeftlogic"0
Axi_RDATA_159_128[31]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[29]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40105eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA_223_192[5]~FFeftlogic"/
Axi_WDATA_223_192[5]~FFeft(0)/ff(0)"EFX_FF
¢
'U1_DdrTest/U2_DdrRdCtrl/DataRdEndReg~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/DataRdEndReg~FFeft(0)/ff(0)"EFX_FF"*

LUT__40110eft(0)/lut4(0)/lut(1)"names
X
Axi_WDATA_127__96[16]~FFeftlogic"0
Axi_WDATA_127__96[16]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[11]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][41]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[27]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[27]~FFeft(0)/ff(0)"EFX_FF
æ
˚edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_5(10)memorybram"Ø
˚edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[5]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40138eft(0)/lut4(0)/lut(1)"names
¯
ÿedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_5(10)memorybram"å
ÿedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[14]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40154eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][56]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[30]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40170eft(0)/lut4(0)/lut(1)"names
t
&edb_top_inst/Axi/cap_fifo_din_p1[8]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_p1[8]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[15]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[15]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[190]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[190]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[31]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[31]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[4]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40911eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[47]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[47]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/RdPeriodStaCnt[4]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40882eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[63]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[63]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[473]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[473]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[79]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[79]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[52]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[52]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43157eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[95]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[95]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[19]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43565eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[111]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[111]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[29]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[29]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[127]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[127]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[18]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[18]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[143]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[143]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[130]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[130]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[159]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[159]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[282]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[282]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[175]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[175]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[41]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[191]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[191]~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[2]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[2]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[207]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[207]~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[206].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][14]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[206].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][14]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[223]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[223]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[173].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[173].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[239]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[239]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[134].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][6]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[134].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][6]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[255]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[255]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[16]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[16]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[1]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[622]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[622]~FFeft(0)/ff(0)"EFX_FF
Ï
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[5]~FFeftlogic"d
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54615eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[191]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[191]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[13]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[13]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i14eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[54]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[54]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[3]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40262eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][48]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[19]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40278eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[292]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[292]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdAddr[2]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[644]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[644]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[18]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[18]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[453]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[453]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[3]~FFeftlogic"2
U1_DdrTest/AxiRdData[3]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[641]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[641]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[19]~FFeftlogic"3
U1_DdrTest/AxiRdData[19]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[597]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[597]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[35]~FFeftlogic"3
U1_DdrTest/AxiRdData[35]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[673]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[673]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[51]~FFeftlogic"3
U1_DdrTest/AxiRdData[51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/row_addr[8]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[8]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[67]~FFeftlogic"3
U1_DdrTest/AxiRdData[67]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][55]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[83]~FFeftlogic"3
U1_DdrTest/AxiRdData[83]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[36]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[36]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[99]~FFeftlogic"3
U1_DdrTest/AxiRdData[99]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[155]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[155]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[115]~FFeftlogic"4
U1_DdrTest/AxiRdData[115]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[452]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[452]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[131]~FFeftlogic"4
U1_DdrTest/AxiRdData[131]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[410]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[410]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[147]~FFeftlogic"4
U1_DdrTest/AxiRdData[147]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestLen[3]~FFeftlogic"0
U1_DdrTest/TestLen[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39691eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[163]~FFeftlogic"4
U1_DdrTest/AxiRdData[163]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][14]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstLen[6]~FFeftlogic"3
U1_DdrTest/WrBurstLen[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39811eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[187]~FFeftlogic"4
U1_DdrTest/AxiRdData[187]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[7]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39815eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[586]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[586]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[15]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39823eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[219]~FFeftlogic"4
U1_DdrTest/AxiRdData[219]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[23]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39831eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[641][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][6]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[31]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39839eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[251]~FFeftlogic"4
U1_DdrTest/AxiRdData[251]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U1_DdrWrCtrl/DataWrAddrAva~FFeftlogic"@
(U1_DdrTest/U1_DdrWrCtrl/DataWrAddrAva~FFeft(0)/ff(0)"EFX_FF"*

LUT__39844eft(0)/lut4(0)/lut(1)"names
b
U1_DdrTest/CalcBurstLen[7]~FFeftlogic"5
U1_DdrTest/CalcBurstLen[7]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[0]~FFeftlogic"F
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[0]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[28]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[28]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[11]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[11]~FFeft(0)/ff(0)"EFX_FF
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[1]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43627eft(0)/lut4(0)/lut(1)"names
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[19]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[19]~FFeft(0)/ff(0)"EFX_FF
y
LedFlashCnt[25]~FFeft
arithmetic"*
LedFlashCnt[25]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i26eft(0)/adder(1)"EFX_ADD
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[27]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[27]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[4]~FFeftlogic"@
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39865eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[24]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40488eft(0)/lut4(0)/lut(1)"names
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[5]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39873eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[770][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][50]~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[13]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39881eft(0)/lut4(0)/lut(1)"names
û
%U2_DdrTestStatis/RdPeriodStaCnt[0]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40547eft(0)/lut4(0)/lut(1)"names
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[21]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39889eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[396]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[396]~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[29]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39897eft(0)/lut4(0)/lut(1)"names
√
/U2_DdrTestStatis/DdrTest_Test_Time_second[7]~FFeft
arithmetic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[7]~FFeft(0)/ff(1)"EFX_FF"6
U2_DdrTestStatis/add_46/i8eft(0)/adder(1)"EFX_ADD
Ñ
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[6]~FFeftlogic"F
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][42]~FFeft(0)/ff(0)"EFX_FF
Ù
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[227]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[227]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_711/i4eft(0)/adder(1)"EFX_ADD
ê
U2_DdrTestStatis/ErrCnt[16]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40597eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[235]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[235]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39911eft(0)/lut4(0)/lut(1)"names
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[213].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][5]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[213].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][5]~FFeft(0)/ff(0)"EFX_FF
Ó
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[4]~FFeft
arithmetic"X
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[4]~FFeft(0)/ff(1)"EFX_FF"?
#U1_DdrTest/U1_DdrWrDataGen/add_3/i5eft(0)/adder(1)"EFX_ADD
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[11]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40629eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[201]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[201]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39920eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1026][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][34]~FFeft(0)/ff(0)"EFX_FF
Ù
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[163]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[163]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_509/i4eft(0)/adder(1)"EFX_ADD
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[44]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[44]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40661eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[171]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[171]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39933eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[352]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[352]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[138]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[138]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39941eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1153][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][57]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[109]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[109]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39948eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[157]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[157]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[101]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[101]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39956eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1154][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][58]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[73]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[73]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39963eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[38]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[38]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[47]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[47]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39968eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][49]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[39]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[39]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39976eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[16]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43992eft(0)/lut4(0)/lut(1)"names
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[12]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39983eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][50]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiWrAddr[4]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[4]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[10]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43556eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiWrAddr[12]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][41]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[20]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[20]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[43]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[43]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42840eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiWrAddr[28]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][42]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/AxiWrData[5]~FFeftlogic"2
U1_DdrTest/AxiWrData[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39497eft(0)/lut4(0)/lut(1)"names
ò
"edb_top_inst/Axi/word_count[12]~FFeftlogic":
"edb_top_inst/Axi/word_count[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41291eft(0)/lut4(0)/lut(1)"names
ä
U1_DdrTest/AxiWrData[13]~FFeftlogic"3
U1_DdrTest/AxiWrData[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39489eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][33]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[39]~FFeftlogic"3
U1_DdrTest/AxiWrData[39]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39482eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[364]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[364]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[47]~FFeftlogic"3
U1_DdrTest/AxiWrData[47]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39474eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1538][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][34]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[72]~FFeftlogic"3
U1_DdrTest/AxiWrData[72]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39468eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[155]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[155]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[99]~FFeftlogic"3
U1_DdrTest/AxiWrData[99]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39460eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1665][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][25]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[107]~FFeftlogic"4
U1_DdrTest/AxiWrData[107]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39452eft(0)/lut4(0)/lut(1)"names
t
&edb_top_inst/Axi/cap_fifo_din_tu[0]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[0]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[133]~FFeftlogic"4
U1_DdrTest/AxiWrData[133]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39443eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1666][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][26]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[141]~FFeftlogic"4
U1_DdrTest/AxiWrData[141]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39435eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[897][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][0]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[168]~FFeftlogic"4
U1_DdrTest/AxiWrData[168]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39427eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1793][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][17]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[195]~FFeftlogic"4
U1_DdrTest/AxiWrData[195]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39417eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1793][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][49]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[203]~FFeftlogic"4
U1_DdrTest/AxiWrData[203]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39409eft(0)/lut4(0)/lut(1)"names
J
Axi_WrAddr[21]~FFeftlogic")
Axi_WrAddr[21]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[230]~FFeftlogic"4
U1_DdrTest/AxiWrData[230]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39397eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4866][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][22]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[238]~FFeftlogic"4
U1_DdrTest/AxiWrData[238]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39389eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1921][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][9]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiWrStartA[5]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][20]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[13]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][10]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[21]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][62]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[29]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3201][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][1]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstCnt[6]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39993eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4737][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][33]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[14]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40001eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3202][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][2]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[22]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40009eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][63]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[30]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40017eft(0)/lut4(0)/lut(1)"names
∂
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp3~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43721eft(0)/lut4(0)/lut(1)"names
ê
U1_DdrTest/NextRdAddrCnt[7]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40029eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3330][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][50]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[15]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40041eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3329][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][57]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[23]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40057eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3330][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][45]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[31]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40073eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3457][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][6]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[1]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40019eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_127__96[10]~FFeftlogic"0
Axi_RDATA_127__96[10]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[9]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40085eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_127__96[31]~FFeftlogic"0
Axi_RDATA_127__96[31]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[17]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40093eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_191_160[11]~FFeftlogic"0
Axi_RDATA_191_160[11]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[25]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40101eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA_255_224[6]~FFeftlogic"/
Axi_WDATA_255_224[6]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[2]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[2]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_223_192[4]~FFeftlogic"/
Axi_WDATA_223_192[4]~FFeft(0)/ff(0)"EFX_FF
¶
)U1_DdrTest/U2_DdrRdCtrl/DataRdReadyClr~FFeftlogic"A
)U1_DdrTest/U2_DdrRdCtrl/DataRdReadyClr~FFeft(0)/ff(0)"EFX_FF"*

LUT__40118eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4738][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][58]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdEnd~FFeftlogic"F
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdEnd~FFeft(0)/ff(0)"EFX_FF"*

LUT__40132eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4865][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][35]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[7]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4866][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][3]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[15]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[15]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__31___0[0]~FFeftlogic"/
Axi_WDATA__31___0[0]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[23]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[23]~FFeft(0)/ff(0)"EFX_FF
L
Axi_RdStartA[7]~FFeftlogic"*
Axi_RdStartA[7]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[31]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[31]~FFeft(0)/ff(0)"EFX_FF
à
‡edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_5(10)memorybram"î
‡edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[1]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40134eft(0)/lut4(0)/lut(1)"names
∏
¯edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_5(10)memorybram"¨	
¯edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[2]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40142eft(0)/lut4(0)/lut(1)"names
ò
®edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_5(10)memorybram"‹
®edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[10]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40150eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][16]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[18]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40158eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][62]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[26]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40166eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][31]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[3]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[3]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[10]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[10]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[11]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[11]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[34]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[34]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[19]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[19]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[62]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[62]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[27]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[27]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodCnt[9]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40925eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[35]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[35]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[3]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40910eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[43]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[43]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[357]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[357]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[51]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[51]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[404]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[404]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[59]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[59]~FFeft(0)/ff(0)"EFX_FF
ñ
!edb_top_inst/Axi/word_count[5]~FFeftlogic"9
!edb_top_inst/Axi/word_count[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41284eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[67]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[67]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[476]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[476]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[75]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[75]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[29]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42355eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[83]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[83]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[56]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[56]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54294eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[91]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[91]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[13]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[13]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[99]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[99]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[629]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[629]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[107]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[107]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[9]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[9]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[115]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[115]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[32]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[32]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[123]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[123]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[13]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44020eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[131]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[131]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[21]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[21]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[139]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[139]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[80]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[80]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[147]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[147]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[79]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[79]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[155]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[155]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[160]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[160]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[163]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[163]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[285]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[285]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[171]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[171]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[254]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[254]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[179]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[179]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[34]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[187]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[187]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[26]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[26]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[195]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[195]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[30]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[30]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[203]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[203]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[378]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[378]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[211]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[211]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[201].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[201].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[219]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[219]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[191].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[191].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[227]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[227]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[171].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[171].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[235]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[235]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[312]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[312]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[243]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[243]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[132].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[132].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[251]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[251]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[404]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[404]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[4]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[4]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][1]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][1]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[12]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[12]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][0]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][0]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[20]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[20]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[28]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[28]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[590]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[590]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[5]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[5]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[21]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39785eft(0)/lut4(0)/lut(1)"names
Ï
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[1]~FFeftlogic"d
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54611eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[654]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[654]~FFeft(0)/ff(0)"EFX_FF
≈
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[1]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[1]~FFeft(0)/ff(1)"EFX_FF"@
$U1_DdrTest/U2_DdrRdDataChk/add_66/i2eft(0)/adder(1)"EFX_ADD
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[188]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[188]~FFeft(0)/ff(0)"EFX_FF
∆
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[9]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[9]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i10eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[22]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[22]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[17]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[17]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i18eft(0)/adder(1)"EFX_ADD
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[54]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[54]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[25]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[25]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i26eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[86]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[86]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[7]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40266eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/we~FFeftlogic"N
6edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/we~FFeft(0)/ff(0)"EFX_FF"*

LUT__44473eft(0)/lut4(0)/lut(1)"names
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[15]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40274eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[222]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[222]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[23]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40282eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[130][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][8]~FFeft(0)/ff(0)"EFX_FF
Ó
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[5]~FFeftlogic"e
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54594eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[357]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[357]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdAddr[6]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[6]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[641]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[641]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[14]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[14]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[421]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[421]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[22]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[22]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[561]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[561]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[30]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[30]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[485]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[485]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[7]~FFeftlogic"2
U1_DdrTest/AxiRdData[7]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[634]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[634]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[15]~FFeftlogic"3
U1_DdrTest/AxiRdData[15]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[685]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[685]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[23]~FFeftlogic"3
U1_DdrTest/AxiRdData[23]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[599]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[599]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[31]~FFeftlogic"3
U1_DdrTest/AxiRdData[31]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[626]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[626]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[39]~FFeftlogic"3
U1_DdrTest/AxiRdData[39]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[674]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[674]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[47]~FFeftlogic"3
U1_DdrTest/AxiRdData[47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][57]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[55]~FFeftlogic"3
U1_DdrTest/AxiRdData[55]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[10]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44233eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiRdData[63]~FFeftlogic"3
U1_DdrTest/AxiRdData[63]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[550]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[550]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[71]~FFeftlogic"3
U1_DdrTest/AxiRdData[71]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][60]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[79]~FFeftlogic"3
U1_DdrTest/AxiRdData[79]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[5]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[5]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[87]~FFeftlogic"3
U1_DdrTest/AxiRdData[87]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][15]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[95]~FFeftlogic"3
U1_DdrTest/AxiRdData[95]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[494]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[494]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[103]~FFeftlogic"4
U1_DdrTest/AxiRdData[103]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[477]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[477]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[111]~FFeftlogic"4
U1_DdrTest/AxiRdData[111]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[466]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[466]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[119]~FFeftlogic"4
U1_DdrTest/AxiRdData[119]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[451]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[451]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[127]~FFeftlogic"4
U1_DdrTest/AxiRdData[127]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[371]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[371]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[135]~FFeftlogic"4
U1_DdrTest/AxiRdData[135]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[393]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[393]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[143]~FFeftlogic"4
U1_DdrTest/AxiRdData[143]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[445]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[445]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[151]~FFeftlogic"4
U1_DdrTest/AxiRdData[151]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[525]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[525]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[159]~FFeftlogic"4
U1_DdrTest/AxiRdData[159]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[494]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[494]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[167]~FFeftlogic"4
U1_DdrTest/AxiRdData[167]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[458]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[458]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstLen[4]~FFeftlogic"3
U1_DdrTest/WrBurstLen[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39809eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[179]~FFeftlogic"4
U1_DdrTest/AxiRdData[179]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[1]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39751eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[385][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][46]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[5]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39813eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[195]~FFeftlogic"4
U1_DdrTest/AxiRdData[195]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[9]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39817eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[459]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[459]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[13]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39821eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[211]~FFeftlogic"4
U1_DdrTest/AxiRdData[211]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[17]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39825eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[386][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][47]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[21]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39829eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[227]~FFeftlogic"4
U1_DdrTest/AxiRdData[227]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[25]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39833eft(0)/lut4(0)/lut(1)"names
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44533eft(0)/lut4(0)/lut(1)"names
ñ
!U1_DdrTest/TestWrStartAddr[29]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39837eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[243]~FFeftlogic"4
U1_DdrTest/AxiRdData[243]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[6]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][38]~FFeft(0)/ff(0)"EFX_FF
Ç
-U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWVALID~FFeftlogic"E
-U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWVALID~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdStartA[4]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[4]~FFeft(0)/ff(0)"EFX_FF
¥
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrALoad~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrALoad~FFeft(0)/ff(0)"EFX_FF"*

LUT__39847eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[348]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[348]~FFeft(0)/ff(0)"EFX_FF
®
*U1_DdrTest/U1_DdrWrCtrl/DdrCtrl_WLAST_0~FFeftlogic"B
*U1_DdrTest/U1_DdrWrCtrl/DdrCtrl_WLAST_0~FFeft(0)/ff(0)"EFX_FF"*

LUT__39855eft(0)/lut4(0)/lut(1)"names
b
U1_DdrTest/AxiRdStartA[20]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[20]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrEnd~FFeftlogic"F
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrEnd~FFeft(0)/ff(0)"EFX_FF"*

LUT__39860eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[642][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][39]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[9]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[9]~FFeft(0)/ff(0)"EFX_FF
v
LedFlashCnt[1]~FFeft
arithmetic")
LedFlashCnt[1]~FFeft(0)/ff(1)"EFX_FF"%
	add_24/i2eft(0)/adder(1)"EFX_ADD
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[13]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[13]~FFeft(0)/ff(0)"EFX_FF
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[8]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44906eft(0)/lut4(0)/lut(1)"names
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[17]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[17]~FFeft(0)/ff(0)"EFX_FF
y
LedFlashCnt[17]~FFeft
arithmetic"*
LedFlashCnt[17]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i18eft(0)/adder(1)"EFX_ADD
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[21]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][17]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[25]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[25]~FFeft(0)/ff(0)"EFX_FF
b
U2_DdrTestStatis/Axi_RLAST~FFeftlogic"5
U2_DdrTestStatis/Axi_RLAST~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[29]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[29]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[325]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[325]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[2]~FFeftlogic"@
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39863eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/WrBurstCnt[0]~FFeftlogic"9
!U2_DdrTestStatis/WrBurstCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40464eft(0)/lut4(0)/lut(1)"names
§
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[6]~FFeftlogic"@
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39867eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[770][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][18]~FFeft(0)/ff(0)"EFX_FF
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[3]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39871eft(0)/lut4(0)/lut(1)"names
Æ
!U2_DdrTestStatis/SecendCnt[13]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[13]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i14eft(0)/adder(1)"EFX_ADD
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[7]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39875eft(0)/lut4(0)/lut(1)"names
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][5]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][5]~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[11]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39879eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[0]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40525eft(0)/lut4(0)/lut(1)"names
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[15]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39883eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[897][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][9]~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[19]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39887eft(0)/lut4(0)/lut(1)"names
≠
!U2_DdrTestStatis/TimeOutCnt[4]~FFeft
arithmetic"9
!U2_DdrTestStatis/TimeOutCnt[4]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_34/add_2/i5eft(0)/adder(1)"EFX_ADD
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[23]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39891eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[391]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[391]~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[27]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39895eft(0)/lut4(0)/lut(1)"names
Æ
!U2_DdrTestStatis/SecendCnt[26]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[26]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i27eft(0)/adder(1)"EFX_ADD
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[31]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39899eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[898][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][10]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[4]~FFeftlogic"F
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[4]~FFeft(0)/ff(0)"EFX_FF
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[15]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[15]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i16eft(0)/adder(1)"EFX_ADD
‘
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[7]~FFeftlogic"X
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39900eft(0)/lut4(0)/lut(1)"names
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[170].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[170].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
‘
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[6]~FFeftlogic"X
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39903eft(0)/lut4(0)/lut(1)"names
é
U2_DdrTestStatis/ErrCnt[8]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40589eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[229]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[229]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39905eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1025][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][1]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[233]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[233]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39909eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/WrBurstCnt[1]~FFeftlogic"9
!U2_DdrTestStatis/WrBurstCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40605eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[237]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[237]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39913eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[286]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[286]~FFeft(0)/ff(0)"EFX_FF
Ù
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[241]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[241]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_711/i3eft(0)/adder(1)"EFX_ADD
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[3]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40621eft(0)/lut4(0)/lut(1)"names
Ù
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[195]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[195]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_610/i4eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[1026][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][2]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[199]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[199]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39918eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[19]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40637eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[203]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[203]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39922eft(0)/lut4(0)/lut(1)"names
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[27]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[27]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[207]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[207]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39926eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[36]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[36]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40653eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[165]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[165]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39927eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp3~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43657eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[169]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[169]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39931eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[3]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40669eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[173]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[173]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39935eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[341]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[341]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[136]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[136]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39939eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1153][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][41]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[140]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[140]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39943eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[284]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[284]~FFeft(0)/ff(0)"EFX_FF
¨
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[144]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[144]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][10]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[107]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[107]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39950eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[162]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[162]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[103]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[103]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39954eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1154][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][42]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[79]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[79]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39957eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[86]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[86]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[75]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[75]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39961eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1281][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][1]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[71]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[71]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39965eft(0)/lut4(0)/lut(1)"names
f
U1_DdrTest/CalcStartAddr[28]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[28]~FFeft(0)/ff(0)"EFX_FF
™
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[67]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[67]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][33]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[45]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[45]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39970eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[56]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[56]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[41]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[41]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39974eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1282][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][2]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[135]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[135]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39978eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[13]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43989eft(0)/lut4(0)/lut(1)"names
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[14]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39981eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][34]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[10]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39985eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[12]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[12]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiWrAddr[2]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[2]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp3~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43673eft(0)/lut4(0)/lut(1)"names
\
U1_DdrTest/AxiWrAddr[6]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[6]~FFeft(0)/ff(0)"EFX_FF
ö
#edb_top_inst/Axi/module_state[3]~FFeftlogic";
#edb_top_inst/Axi/module_state[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43540eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiWrAddr[10]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][25]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[14]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[14]~FFeft(0)/ff(0)"EFX_FF
ö
#edb_top_inst/Axi/module_state[2]~FFeftlogic";
#edb_top_inst/Axi/module_state[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43538eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiWrAddr[18]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][57]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[22]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[22]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[537]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[537]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[26]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][26]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[30]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[30]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[21]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54078eft(0)/lut4(0)/lut(1)"names
à
U1_DdrTest/AxiWrData[3]~FFeftlogic"2
U1_DdrTest/AxiWrData[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39445eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][58]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/AxiWrData[7]~FFeftlogic"2
U1_DdrTest/AxiWrData[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39495eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[443]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[443]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[11]~FFeftlogic"3
U1_DdrTest/AxiWrData[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39491eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][17]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[15]~FFeftlogic"3
U1_DdrTest/AxiWrData[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39487eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[408]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[408]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[37]~FFeftlogic"3
U1_DdrTest/AxiWrData[37]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39484eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][49]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[41]~FFeftlogic"3
U1_DdrTest/AxiWrData[41]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39480eft(0)/lut4(0)/lut(1)"names
t
&edb_top_inst/Axi/la_window_depth[4]~FFeftlogic">
&edb_top_inst/Axi/la_window_depth[4]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[45]~FFeftlogic"3
U1_DdrTest/AxiWrData[45]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39476eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1538][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][18]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[49]~FFeftlogic"3
U1_DdrTest/AxiWrData[49]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39418eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[284]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[284]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[70]~FFeftlogic"3
U1_DdrTest/AxiWrData[70]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39470eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1538][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][50]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[74]~FFeftlogic"3
U1_DdrTest/AxiWrData[74]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39466eft(0)/lut4(0)/lut(1)"names
p
$edb_top_inst/Axi/la_trig_mask[30]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[30]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[78]~FFeftlogic"3
U1_DdrTest/AxiWrData[78]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39462eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1665][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][9]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[101]~FFeftlogic"4
U1_DdrTest/AxiWrData[101]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39458eft(0)/lut4(0)/lut(1)"names
p
$edb_top_inst/Axi/la_trig_mask[18]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[18]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[105]~FFeftlogic"4
U1_DdrTest/AxiWrData[105]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39454eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1665][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][41]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[109]~FFeftlogic"4
U1_DdrTest/AxiWrData[109]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39450eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[27]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[27]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[113]~FFeftlogic"4
U1_DdrTest/AxiWrData[113]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39446eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1666][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][10]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[135]~FFeftlogic"4
U1_DdrTest/AxiWrData[135]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39441eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1921][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][0]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[139]~FFeftlogic"4
U1_DdrTest/AxiWrData[139]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39437eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1666][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][42]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[143]~FFeftlogic"4
U1_DdrTest/AxiWrData[143]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39433eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][57]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[166]~FFeftlogic"4
U1_DdrTest/AxiWrData[166]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39429eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1793][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][1]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[170]~FFeftlogic"4
U1_DdrTest/AxiWrData[170]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39425eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][22]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[174]~FFeftlogic"4
U1_DdrTest/AxiWrData[174]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39421eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1793][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][33]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[197]~FFeftlogic"4
U1_DdrTest/AxiWrData[197]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39415eft(0)/lut4(0)/lut(1)"names
Ë
êedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_5(10)memorybram"ƒ
êedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
å
U1_DdrTest/AxiWrData[201]~FFeftlogic"4
U1_DdrTest/AxiWrData[201]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39411eft(0)/lut4(0)/lut(1)"names
J
Axi_WrAddr[13]~FFeftlogic")
Axi_WrAddr[13]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[205]~FFeftlogic"4
U1_DdrTest/AxiWrData[205]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39407eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][18]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[228]~FFeftlogic"4
U1_DdrTest/AxiWrData[228]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39399eft(0)/lut4(0)/lut(1)"names
J
Axi_WrAddr[29]~FFeftlogic")
Axi_WrAddr[29]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__31___0[2]~FFeftlogic"/
Axi_WDATA__31___0[2]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp4~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43746eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/AxiWrData[236]~FFeftlogic"4
U1_DdrTest/AxiWrData[236]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39391eft(0)/lut4(0)/lut(1)"names
∂
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp3~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43705eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/AxiWrData[240]~FFeftlogic"4
U1_DdrTest/AxiWrData[240]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39387eft(0)/lut4(0)/lut(1)"names
N
Axi_WrStartA[30]~FFeftlogic"+
Axi_WrStartA[30]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiWrStartA[3]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][25]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiWrStartA[7]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][17]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[11]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][57]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[15]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[15]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[17]~FFeftlogic"0
Axi_RDATA_255_224[17]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[19]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][26]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[23]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][56]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[27]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][58]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[31]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][18]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstCnt[4]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39991eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3201][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][17]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstCnt[8]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39995eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA_191_160[6]~FFeftlogic"/
Axi_RDATA_191_160[6]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[12]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39999eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3201][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][49]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[16]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40003eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_159_128[15]~FFeftlogic"0
Axi_RDATA_159_128[15]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[20]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40007eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3202][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][18]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[24]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40011eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][51]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[28]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40015eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3202][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][50]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextRdAddrCnt[1]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40020eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][25]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextRdAddrCnt[5]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40027eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3329][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][9]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextRdAddrCnt[9]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40031eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA__95__64[3]~FFeftlogic"/
Axi_RDATA__95__64[3]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[13]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40037eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3329][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][41]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[17]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40045eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__63__32[12]~FFeftlogic"0
Axi_RDATA__63__32[12]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[21]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40053eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__63__32[19]~FFeftlogic"0
Axi_RDATA__63__32[19]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[25]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40061eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3330][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][55]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[29]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40069eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA__95__64[9]~FFeftlogic"/
Axi_RDATA__95__64[9]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstLen[2]~FFeftlogic"3
U1_DdrTest/RdBurstLen[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40075eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3457][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][9]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstLen[6]~FFeftlogic"3
U1_DdrTest/RdBurstLen[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40079eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][26]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[3]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40023eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][57]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[7]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40083eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3458][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][5]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[11]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40087eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3458][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][31]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[15]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40091eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA_159_128[8]~FFeftlogic"/
Axi_RDATA_159_128[8]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[19]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40095eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_191_160[31]~FFeftlogic"0
Axi_RDATA_191_160[31]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[23]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40099eft(0)/lut4(0)/lut(1)"names
X
Axi_WDATA_255_224[13]~FFeftlogic"0
Axi_WDATA_255_224[13]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[27]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40103eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA_255_224[5]~FFeftlogic"/
Axi_WDATA_255_224[5]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[31]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40107eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4737][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][58]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[0]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][26]~FFeft(0)/ff(0)"EFX_FF
¶
)U1_DdrTest/U2_DdrRdCtrl/DataRdNextBrst~FFeftlogic"A
)U1_DdrTest/U2_DdrRdCtrl/DataRdNextBrst~FFeft(0)/ff(0)"EFX_FF"*

LUT__40114eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4738][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][37]~FFeft(0)/ff(0)"EFX_FF
¶
)U1_DdrTest/U2_DdrRdCtrl/DataRdLastFlag~FFeftlogic"A
)U1_DdrTest/U2_DdrRdCtrl/DataRdLastFlag~FFeft(0)/ff(0)"EFX_FF"*

LUT__40126eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_223_192[22]~FFeftlogic"0
Axi_RDATA_223_192[22]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[0]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[0]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_255_224[1]~FFeftlogic"/
Axi_RDATA_255_224[1]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[0]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[0]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[19]~FFeftlogic"0
Axi_RDATA_255_224[19]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[5]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][47]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[9]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[9]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4866][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][5]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[13]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][21]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[17]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[17]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[23]~FFeftlogic"+
Axi_WrStartA[23]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[21]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[21]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[28]~FFeftlogic"+
Axi_WrStartA[28]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[25]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[25]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[13]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43847eft(0)/lut4(0)/lut(1)"names
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[29]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[29]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[25]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43859eft(0)/lut4(0)/lut(1)"names
»
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[2]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[2]~FFeft(0)/ff(1)"EFX_FF"C
'U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i3eft(0)/adder(1)"EFX_ADD
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[13]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43878eft(0)/lut4(0)/lut(1)"names
»
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[6]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[6]~FFeft(0)/ff(1)"EFX_FF"C
'U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i7eft(0)/adder(1)"EFX_ADD
ÿ
»edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_5(10)memorybram"¸
»edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[3]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40136eft(0)/lut4(0)/lut(1)"names
ÿ
»edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_5(10)memorybram"¸
»edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[7]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40140eft(0)/lut4(0)/lut(1)"names
∞
¥edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_5(10)memorybram"Ë
¥edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[4]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40144eft(0)/lut4(0)/lut(1)"names

‘edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_5(10)memorybram"à
‘edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[8]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40148eft(0)/lut4(0)/lut(1)"names

îedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_5(10)memorybram"»
îedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[12]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40152eft(0)/lut4(0)/lut(1)"names
ñ
!edb_top_inst/Axi/word_count[0]~FFeftlogic"9
!edb_top_inst/Axi/word_count[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41053eft(0)/lut4(0)/lut(1)"names
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[16]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40156eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][31]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[20]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40160eft(0)/lut4(0)/lut(1)"names
r
Axi_AADDR[3]~FFeftlogic"'
Axi_AADDR[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39373eft(0)/lut4(0)/lut(1)"names
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[24]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40164eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][12]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[28]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40168eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1664][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1664][0]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[1]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1920][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1920][0]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[5]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][0]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[9]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[9]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[23]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[23]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[13]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[13]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[56]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[56]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[17]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[17]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[4]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40947eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[21]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[21]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[18]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41248eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[25]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[25]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodReg[7]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40932eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[29]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[29]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodCnt[8]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40924eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[33]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[33]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[225]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[225]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[37]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[37]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[291]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[291]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[41]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[41]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[321]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[321]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[45]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[45]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[359]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[359]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[49]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[49]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[377]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[377]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[53]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[53]~FFeft(0)/ff(0)"EFX_FF
b
edb_top_inst/Axi/opcode[2]~FFeftlogic"5
edb_top_inst/Axi/opcode[2]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[57]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[57]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[415]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[415]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[61]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[61]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[437]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[437]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[65]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[65]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[453]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[453]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[69]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[69]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[14]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41858eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[73]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[73]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[493]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[493]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[77]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[77]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[515]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[515]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[81]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[81]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[527]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[527]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[85]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[85]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[44]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[44]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42877eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[89]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[89]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[570]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[570]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[93]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[93]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[592]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[592]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[97]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[97]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[608]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[608]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[101]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[101]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[25]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43571eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[105]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[105]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[650]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[650]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[109]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[109]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[10]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[10]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[113]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[113]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[685]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[685]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[117]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[117]~FFeft(0)/ff(0)"EFX_FF
™
"U2_DdrTestStatis/WrPeriodCnt[8]~FFeft
arithmetic":
"U2_DdrTestStatis/WrPeriodCnt[8]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_138/i9eft(0)/adder(1)"EFX_ADD
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[121]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[121]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[38]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[38]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[125]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[125]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[49]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[49]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[129]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[129]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[27]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44034eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[133]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[133]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[69]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[69]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[137]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[137]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[74]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[74]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[141]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[141]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[57]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[57]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[145]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[145]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[18]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40730eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[149]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[149]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[257]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[257]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[153]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[153]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[133]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[133]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[157]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[157]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[161]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[161]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[161]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[161]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[188]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[188]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[165]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[165]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[292]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[292]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[169]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[169]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[25]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[25]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[173]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[173]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[357]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[357]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[177]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[177]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[75]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[181]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[181]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[20]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[185]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[185]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[18]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[189]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[189]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[22]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[22]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[193]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[193]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[31]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[31]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[197]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[197]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[23]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[23]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[201]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[201]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[7]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[7]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[205]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[205]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[228].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[228].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[209]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[209]~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[220].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][12]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[220].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][12]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[213]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[213]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[192].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][0]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[192].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][0]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[217]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[217]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[201].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[201].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[221]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[221]~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[190].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][14]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[190].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][14]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[225]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[225]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[182].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[182].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[229]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[229]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[169].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][9]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[169].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][9]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[233]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[233]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[164].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[164].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[237]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[237]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[153].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][9]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[153].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][9]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[241]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[241]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[145].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[145].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[245]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[245]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[127].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][15]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[127].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][15]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[249]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[249]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[126].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[126].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[253]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[253]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[116].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[116].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[2]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[2]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][12]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][12]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[6]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[6]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[10]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[10]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[14]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[14]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[18]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[18]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][7]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][7]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[22]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[22]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[26]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[26]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[574]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[574]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[30]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[30]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[405]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[405]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[3]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[606]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[606]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[7]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][38]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[0]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40201eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[638]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[638]~FFeft(0)/ff(0)"EFX_FF
Ï
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[3]~FFeftlogic"d
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__53928eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[290]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[290]~FFeft(0)/ff(0)"EFX_FF
Ï
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[7]~FFeftlogic"d
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__53947eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[670]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[670]~FFeft(0)/ff(0)"EFX_FF
≈
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[3]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[3]~FFeft(0)/ff(1)"EFX_FF"@
$U1_DdrTest/U2_DdrRdDataChk/add_66/i4eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[257][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][56]~FFeft(0)/ff(0)"EFX_FF
≈
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[7]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[7]~FFeft(0)/ff(1)"EFX_FF"@
$U1_DdrTest/U2_DdrRdDataChk/add_66/i8eft(0)/adder(1)"EFX_ADD
t
&edb_top_inst/Axi/cap_fifo_din_tu[6]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[6]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[11]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[11]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i12eft(0)/adder(1)"EFX_ADD
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[96]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[96]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[15]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[15]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i16eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[38]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[38]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[19]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[19]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i20eft(0)/adder(1)"EFX_ADD
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[51]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[51]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[23]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[23]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i24eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[70]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[70]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[1]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40260eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[13]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[13]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[5]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40264eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[120]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[120]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[9]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40268eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][40]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[13]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40272eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[188]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[188]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[17]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40276eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][29]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[21]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40280eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[257]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[257]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[25]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40284eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/la_biu_inst/row_addr[2]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[2]~FFeft(0)/ff(0)"EFX_FF
Ó
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[3]~FFeftlogic"e
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__53959eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[341]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[341]~FFeft(0)/ff(0)"EFX_FF
Ó
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[7]~FFeftlogic"e
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40419eft(0)/lut4(0)/lut(1)"names
ä
U1_DdrTest/WrBurstCnt[5]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39724eft(0)/lut4(0)/lut(1)"names
\
U1_DdrTest/AxiRdAddr[4]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[4]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[373]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[373]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdAddr[8]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[8]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][25]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[12]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[12]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[405]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[405]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[16]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[16]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[603]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[603]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[20]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[20]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[437]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[437]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[24]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[558]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[558]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[28]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[28]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[469]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[469]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[1]~FFeftlogic"2
U1_DdrTest/AxiRdData[1]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[665]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[665]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[5]~FFeftlogic"2
U1_DdrTest/AxiRdData[5]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[503]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[503]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[9]~FFeftlogic"2
U1_DdrTest/AxiRdData[9]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[620]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[620]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[13]~FFeftlogic"3
U1_DdrTest/AxiRdData[13]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[17]~FFeftlogic"1
U1_DdrTest/EndAddr[17]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[17]~FFeftlogic"3
U1_DdrTest/AxiRdData[17]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[15]~FFeftlogic"1
U1_DdrTest/EndAddr[15]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[21]~FFeftlogic"3
U1_DdrTest/AxiRdData[21]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[575]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[575]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[25]~FFeftlogic"3
U1_DdrTest/AxiRdData[25]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[600]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[600]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[29]~FFeftlogic"3
U1_DdrTest/AxiRdData[29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][13]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[33]~FFeftlogic"3
U1_DdrTest/AxiRdData[33]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][23]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[37]~FFeftlogic"3
U1_DdrTest/AxiRdData[37]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[599]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[599]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[41]~FFeftlogic"3
U1_DdrTest/AxiRdData[41]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[685]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[685]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[45]~FFeftlogic"3
U1_DdrTest/AxiRdData[45]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[684]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[684]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[49]~FFeftlogic"3
U1_DdrTest/AxiRdData[49]~FFeft(0)/ff(0)"EFX_FF
Ñ
.edb_top_inst/Axi/la_biu_inst/str_sync_wbff1~FFeftlogic"F
.edb_top_inst/Axi/la_biu_inst/str_sync_wbff1~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[53]~FFeftlogic"3
U1_DdrTest/AxiRdData[53]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[571]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[571]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[57]~FFeftlogic"3
U1_DdrTest/AxiRdData[57]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[561]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[561]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[61]~FFeftlogic"3
U1_DdrTest/AxiRdData[61]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[557]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[557]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[65]~FFeftlogic"3
U1_DdrTest/AxiRdData[65]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[549]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[549]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[69]~FFeftlogic"3
U1_DdrTest/AxiRdData[69]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[62]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[62]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44462eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiRdData[73]~FFeftlogic"3
U1_DdrTest/AxiRdData[73]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp6~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43581eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiRdData[77]~FFeftlogic"3
U1_DdrTest/AxiRdData[77]~FFeft(0)/ff(0)"EFX_FF
ò
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[9]~FFeft(0)/ff(1)"EFX_FF"W
;edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_10/i10eft(0)/adder(1)"EFX_ADD
^
U1_DdrTest/AxiRdData[81]~FFeftlogic"3
U1_DdrTest/AxiRdData[81]~FFeft(0)/ff(0)"EFX_FF
‚
Gedb_top_inst/Axi/GEN_PROBE[0].trigger_cu/edb_top_inst/Axi/tu_data[0]~FFeftlogic"_
Gedb_top_inst/Axi/GEN_PROBE[0].trigger_cu/edb_top_inst/Axi/tu_data[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43585eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiRdData[85]~FFeftlogic"3
U1_DdrTest/AxiRdData[85]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[515]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[515]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[89]~FFeftlogic"3
U1_DdrTest/AxiRdData[89]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[505]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[505]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[93]~FFeftlogic"3
U1_DdrTest/AxiRdData[93]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[501]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[501]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[97]~FFeftlogic"3
U1_DdrTest/AxiRdData[97]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[493]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[493]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[101]~FFeftlogic"4
U1_DdrTest/AxiRdData[101]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][42]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[105]~FFeftlogic"4
U1_DdrTest/AxiRdData[105]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[190]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[190]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[109]~FFeftlogic"4
U1_DdrTest/AxiRdData[109]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[473]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[473]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[113]~FFeftlogic"4
U1_DdrTest/AxiRdData[113]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[465]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[465]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[117]~FFeftlogic"4
U1_DdrTest/AxiRdData[117]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[283]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[283]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[121]~FFeftlogic"4
U1_DdrTest/AxiRdData[121]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[341]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[341]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[125]~FFeftlogic"4
U1_DdrTest/AxiRdData[125]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[352]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[352]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[129]~FFeftlogic"4
U1_DdrTest/AxiRdData[129]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[373]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[373]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[133]~FFeftlogic"4
U1_DdrTest/AxiRdData[133]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[389]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[389]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[16]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39775eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[470]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[470]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[141]~FFeftlogic"4
U1_DdrTest/AxiRdData[141]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestLen[9]~FFeftlogic"0
U1_DdrTest/TestLen[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39697eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[145]~FFeftlogic"4
U1_DdrTest/AxiRdData[145]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestLen[7]~FFeftlogic"0
U1_DdrTest/TestLen[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39695eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[149]~FFeftlogic"4
U1_DdrTest/AxiRdData[149]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[545]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[545]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[153]~FFeftlogic"4
U1_DdrTest/AxiRdData[153]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[389]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[389]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[157]~FFeftlogic"4
U1_DdrTest/AxiRdData[157]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[511]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[511]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[161]~FFeftlogic"4
U1_DdrTest/AxiRdData[161]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[491]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[491]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[165]~FFeftlogic"4
U1_DdrTest/AxiRdData[165]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[477]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[477]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstLen[1]~FFeftlogic"3
U1_DdrTest/WrBurstLen[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39806eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[469]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[469]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstLen[3]~FFeftlogic"3
U1_DdrTest/WrBurstLen[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39808eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[175]~FFeftlogic"4
U1_DdrTest/AxiRdData[175]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstLen[5]~FFeftlogic"3
U1_DdrTest/WrBurstLen[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39810eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[385][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][30]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstLen[7]~FFeftlogic"3
U1_DdrTest/WrBurstLen[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39812eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[183]~FFeftlogic"4
U1_DdrTest/AxiRdData[183]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[2]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39753eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[522]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[522]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[4]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39757eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[191]~FFeftlogic"4
U1_DdrTest/AxiRdData[191]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[6]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39814eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[385][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][62]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[8]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39816eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[199]~FFeftlogic"4
U1_DdrTest/AxiRdData[199]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[10]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39818eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[458]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[458]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[12]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39820eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[207]~FFeftlogic"4
U1_DdrTest/AxiRdData[207]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[14]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39822eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[386][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][31]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[16]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39824eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[215]~FFeftlogic"4
U1_DdrTest/AxiRdData[215]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[18]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39826eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[650]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[650]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[20]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39828eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[223]~FFeftlogic"4
U1_DdrTest/AxiRdData[223]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[22]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39830eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[386][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][63]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[24]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39832eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[231]~FFeftlogic"4
U1_DdrTest/AxiRdData[231]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[26]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39834eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[450]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[450]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[28]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39836eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[239]~FFeftlogic"4
U1_DdrTest/AxiRdData[239]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestWrStartAddr[30]~FFeftlogic"9
!U1_DdrTest/TestWrStartAddr[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39838eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[641][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][22]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/WrDdrReturn[1]~FFeftlogic"4
U1_DdrTest/WrDdrReturn[1]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[247]~FFeftlogic"4
U1_DdrTest/AxiRdData[247]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[5]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[5]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[97]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[97]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[0]~FFeftlogic"@
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39840eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[255]~FFeftlogic"4
U1_DdrTest/AxiRdData[255]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[4]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][54]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[3]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[3]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdStartA[8]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[8]~FFeft(0)/ff(0)"EFX_FF
~
+U1_DdrTest/U1_DdrWrCtrl/DdrCtrl_WVALID_0~FFeftlogic"C
+U1_DdrTest/U1_DdrWrCtrl/DdrCtrl_WVALID_0~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[436]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[436]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[1]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[1]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[16]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[16]~FFeft(0)/ff(0)"EFX_FF
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[0]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39857eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[642][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][23]~FFeft(0)/ff(0)"EFX_FF
r
%U1_DdrTest/U1_DdrWrCtrl/DataWrBusy~FFeftlogic"=
%U1_DdrTest/U1_DdrWrCtrl/DataWrBusy~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[24]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[24]~FFeft(0)/ff(0)"EFX_FF
~
+U1_DdrTest/U1_DdrWrCtrl/DdrCtrl_BREADY_0~FFeftlogic"C
+U1_DdrTest/U1_DdrWrCtrl/DdrCtrl_BREADY_0~FFeft(0)/ff(0)"EFX_FF
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[22]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44831eft(0)/lut4(0)/lut(1)"names
Ü
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[8]~FFeftlogic"G
/U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[8]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrFirstDCnt[1]~FFeftlogic"4
U1_DdrTest/WrFirstDCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40421eft(0)/lut4(0)/lut(1)"names
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[10]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][55]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[12]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[12]~FFeft(0)/ff(0)"EFX_FF
v
LedFlashCnt[5]~FFeft
arithmetic")
LedFlashCnt[5]~FFeft(0)/ff(1)"EFX_FF"%
	add_24/i6eft(0)/adder(1)"EFX_ADD
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[14]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[14]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[344]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[344]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[16]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[16]~FFeft(0)/ff(0)"EFX_FF
y
LedFlashCnt[13]~FFeft
arithmetic"*
LedFlashCnt[13]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i14eft(0)/adder(1)"EFX_ADD
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[18]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[18]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[769][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][1]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[20]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[20]~FFeft(0)/ff(0)"EFX_FF
y
LedFlashCnt[21]~FFeft
arithmetic"*
LedFlashCnt[21]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i22eft(0)/adder(1)"EFX_ADD
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[22]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[22]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][5]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][5]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[24]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[24]~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/Axi_ATYPE~FFeftlogic"5
U2_DdrTestStatis/Axi_ATYPE~FFeft(0)/ff(0)"EFX_FF"*

LUT__39344eft(0)/lut4(0)/lut(1)"names
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[26]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[26]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][33]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[28]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[28]~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/WrDataAva~FFeftlogic"5
U2_DdrTestStatis/WrDataAva~FFeft(0)/ff(0)"EFX_FF"*

LUT__40442eft(0)/lut4(0)/lut(1)"names
à
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[30]~FFeftlogic"H
0U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWADDR[30]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[419]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[419]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[1]~FFeftlogic"@
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39862eft(0)/lut4(0)/lut(1)"names
`
U2_DdrTestStatis/SecendEn~FFeftlogic"4
U2_DdrTestStatis/SecendEn~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[3]~FFeftlogic"@
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39864eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[770][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][2]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[5]~FFeftlogic"@
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39866eft(0)/lut4(0)/lut(1)"names
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[0]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40471eft(0)/lut4(0)/lut(1)"names
§
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[7]~FFeftlogic"@
(U1_DdrTest/U1_DdrWrCtrl/WrBurstCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39868eft(0)/lut4(0)/lut(1)"names
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[2]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39870eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[24]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40490eft(0)/lut4(0)/lut(1)"names
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[4]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39872eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[770][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][34]~FFeft(0)/ff(0)"EFX_FF
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[6]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39874eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/WrPeriodStaEn~FFeftlogic"9
!U2_DdrTestStatis/WrPeriodStaEn~FFeft(0)/ff(0)"EFX_FF"*

LUT__40503eft(0)/lut4(0)/lut(1)"names
∏
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[8]~FFeftlogic"J
2U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39876eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[411]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[411]~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[10]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39878eft(0)/lut4(0)/lut(1)"names
´
 U2_DdrTestStatis/SecendCnt[6]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[6]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_40/add_2/i7eft(0)/adder(1)"EFX_ADD
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[12]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39880eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp3~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43641eft(0)/lut4(0)/lut(1)"names
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[14]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39882eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[0]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40538eft(0)/lut4(0)/lut(1)"names
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[16]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39884eft(0)/lut4(0)/lut(1)"names
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[18]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39886eft(0)/lut4(0)/lut(1)"names
≠
!U2_DdrTestStatis/TimeOutCnt[6]~FFeft
arithmetic"9
!U2_DdrTestStatis/TimeOutCnt[6]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_34/add_2/i7eft(0)/adder(1)"EFX_ADD
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[20]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39888eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[897][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][25]~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[22]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39890eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[0]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40566eft(0)/lut4(0)/lut(1)"names
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[24]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39892eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[381]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[381]~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[26]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39894eft(0)/lut4(0)/lut(1)"names
Æ
!U2_DdrTestStatis/SecendCnt[23]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[23]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i24eft(0)/adder(1)"EFX_ADD
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[28]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39896eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[897][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][57]~FFeft(0)/ff(0)"EFX_FF
∫
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[30]~FFeftlogic"K
3U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/RamWrAddr[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39898eft(0)/lut4(0)/lut(1)"names
√
/U2_DdrTestStatis/DdrTest_Test_Time_second[3]~FFeft
arithmetic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[3]~FFeft(0)/ff(1)"EFX_FF"6
U2_DdrTestStatis/add_46/i4eft(0)/adder(1)"EFX_ADD
Ñ
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[1]~FFeftlogic"F
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[1]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[149].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][5]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[149].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][5]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[3]~FFeftlogic"F
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[3]~FFeft(0)/ff(0)"EFX_FF
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[11]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[11]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i12eft(0)/adder(1)"EFX_ADD
Ñ
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[5]~FFeftlogic"F
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][26]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[7]~FFeftlogic"F
.U1_DdrTest/U1_DdrWrCtrl/U1_DdrTest/AWLEN[7]~FFeft(0)/ff(0)"EFX_FF
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[19]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[19]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i20eft(0)/adder(1)"EFX_ADD
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[134]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[134]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39901eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[291]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[291]~FFeft(0)/ff(0)"EFX_FF
¨
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[132]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[132]~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/ErrCnt[4]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40585eft(0)/lut4(0)/lut(1)"names
‘
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[5]~FFeftlogic"X
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39904eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[898][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][58]~FFeft(0)/ff(0)"EFX_FF
Ù
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[228]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[228]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_711/i5eft(0)/adder(1)"EFX_ADD
ê
U2_DdrTestStatis/ErrCnt[12]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40593eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[230]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[230]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39906eft(0)/lut4(0)/lut(1)"names
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[192].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[192].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[232]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[232]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39908eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[20]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40601eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[234]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[234]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39910eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1025][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][17]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[236]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[236]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39912eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/WrBurstCnt[5]~FFeftlogic"9
!U2_DdrTestStatis/WrBurstCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40609eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[238]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[238]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39914eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[379]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[379]~FFeft(0)/ff(0)"EFX_FF
¨
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[240]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[240]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/RdBurstCnt[6]~FFeftlogic"9
!U2_DdrTestStatis/RdBurstCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40617eft(0)/lut4(0)/lut(1)"names
Ú
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[129]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[129]~FFeft(0)/ff(1)"EFX_FF"?
#U1_DdrTest/U1_DdrWrDataGen/add_3/i2eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[1025][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][49]~FFeft(0)/ff(0)"EFX_FF
Ú
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[194]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[194]~FFeft(0)/ff(1)"EFX_FF"?
#U1_DdrTest/U1_DdrWrDataGen/add_3/i3eft(0)/adder(1)"EFX_ADD
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[7]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40625eft(0)/lut4(0)/lut(1)"names
Ù
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[196]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[196]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_610/i5eft(0)/adder(1)"EFX_ADD
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[3]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[3]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[198]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[198]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39917eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[15]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40633eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[200]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[200]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39919eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1026][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][18]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[202]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[202]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39921eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[23]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40641eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[204]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[204]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39923eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[371]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[371]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[206]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[206]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39925eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[32]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[32]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40649eft(0)/lut4(0)/lut(1)"names
Ó
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[3]~FFeft
arithmetic"X
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[3]~FFeft(0)/ff(1)"EFX_FF"?
#U1_DdrTest/U1_DdrWrDataGen/add_3/i4eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[1026][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][50]~FFeft(0)/ff(0)"EFX_FF
Ù
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[164]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[164]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_509/i5eft(0)/adder(1)"EFX_ADD
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[40]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[40]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40657eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[166]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[166]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39928eft(0)/lut4(0)/lut(1)"names
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[23]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[168]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[168]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39930eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/OpAvaCycle[1]~FFeftlogic"9
!U2_DdrTestStatis/OpAvaCycle[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40665eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[170]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[170]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39932eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1153][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][9]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[172]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[172]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39934eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[7]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40673eft(0)/lut4(0)/lut(1)"names
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[174]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[174]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39936eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[286]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[286]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[111]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[111]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39938eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1153][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][33]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[137]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[137]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39940eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[325]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[325]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[139]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[139]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39942eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1153][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][49]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[141]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[141]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39944eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[281]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[281]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[143]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[143]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39946eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1154][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][2]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[110]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[110]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39947eft(0)/lut4(0)/lut(1)"names
b
U1_DdrTest/CalcEndAddr[20]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[20]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[108]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[108]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39949eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1154][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][18]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[106]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[106]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39951eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[156]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[156]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[104]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[104]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39953eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1154][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][34]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[102]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[102]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39955eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[126]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[126]~FFeft(0)/ff(0)"EFX_FF
Ù
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[100]~FFeft
arithmetic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[100]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_307/i5eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[1154][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][50]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[78]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[78]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39958eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[83]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[83]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[76]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[76]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39960eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp3~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43665eft(0)/lut4(0)/lut(1)"names
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[74]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[74]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39962eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/CalcEndAddr[9]~FFeftlogic"4
U1_DdrTest/CalcEndAddr[9]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[72]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[72]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39964eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1281][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][9]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[70]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[70]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39966eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[68]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[68]~FFeft(0)/ff(0)"EFX_FF
Ú
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[68]~FFeft
arithmetic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[68]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U1_DdrWrDataGen/add_206/i5eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[1281][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][25]~FFeft(0)/ff(0)"EFX_FF

AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[64]~FFeft
arithmetic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[64]~FFeft(0)/ff(1)"EFX_FF"?
#U1_DdrTest/U1_DdrWrDataGen/add_3/i1eft(0)/adder(1)"EFX_ADD
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[67]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[67]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[46]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[46]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39969eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][41]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[44]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[44]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39971eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[26]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44033eft(0)/lut4(0)/lut(1)"names
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[42]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[42]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39973eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][57]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[40]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[40]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39975eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[8]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44015eft(0)/lut4(0)/lut(1)"names
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[38]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[38]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39977eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][10]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[37]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[37]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39979eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/WrFirstDCnt[0]~FFeftlogic"4
U1_DdrTest/WrFirstDCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39680eft(0)/lut4(0)/lut(1)"names
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[15]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39980eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][26]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[13]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39982eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[23]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[23]~FFeft(0)/ff(0)"EFX_FF
÷
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[11]~FFeftlogic"Y
AU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39984eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][42]~FFeft(0)/ff(0)"EFX_FF
‘
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[9]~FFeftlogic"X
@U1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39986eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[672]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[672]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiWrAddr[1]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][58]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiWrAddr[3]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[654]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[654]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiWrAddr[5]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1409][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][1]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiWrAddr[7]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[7]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[542]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[542]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiWrAddr[9]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][17]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[11]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[11]~FFeft(0)/ff(0)"EFX_FF
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[9]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43555eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiWrAddr[13]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][33]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[15]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[15]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestRdBusy~FFeftlogic"0
U1_DdrTest/TestRdBusy~FFeft(0)/ff(0)"EFX_FF"*

LUT__39646eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiWrAddr[17]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][49]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[19]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[19]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[563]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[563]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[21]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1410][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][2]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[23]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[23]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[532]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[532]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[25]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][18]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[27]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[27]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[32]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[32]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42466eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiWrAddr[29]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][34]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiWrAddr[31]~FFeftlogic"3
U1_DdrTest/AxiWrAddr[31]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestWrStartAddr[0]~FFeftlogic"8
 U1_DdrTest/TestWrStartAddr[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39605eft(0)/lut4(0)/lut(1)"names
à
U1_DdrTest/AxiWrData[2]~FFeftlogic"2
U1_DdrTest/AxiWrData[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39403eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][50]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/AxiWrData[4]~FFeftlogic"2
U1_DdrTest/AxiWrData[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39498eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[475]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[475]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/AxiWrData[6]~FFeftlogic"2
U1_DdrTest/AxiWrData[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39496eft(0)/lut4(0)/lut(1)"names
∂
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp3~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43681eft(0)/lut4(0)/lut(1)"names
à
U1_DdrTest/AxiWrData[8]~FFeftlogic"2
U1_DdrTest/AxiWrData[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39494eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[432]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[432]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[10]~FFeftlogic"3
U1_DdrTest/AxiWrData[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39492eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1537][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][9]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[12]~FFeftlogic"3
U1_DdrTest/AxiWrData[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39490eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[430]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[430]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[14]~FFeftlogic"3
U1_DdrTest/AxiWrData[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39488eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][25]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[16]~FFeftlogic"3
U1_DdrTest/AxiWrData[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39404eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[405]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[405]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[36]~FFeftlogic"3
U1_DdrTest/AxiWrData[36]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39485eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][41]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[38]~FFeftlogic"3
U1_DdrTest/AxiWrData[38]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39483eft(0)/lut4(0)/lut(1)"names
¢
'edb_top_inst/Axi/address_counter[13]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41239eft(0)/lut4(0)/lut(1)"names
ä
U1_DdrTest/AxiWrData[40]~FFeftlogic"3
U1_DdrTest/AxiWrData[40]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39481eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][57]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[42]~FFeftlogic"3
U1_DdrTest/AxiWrData[42]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39479eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[355]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[355]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[44]~FFeftlogic"3
U1_DdrTest/AxiWrData[44]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39477eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1538][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][10]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[46]~FFeftlogic"3
U1_DdrTest/AxiWrData[46]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39475eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[325]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[325]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[48]~FFeftlogic"3
U1_DdrTest/AxiWrData[48]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39419eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1538][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][26]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[67]~FFeftlogic"3
U1_DdrTest/AxiWrData[67]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39473eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[281]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[281]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[69]~FFeftlogic"3
U1_DdrTest/AxiWrData[69]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39471eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1538][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][42]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[71]~FFeftlogic"3
U1_DdrTest/AxiWrData[71]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39469eft(0)/lut4(0)/lut(1)"names
p
$edb_top_inst/Axi/la_trig_mask[52]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[52]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[73]~FFeftlogic"3
U1_DdrTest/AxiWrData[73]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39467eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1538][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][58]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[75]~FFeftlogic"3
U1_DdrTest/AxiWrData[75]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39465eft(0)/lut4(0)/lut(1)"names
p
$edb_top_inst/Axi/la_trig_mask[19]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[19]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[77]~FFeftlogic"3
U1_DdrTest/AxiWrData[77]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39463eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1665][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][1]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/AxiWrData[79]~FFeftlogic"3
U1_DdrTest/AxiWrData[79]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39461eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[125]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[125]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[100]~FFeftlogic"4
U1_DdrTest/AxiWrData[100]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39459eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1665][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][17]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[102]~FFeftlogic"4
U1_DdrTest/AxiWrData[102]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39457eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[82]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[82]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[104]~FFeftlogic"4
U1_DdrTest/AxiWrData[104]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39455eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1665][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][33]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[106]~FFeftlogic"4
U1_DdrTest/AxiWrData[106]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39453eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[63]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[63]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[108]~FFeftlogic"4
U1_DdrTest/AxiWrData[108]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39451eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1665][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][49]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[110]~FFeftlogic"4
U1_DdrTest/AxiWrData[110]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39449eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[22]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[22]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[112]~FFeftlogic"4
U1_DdrTest/AxiWrData[112]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39447eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1666][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][2]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[132]~FFeftlogic"4
U1_DdrTest/AxiWrData[132]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39444eft(0)/lut4(0)/lut(1)"names
t
&edb_top_inst/Axi/cap_fifo_din_p1[9]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_p1[9]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[134]~FFeftlogic"4
U1_DdrTest/AxiWrData[134]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39442eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1666][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][18]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[136]~FFeftlogic"4
U1_DdrTest/AxiWrData[136]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39440eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][45]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[138]~FFeftlogic"4
U1_DdrTest/AxiWrData[138]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39438eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1666][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][34]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[140]~FFeftlogic"4
U1_DdrTest/AxiWrData[140]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39436eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][26]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[142]~FFeftlogic"4
U1_DdrTest/AxiWrData[142]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39434eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1666][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][50]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[163]~FFeftlogic"4
U1_DdrTest/AxiWrData[163]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39432eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][46]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[165]~FFeftlogic"4
U1_DdrTest/AxiWrData[165]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39430eft(0)/lut4(0)/lut(1)"names
∂
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp3~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43697eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/AxiWrData[167]~FFeftlogic"4
U1_DdrTest/AxiWrData[167]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39428eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[385][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][0]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[169]~FFeftlogic"4
U1_DdrTest/AxiWrData[169]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39426eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1793][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][9]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[171]~FFeftlogic"4
U1_DdrTest/AxiWrData[171]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39424eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][19]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[173]~FFeftlogic"4
U1_DdrTest/AxiWrData[173]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39422eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1793][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][25]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[175]~FFeftlogic"4
U1_DdrTest/AxiWrData[175]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39420eft(0)/lut4(0)/lut(1)"names
ú
$edb_top_inst/Axi/la_run_trig_imdt~FFeftlogic"<
$edb_top_inst/Axi/la_run_trig_imdt~FFeft(0)/ff(0)"EFX_FF"*

LUT__40995eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/AxiWrData[196]~FFeftlogic"4
U1_DdrTest/AxiWrData[196]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39416eft(0)/lut4(0)/lut(1)"names
H
Axi_WrAddr[1]~FFeftlogic"(
Axi_WrAddr[1]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[198]~FFeftlogic"4
U1_DdrTest/AxiWrData[198]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39414eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[28]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43893eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/AxiWrData[200]~FFeftlogic"4
U1_DdrTest/AxiWrData[200]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39412eft(0)/lut4(0)/lut(1)"names
H
Axi_WrAddr[9]~FFeftlogic"(
Axi_WrAddr[9]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[202]~FFeftlogic"4
U1_DdrTest/AxiWrData[202]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39410eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1794][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][2]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[204]~FFeftlogic"4
U1_DdrTest/AxiWrData[204]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39408eft(0)/lut4(0)/lut(1)"names
J
Axi_WrAddr[17]~FFeftlogic")
Axi_WrAddr[17]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[206]~FFeftlogic"4
U1_DdrTest/AxiWrData[206]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39406eft(0)/lut4(0)/lut(1)"names
Ë
ê	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_5(10)memorybram"ƒ	
ê	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
å
U1_DdrTest/AxiWrData[227]~FFeftlogic"4
U1_DdrTest/AxiWrData[227]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39400eft(0)/lut4(0)/lut(1)"names
J
Axi_WrAddr[25]~FFeftlogic")
Axi_WrAddr[25]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[229]~FFeftlogic"4
U1_DdrTest/AxiWrData[229]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39398eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][34]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[231]~FFeftlogic"4
U1_DdrTest/AxiWrData[231]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39396eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][42]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[233]~FFeftlogic"4
U1_DdrTest/AxiWrData[233]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39394eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3458][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][11]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[235]~FFeftlogic"4
U1_DdrTest/AxiWrData[235]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39392eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][58]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[237]~FFeftlogic"4
U1_DdrTest/AxiWrData[237]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39390eft(0)/lut4(0)/lut(1)"names
N
Axi_RdStartA[10]~FFeftlogic"+
Axi_RdStartA[10]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[239]~FFeftlogic"4
U1_DdrTest/AxiWrData[239]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39388eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1921][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][1]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/AxiWrData[241]~FFeftlogic"4
U1_DdrTest/AxiWrData[241]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39386eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4866][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][61]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiWrStartA[2]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][17]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiWrStartA[4]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][43]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiWrStartA[6]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][33]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiWrStartA[8]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[8]~FFeft(0)/ff(0)"EFX_FF
B
Axi_BVALID~FFeftlogic"%
Axi_BVALID~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[10]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][49]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[12]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[28]~FFeftlogic"0
Axi_RDATA_255_224[28]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[14]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][2]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[16]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][36]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[18]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][18]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[20]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[20]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_255_224[6]~FFeftlogic"/
Axi_RDATA_255_224[6]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[22]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][34]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[24]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][44]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[26]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][50]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[28]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][42]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiWrStartA[30]~FFeftlogic"5
U1_DdrTest/AxiWrStartA[30]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp3~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43713eft(0)/lut4(0)/lut(1)"names
ä
U1_DdrTest/RdBurstCnt[1]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39988eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_191_160[30]~FFeftlogic"0
Axi_RDATA_191_160[30]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstCnt[3]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39990eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3201][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][9]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstCnt[5]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39992eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_191_160[20]~FFeftlogic"0
Axi_RDATA_191_160[20]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstCnt[7]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39994eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3201][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][25]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstCnt[9]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39996eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA_191_160[3]~FFeftlogic"/
Axi_RDATA_191_160[3]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[11]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39998eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3201][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][41]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[13]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40000eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_159_128[27]~FFeftlogic"0
Axi_RDATA_159_128[27]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[15]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40002eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3201][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][57]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[17]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40004eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3458][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][55]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[19]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40006eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3202][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][10]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[21]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40008eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3458][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][35]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[23]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40010eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3202][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][26]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[25]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40012eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][27]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[27]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40014eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3202][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][42]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[29]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40016eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][49]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdBurstCnt[31]~FFeftlogic"4
U1_DdrTest/RdBurstCnt[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40018eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3202][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][58]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextRdAddrCnt[2]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40022eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__95__64[27]~FFeftlogic"0
Axi_RDATA__95__64[27]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextRdAddrCnt[4]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40026eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3329][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][1]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextRdAddrCnt[6]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40028eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__95__64[17]~FFeftlogic"0
Axi_RDATA__95__64[17]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextRdAddrCnt[8]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40030eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3329][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][17]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[10]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40032eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__63__32[31]~FFeftlogic"0
Axi_RDATA__63__32[31]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[12]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40035eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3329][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][33]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[14]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40039eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__63__32[24]~FFeftlogic"0
Axi_RDATA__63__32[24]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[16]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40043eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3329][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][49]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[18]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40047eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3329][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][62]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[20]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40051eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA__63__32[8]~FFeftlogic"/
Axi_RDATA__63__32[8]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[22]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40055eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3330][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][20]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[24]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40059eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__63__32[23]~FFeftlogic"0
Axi_RDATA__63__32[23]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[26]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40063eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3330][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][53]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[28]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40067eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3330][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][41]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextRdAddrCnt[30]~FFeftlogic"7
U1_DdrTest/NextRdAddrCnt[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40071eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3330][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][61]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstLen[1]~FFeftlogic"3
U1_DdrTest/RdBurstLen[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40074eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__31___0[18]~FFeftlogic"0
Axi_RDATA__31___0[18]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstLen[3]~FFeftlogic"3
U1_DdrTest/RdBurstLen[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40076eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][15]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstLen[5]~FFeftlogic"3
U1_DdrTest/RdBurstLen[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40078eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__31___0[11]~FFeftlogic"0
Axi_RDATA__31___0[11]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstLen[7]~FFeftlogic"3
U1_DdrTest/RdBurstLen[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40080eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][31]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[2]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40021eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA_127__96[3]~FFeftlogic"/
Axi_RDATA_127__96[3]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[4]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40025eft(0)/lut4(0)/lut(1)"names
J
Axi_RdAddr[25]~FFeftlogic")
Axi_RdAddr[25]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[6]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40082eft(0)/lut4(0)/lut(1)"names
J
Axi_RdAddr[28]~FFeftlogic")
Axi_RdAddr[28]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[8]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40084eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3458][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][8]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[10]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40086eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_127__96[25]~FFeftlogic"0
Axi_RDATA_127__96[25]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[12]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40088eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA_159_128[2]~FFeftlogic"/
Axi_RDATA_159_128[2]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[14]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40090eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3458][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][36]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[16]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40092eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3458][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][38]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[18]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40094eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3458][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][57]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[20]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40096eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_255_224[11]~FFeftlogic"0
Axi_RDATA_255_224[11]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[22]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40098eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[4737][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][8]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[24]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40100eft(0)/lut4(0)/lut(1)"names
X
Axi_WDATA_255_224[12]~FFeftlogic"0
Axi_WDATA_255_224[12]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[26]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40102eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4737][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][25]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[28]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40104eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4737][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][47]~FFeft(0)/ff(0)"EFX_FF
ñ
!U1_DdrTest/TestRdStartAddr[30]~FFeftlogic"9
!U1_DdrTest/TestRdStartAddr[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40106eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4737][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][37]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/RdDdrReturn[1]~FFeftlogic"4
U1_DdrTest/RdDdrReturn[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][62]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[1]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[1]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_223_192[9]~FFeftlogic"/
Axi_WDATA_223_192[9]~FFeft(0)/ff(0)"EFX_FF
»
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[0]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[0]~FFeft(0)/ff(1)"EFX_FF"C
'U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i1eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[4738][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][34]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/DataRdAddrAva~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/DataRdAddrAva~FFeft(0)/ff(0)"EFX_FF"*

LUT__40111eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4738][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][22]~FFeft(0)/ff(0)"EFX_FF
¥
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdALoad~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdALoad~FFeft(0)/ff(0)"EFX_FF"*

LUT__40115eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4738][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][40]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[0]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40119eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA_191_160[8]~FFeftlogic"/
Axi_WDATA_191_160[8]~FFeft(0)/ff(0)"EFX_FF
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[0]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40127eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_223_192[25]~FFeftlogic"0
Axi_RDATA_223_192[25]~FFeft(0)/ff(0)"EFX_FF
~
+U1_DdrTest/U2_DdrRdCtrl/DdrCtrl_RREADY_0~FFeftlogic"C
+U1_DdrTest/U2_DdrRdCtrl/DdrCtrl_RREADY_0~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_159_128[14]~FFeftlogic"0
Axi_WDATA_159_128[14]~FFeft(0)/ff(0)"EFX_FF
r
%U1_DdrTest/U2_DdrRdCtrl/DataRdBusy~FFeftlogic"=
%U1_DdrTest/U2_DdrRdCtrl/DataRdBusy~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][11]~FFeft(0)/ff(0)"EFX_FF
≤
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdDAva~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdDAva~FFeft(0)/ff(0)"EFX_FF"*

LUT__40109eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA_255_224[5]~FFeftlogic"/
Axi_RDATA_255_224[5]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[0]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][42]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[4]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[4]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[13]~FFeftlogic"0
Axi_RDATA_255_224[13]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[6]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[6]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[22]~FFeftlogic"0
Axi_RDATA_255_224[22]~FFeft(0)/ff(0)"EFX_FF
Ü
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[8]~FFeftlogic"G
/U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[8]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_127__96[7]~FFeftlogic"/
Axi_WDATA_127__96[7]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[10]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][11]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[12]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__95__64[13]~FFeftlogic"0
Axi_WDATA__95__64[13]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[14]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[14]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[11]~FFeftlogic"+
Axi_WrStartA[11]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[16]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[16]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[13]~FFeftlogic"+
Axi_WrStartA[13]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[18]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[18]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__63__32[11]~FFeftlogic"0
Axi_WDATA__63__32[11]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[20]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[20]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__63__32[14]~FFeftlogic"0
Axi_WDATA__63__32[14]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[22]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][63]~FFeft(0)/ff(0)"EFX_FF
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[24]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[24]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43809eft(0)/lut4(0)/lut(1)"names
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[26]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[26]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[14]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43848eft(0)/lut4(0)/lut(1)"names
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[28]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[28]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[17]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43851eft(0)/lut4(0)/lut(1)"names
à
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[30]~FFeftlogic"H
0U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARADDR[30]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[19]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43853eft(0)/lut4(0)/lut(1)"names
»
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[1]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[1]~FFeft(0)/ff(1)"EFX_FF"C
'U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i2eft(0)/adder(1)"EFX_ADD
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[6]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43871eft(0)/lut4(0)/lut(1)"names
»
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[3]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[3]~FFeft(0)/ff(1)"EFX_FF"C
'U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i4eft(0)/adder(1)"EFX_ADD
®
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_5(10)memorybram"§
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
»
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[5]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[5]~FFeft(0)/ff(1)"EFX_FF"C
'U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i6eft(0)/adder(1)"EFX_ADD
í
Âedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_5(10)memorybram"ô
Âedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
»
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[7]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdCtrl/DataRdTimeOut[7]~FFeft(0)/ff(1)"EFX_FF"C
'U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i8eft(0)/adder(1)"EFX_ADD
¯
òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_5(10)memorybram"Ã
òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[2]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40135eft(0)/lut4(0)/lut(1)"names
†
¨
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_5(10)memorybram"‡

¨
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[4]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40137eft(0)/lut4(0)/lut(1)"names
∞
Ùedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_5(10)memorybram"®
Ùedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[6]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdBurstCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40139eft(0)/lut4(0)/lut(1)"names
Ä
‹edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_5(10)memorybram"ê
‹edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[1]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40141eft(0)/lut4(0)/lut(1)"names
–
Ñedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_5(10)memorybram"∏
Ñedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[3]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40143eft(0)/lut4(0)/lut(1)"names
¯

òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_5(10)memorybram"Ã
òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[5]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40145eft(0)/lut4(0)/lut(1)"names
†
¨edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_5(10)memorybram"‡
¨edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[7]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40147eft(0)/lut4(0)/lut(1)"names
¿
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_5(10)memorybram"
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¢
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[9]~FFeftlogic"?
'U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40149eft(0)/lut4(0)/lut(1)"names
é
dedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_5(10)memorybram"ó
dedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[11]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40151eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[4993][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][5]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[13]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40153eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][20]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[15]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40155eft(0)/lut4(0)/lut(1)"names
ö
#edb_top_inst/Axi/module_state[0]~FFeftlogic";
#edb_top_inst/Axi/module_state[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__53968eft(0)/lut4(0)/lut(1)"names
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[17]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40157eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][25]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[19]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40159eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][43]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[21]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40161eft(0)/lut4(0)/lut(1)"names
p
Axi_ALEN[3]~FFeftlogic"&
Axi_ALEN[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39381eft(0)/lut4(0)/lut(1)"names
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[23]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40163eft(0)/lut4(0)/lut(1)"names
r
Axi_AADDR[6]~FFeftlogic"'
Axi_AADDR[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39370eft(0)/lut4(0)/lut(1)"names
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[25]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40165eft(0)/lut4(0)/lut(1)"names
^
U0_DDR_Reset/rstn_dly[0]~FFeftlogic"3
U0_DDR_Reset/rstn_dly[0]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[27]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40167eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1282][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][0]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[29]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40169eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][35]~FFeft(0)/ff(0)"EFX_FF
§
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[31]~FFeftlogic"@
(U1_DdrTest/U2_DdrRdCtrl/RdAddrCnt[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40171eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][38]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[2]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[2]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4994][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][6]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[4]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][58]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[6]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[6]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[24]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[24]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[8]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[8]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[16]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[16]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[10]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4993][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][0]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[12]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[12]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_trig_pattern[1]~FFeftlogic">
&edb_top_inst/Axi/la_trig_pattern[1]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[14]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[14]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[8]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40951eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[16]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[16]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_mask[8]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[8]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[18]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[18]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[3]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40946eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[20]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[20]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[14]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[14]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[22]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[22]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[551]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[551]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[24]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[124]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[124]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[26]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[26]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodReg[6]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40931eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[28]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[28]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[156]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[156]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[30]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[30]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[47]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[47]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[32]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[32]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[187]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[187]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[34]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[34]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[54]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[54]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[36]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[36]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[8]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40915eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[38]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[38]~FFeft(0)/ff(0)"EFX_FF
r
%edb_top_inst/Axi/la_num_trigger[7]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[7]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[40]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[40]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[288]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[288]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[42]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[42]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_num_trigger[10]~FFeftlogic">
&edb_top_inst/Axi/la_num_trigger[10]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[44]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[44]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[23]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40901eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[46]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[46]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[365]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[365]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[48]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[48]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[16]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40894eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[50]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[50]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[10]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41236eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[52]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[52]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[12]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41238eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[54]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[54]~FFeft(0)/ff(0)"EFX_FF
b
edb_top_inst/Axi/opcode[1]~FFeftlogic"5
edb_top_inst/Axi/opcode[1]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[56]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[400]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[400]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[58]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[58]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[418]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[418]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[60]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[60]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/RdPeriodCnt[14]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[14]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i15eft(0)/adder(1)"EFX_ADD
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[62]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[62]~FFeft(0)/ff(0)"EFX_FF
ñ
!edb_top_inst/Axi/word_count[9]~FFeftlogic"9
!edb_top_inst/Axi/word_count[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41288eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[64]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[64]~FFeft(0)/ff(0)"EFX_FF
™
"U2_DdrTestStatis/RdPeriodCnt[7]~FFeft
arithmetic":
"U2_DdrTestStatis/RdPeriodCnt[7]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_193/i8eft(0)/adder(1)"EFX_ADD
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[66]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[66]~FFeft(0)/ff(0)"EFX_FF
¶
)edb_top_inst/Axi/data_out_shift_reg[2]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41392eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[68]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[68]~FFeft(0)/ff(0)"EFX_FF
¶
)edb_top_inst/Axi/data_out_shift_reg[4]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41475eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[70]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[70]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[8]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40868eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[72]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[72]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[2]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40871eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[74]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[74]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[495]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[495]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[76]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[76]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrDdrReturn[0]~FFeftlogic"4
U1_DdrTest/WrDdrReturn[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39625eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[78]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[78]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[31]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42433eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[80]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[80]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[519]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[519]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[82]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[82]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[521]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[521]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[84]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[84]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[539]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[539]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[86]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[86]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[16]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43562eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[88]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[88]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[555]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[555]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[90]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[90]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[59]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[59]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54302eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[92]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[92]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodCnt[3]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40836eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[94]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[94]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[12]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[12]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[96]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[96]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[5]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40829eft(0)/lut4(0)/lut(1)"names
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[98]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[98]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[612]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[612]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[100]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[100]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[616]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[616]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[102]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[102]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/WrPeriodStaCnt[17]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40812eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[104]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[104]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/WrPeriodStaCnt[20]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40815eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[106]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[106]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[653]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[653]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[108]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[108]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[658]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[658]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[110]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[110]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[673]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[673]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[112]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[112]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[676]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[676]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[114]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[114]~FFeft(0)/ff(0)"EFX_FF
T
U1_DdrTest/AxiRdAva~FFeftlogic".
U1_DdrTest/AxiRdAva~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[116]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[116]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[696]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[696]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[118]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[118]~FFeft(0)/ff(0)"EFX_FF
™
"U2_DdrTestStatis/WrPeriodCnt[1]~FFeft
arithmetic":
"U2_DdrTestStatis/WrPeriodCnt[1]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_138/i2eft(0)/adder(1)"EFX_ADD
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[120]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[120]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/WrPeriodCnt[11]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[11]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i12eft(0)/adder(1)"EFX_ADD
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[122]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[122]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[27]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44003eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[124]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[124]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[1]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44008eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[126]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[126]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[23]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[23]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[128]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[128]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[51]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[51]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[130]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[130]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[35]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[35]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[132]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[132]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_cu[8]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[8]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[134]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[134]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[34]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[34]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[136]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[136]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[26]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[26]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[138]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[138]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[33]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[33]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[140]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[140]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[48]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[48]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[142]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[142]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[22]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40734eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[144]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[144]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[90]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[90]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[146]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[146]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[17]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40729eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[148]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[148]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[78]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[78]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[150]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[150]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[47]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[152]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[152]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[100]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[100]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[154]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[154]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[134]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[134]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[156]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[156]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[47]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[47]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40712eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[158]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[158]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[164]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[164]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[160]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[160]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[40]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[40]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40705eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[162]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[162]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[190]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[190]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[164]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[164]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[192]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[192]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[166]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[166]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[22]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40688eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[168]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[168]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[26]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40691eft(0)/lut4(0)/lut(1)"names
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[170]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[170]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[324]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[324]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[172]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[172]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[26]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[26]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[174]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[174]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[256]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[256]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[176]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[176]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][26]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[178]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[178]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[259]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[259]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[180]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[180]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[62]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[182]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[182]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[28]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[28]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[184]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[184]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[32]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[186]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[186]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[14]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[188]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[188]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[5]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[190]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[190]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[15]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[15]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[192]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[192]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[13]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[13]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[194]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[194]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[258]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[258]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[196]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[196]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[18]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[18]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[198]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[198]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[9]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[9]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[200]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[200]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[21]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[21]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[202]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[202]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[3]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[3]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[204]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[204]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[2]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[2]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[206]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[206]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[225].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[225].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[208]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[208]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[225].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[225].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[210]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[210]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[219].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[219].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[212]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[212]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[216].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[216].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[214]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[214]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[173].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[173].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[216]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[216]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[205].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[205].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[218]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[218]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[199].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[199].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[220]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[220]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[196].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[196].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[222]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[222]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[188].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[188].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[224]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[224]~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[187].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][11]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[187].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][11]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[226]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[226]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[387]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[387]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[228]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[228]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[178].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][2]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[178].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][2]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[230]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[230]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[164].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[164].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[232]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[232]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[168].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[168].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[234]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[234]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[162].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[162].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[236]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[236]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[159].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[159].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[238]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[238]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[151].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[151].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[240]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[240]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[150].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][6]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[150].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][6]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[242]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[242]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[144].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][0]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[144].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][0]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[244]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[244]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[141].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][13]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[141].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][13]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[246]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[246]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[118].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[118].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[248]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[248]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[131].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][3]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[131].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][3]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[250]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[250]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[125].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][13]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[125].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][13]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[252]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[252]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[122].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][10]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[122].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][10]~FFeft(0)/ff(0)"EFX_FF
ê
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[254]~FFeftlogic"L
4U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdData[254]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[1]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[1]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[3]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[3]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[5]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[5]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[7]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[7]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][10]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][10]~FFeft(0)/ff(0)"EFX_FF
å
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[9]~FFeftlogic"J
2U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[9]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][14]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][14]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[11]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[11]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][8]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][8]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[13]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[13]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[316]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[316]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[15]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[15]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[17]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[17]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[19]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[19]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[21]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[21]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[23]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[23]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[25]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[25]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[566]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[566]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[27]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[27]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/data_in_p1~FFeftlogic"N
6edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[29]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[29]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[582]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[582]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[31]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[31]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][59]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[2]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[598]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[598]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[4]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[4]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[385]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[385]~FFeft(0)/ff(0)"EFX_FF
Ñ
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[6]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/ARLEN[6]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[614]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[614]~FFeft(0)/ff(0)"EFX_FF
Ï
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[0]~FFeftlogic"d
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54584eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[355]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[355]~FFeft(0)/ff(0)"EFX_FF
≈
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[0]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[0]~FFeft(0)/ff(1)"EFX_FF"@
$U1_DdrTest/U2_DdrRdDataChk/add_66/i1eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_cu[630]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[630]~FFeft(0)/ff(0)"EFX_FF
Ó
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[0]~FFeftlogic"e
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40225eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[343]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[343]~FFeft(0)/ff(0)"EFX_FF
Ï
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[2]~FFeftlogic"d
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__53922eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[646]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[646]~FFeft(0)/ff(0)"EFX_FF
Ï
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[4]~FFeftlogic"d
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40246eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[258][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][17]~FFeft(0)/ff(0)"EFX_FF
Ï
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[6]~FFeftlogic"d
LU1_DdrTest/U2_DdrRdDataChk/dffrs_99/U1_DdrTest/U2_DdrRdDataChk/ChkFlag[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__53941eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[662]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[662]~FFeft(0)/ff(0)"EFX_FF
Ä
,U1_DdrTest/U2_DdrRdDataChk/RdDataEnReg[1]~FFeftlogic"D
,U1_DdrTest/U2_DdrRdDataChk/RdDataEnReg[1]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[250]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[250]~FFeft(0)/ff(0)"EFX_FF
≈
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[2]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[2]~FFeft(0)/ff(1)"EFX_FF"@
$U1_DdrTest/U2_DdrRdDataChk/add_66/i3eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_cu[678]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[678]~FFeft(0)/ff(0)"EFX_FF
≈
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[4]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[4]~FFeft(0)/ff(1)"EFX_FF"@
$U1_DdrTest/U2_DdrRdDataChk/add_66/i5eft(0)/adder(1)"EFX_ADD
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[153]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[153]~FFeft(0)/ff(0)"EFX_FF
≈
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[6]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[6]~FFeft(0)/ff(1)"EFX_FF"@
$U1_DdrTest/U2_DdrRdDataChk/add_66/i7eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_cu[694]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[694]~FFeft(0)/ff(0)"EFX_FF
≈
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[8]~FFeft
arithmetic"C
+U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[8]~FFeft(0)/ff(1)"EFX_FF"@
$U1_DdrTest/U2_DdrRdDataChk/add_66/i9eft(0)/adder(1)"EFX_ADD
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[152]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[152]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[10]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[10]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i11eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[14]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[14]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[12]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[12]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i13eft(0)/adder(1)"EFX_ADD
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[93]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[93]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[14]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[14]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i15eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[30]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[30]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[16]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[16]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i17eft(0)/adder(1)"EFX_ADD
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[76]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[76]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[18]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[18]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i19eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[46]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[46]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[20]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[20]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i21eft(0)/adder(1)"EFX_ADD
å
U1_DdrTest/WrBurstCnt[30]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39749eft(0)/lut4(0)/lut(1)"names
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[22]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[22]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i23eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[62]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[62]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[24]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[24]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i25eft(0)/adder(1)"EFX_ADD
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[34]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[34]~FFeft(0)/ff(0)"EFX_FF
»
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[26]~FFeft
arithmetic"D
,U1_DdrTest/U2_DdrRdDataChk/TimeOutCnt[26]~FFeft(0)/ff(1)"EFX_FF"A
%U1_DdrTest/U2_DdrRdDataChk/add_66/i27eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[78]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[78]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[2]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40261eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[10]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[10]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[4]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40263eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_tu[94]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[94]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[6]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40265eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][61]~FFeft(0)/ff(0)"EFX_FF
Æ
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[8]~FFeftlogic"E
-U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40267eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[128]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[128]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[10]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40269eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[39]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[39]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44349eft(0)/lut4(0)/lut(1)"names
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[12]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40271eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[161]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[161]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[14]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40273eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/WrBurstCnt[18]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39737eft(0)/lut4(0)/lut(1)"names
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[16]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40275eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[196]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[196]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[18]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40277eft(0)/lut4(0)/lut(1)"names
å
U1_DdrTest/WrBurstCnt[15]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39734eft(0)/lut4(0)/lut(1)"names
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[20]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40279eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[249]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[249]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[22]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40281eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][19]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[24]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40283eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[284]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[284]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[26]~FFeftlogic"F
.U1_DdrTest/U2_DdrRdDataChk/AddrRightCnt[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40285eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/la_biu_inst/col_addr[0]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/col_addr[0]~FFeft(0)/ff(0)"EFX_FF
Ó
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[2]~FFeftlogic"e
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__53956eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[319]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[319]~FFeft(0)/ff(0)"EFX_FF
Ó
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[4]~FFeftlogic"e
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54619eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[129][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][61]~FFeft(0)/ff(0)"EFX_FF
Ó
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[6]~FFeftlogic"e
MU1_DdrTest/U2_DdrRdDataChk/dffrs_98/U1_DdrTest/U2_DdrRdDataChk/ChkValue[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40398eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[349]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[349]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdAddr[1]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][49]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdAddr[3]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[365]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[365]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdAddr[5]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[5]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[666]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[666]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdAddr[7]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[7]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[381]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[381]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdAddr[9]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[9]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[625]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[625]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[11]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[397]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[397]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[13]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][19]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[15]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[15]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[413]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[413]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[17]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[17]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][7]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[19]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[19]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[429]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[429]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[21]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[21]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[31]~FFeftlogic"1
U1_DdrTest/EndAddr[31]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[23]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[23]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[445]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[445]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[25]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[25]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[552]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[552]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[27]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[461]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[461]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[29]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[29]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[541]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[541]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdAddr[31]~FFeftlogic"3
U1_DdrTest/AxiRdAddr[31]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[477]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[477]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[2]~FFeftlogic"2
U1_DdrTest/AxiRdData[2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[517]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[517]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[4]~FFeftlogic"2
U1_DdrTest/AxiRdData[4]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[493]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[493]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[6]~FFeftlogic"2
U1_DdrTest/AxiRdData[6]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[658]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[658]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[8]~FFeftlogic"2
U1_DdrTest/AxiRdData[8]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[652]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[652]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[10]~FFeftlogic"3
U1_DdrTest/AxiRdData[10]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[592]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[592]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[12]~FFeftlogic"3
U1_DdrTest/AxiRdData[12]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[644]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[644]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[14]~FFeftlogic"3
U1_DdrTest/AxiRdData[14]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[545]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[545]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[16]~FFeftlogic"3
U1_DdrTest/AxiRdData[16]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[680]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[680]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[18]~FFeftlogic"3
U1_DdrTest/AxiRdData[18]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[688]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[688]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[20]~FFeftlogic"3
U1_DdrTest/AxiRdData[20]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[568]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[568]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[22]~FFeftlogic"3
U1_DdrTest/AxiRdData[22]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[30]~FFeftlogic"1
U1_DdrTest/EndAddr[30]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[24]~FFeftlogic"3
U1_DdrTest/AxiRdData[24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[587]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[587]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[26]~FFeftlogic"3
U1_DdrTest/AxiRdData[26]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[612]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[612]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[28]~FFeftlogic"3
U1_DdrTest/AxiRdData[28]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][9]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[30]~FFeftlogic"3
U1_DdrTest/AxiRdData[30]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][10]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[32]~FFeftlogic"3
U1_DdrTest/AxiRdData[32]~FFeft(0)/ff(0)"EFX_FF
ô
U1_DdrTest/TestBurstLen[9]~FFeft
arithmetic"5
U1_DdrTest/TestBurstLen[9]~FFeft(0)/ff(1)"EFX_FF"0
U1_DdrTest/add_24/i5eft(0)/adder(1)"EFX_ADD
^
U1_DdrTest/AxiRdData[34]~FFeftlogic"3
U1_DdrTest/AxiRdData[34]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[603]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[603]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[36]~FFeftlogic"3
U1_DdrTest/AxiRdData[36]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[640]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[640]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[38]~FFeftlogic"3
U1_DdrTest/AxiRdData[38]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[598]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[598]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[40]~FFeftlogic"3
U1_DdrTest/AxiRdData[40]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][31]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[42]~FFeftlogic"3
U1_DdrTest/AxiRdData[42]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/Axi/la_biu_inst/cap_buf_read_done_p3~FFeftlogic"L
4edb_top_inst/Axi/la_biu_inst/cap_buf_read_done_p3~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[44]~FFeftlogic"3
U1_DdrTest/AxiRdData[44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][46]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[46]~FFeftlogic"3
U1_DdrTest/AxiRdData[46]~FFeft(0)/ff(0)"EFX_FF
õ
U1_DdrTest/TestBurstLen[12]~FFeft
arithmetic"6
U1_DdrTest/TestBurstLen[12]~FFeft(0)/ff(1)"EFX_FF"0
U1_DdrTest/add_24/i8eft(0)/adder(1)"EFX_ADD
^
U1_DdrTest/AxiRdData[48]~FFeftlogic"3
U1_DdrTest/AxiRdData[48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[696]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[696]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[50]~FFeftlogic"3
U1_DdrTest/AxiRdData[50]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[575]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[575]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[52]~FFeftlogic"3
U1_DdrTest/AxiRdData[52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/run_trig_p1~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/run_trig_p1~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[54]~FFeftlogic"3
U1_DdrTest/AxiRdData[54]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[570]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[570]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[56]~FFeftlogic"3
U1_DdrTest/AxiRdData[56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[646]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[646]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[58]~FFeftlogic"3
U1_DdrTest/AxiRdData[58]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[14]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39733eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiRdData[60]~FFeftlogic"3
U1_DdrTest/AxiRdData[60]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[21]~FFeftlogic"3
U1_DdrTest/StartAddr[21]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[62]~FFeftlogic"3
U1_DdrTest/AxiRdData[62]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[556]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[556]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[64]~FFeftlogic"3
U1_DdrTest/AxiRdData[64]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][25]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[66]~FFeftlogic"3
U1_DdrTest/AxiRdData[66]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][36]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[68]~FFeftlogic"3
U1_DdrTest/AxiRdData[68]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[51]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[51]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44397eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiRdData[70]~FFeftlogic"3
U1_DdrTest/AxiRdData[70]~FFeft(0)/ff(0)"EFX_FF
Ó
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[0]~FFeftlogic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[0]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[72]~FFeftlogic"3
U1_DdrTest/AxiRdData[72]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[540]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[540]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[74]~FFeftlogic"3
U1_DdrTest/AxiRdData[74]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[45]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[45]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[76]~FFeftlogic"3
U1_DdrTest/AxiRdData[76]~FFeft(0)/ff(0)"EFX_FF
ó
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[2]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_10/i3eft(0)/adder(1)"EFX_ADD
^
U1_DdrTest/AxiRdData[78]~FFeftlogic"3
U1_DdrTest/AxiRdData[78]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[21]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39740eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiRdData[80]~FFeftlogic"3
U1_DdrTest/AxiRdData[80]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[2]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[2]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[82]~FFeftlogic"3
U1_DdrTest/AxiRdData[82]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[519]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[519]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[84]~FFeftlogic"3
U1_DdrTest/AxiRdData[84]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[257][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][2]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[86]~FFeftlogic"3
U1_DdrTest/AxiRdData[86]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[514]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[514]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[88]~FFeftlogic"3
U1_DdrTest/AxiRdData[88]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[256][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[256][1]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[90]~FFeftlogic"3
U1_DdrTest/AxiRdData[90]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][24]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[92]~FFeftlogic"3
U1_DdrTest/AxiRdData[92]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[31]~FFeftlogic"1
U1_DdrTest/TestLen[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39719eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/AxiRdData[94]~FFeftlogic"3
U1_DdrTest/AxiRdData[94]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[500]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[500]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[96]~FFeftlogic"3
U1_DdrTest/AxiRdData[96]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[68]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[68]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/AxiRdData[98]~FFeftlogic"3
U1_DdrTest/AxiRdData[98]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[89]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[89]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[100]~FFeftlogic"4
U1_DdrTest/AxiRdData[100]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][36]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[102]~FFeftlogic"4
U1_DdrTest/AxiRdData[102]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][43]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[104]~FFeftlogic"4
U1_DdrTest/AxiRdData[104]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[484]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[484]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[106]~FFeftlogic"4
U1_DdrTest/AxiRdData[106]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[228]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[228]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[108]~FFeftlogic"4
U1_DdrTest/AxiRdData[108]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[24]~FFeftlogic"1
U1_DdrTest/TestLen[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39712eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[110]~FFeftlogic"4
U1_DdrTest/AxiRdData[110]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[472]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[472]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[112]~FFeftlogic"4
U1_DdrTest/AxiRdData[112]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[11]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39765eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[114]~FFeftlogic"4
U1_DdrTest/AxiRdData[114]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[254]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[254]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[116]~FFeftlogic"4
U1_DdrTest/AxiRdData[116]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][10]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[118]~FFeftlogic"4
U1_DdrTest/AxiRdData[118]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[285]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[285]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[120]~FFeftlogic"4
U1_DdrTest/AxiRdData[120]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[456]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[456]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[122]~FFeftlogic"4
U1_DdrTest/AxiRdData[122]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[346]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[346]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[124]~FFeftlogic"4
U1_DdrTest/AxiRdData[124]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][28]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[126]~FFeftlogic"4
U1_DdrTest/AxiRdData[126]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][35]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[128]~FFeftlogic"4
U1_DdrTest/AxiRdData[128]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[442]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[442]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[130]~FFeftlogic"4
U1_DdrTest/AxiRdData[130]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[379]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[379]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[132]~FFeftlogic"4
U1_DdrTest/AxiRdData[132]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[435]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[435]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[134]~FFeftlogic"4
U1_DdrTest/AxiRdData[134]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[392]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[392]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[136]~FFeftlogic"4
U1_DdrTest/AxiRdData[136]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[396]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[396]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[138]~FFeftlogic"4
U1_DdrTest/AxiRdData[138]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[460]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[460]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[140]~FFeftlogic"4
U1_DdrTest/AxiRdData[140]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[420]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[420]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[142]~FFeftlogic"4
U1_DdrTest/AxiRdData[142]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[384][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[384][2]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[144]~FFeftlogic"4
U1_DdrTest/AxiRdData[144]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[435]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[435]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[146]~FFeftlogic"4
U1_DdrTest/AxiRdData[146]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[555]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[555]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[148]~FFeftlogic"4
U1_DdrTest/AxiRdData[148]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[554]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[554]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[150]~FFeftlogic"4
U1_DdrTest/AxiRdData[150]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[543]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[543]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[152]~FFeftlogic"4
U1_DdrTest/AxiRdData[152]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[537]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[537]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[154]~FFeftlogic"4
U1_DdrTest/AxiRdData[154]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[512]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[512]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[156]~FFeftlogic"4
U1_DdrTest/AxiRdData[156]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestLen[2]~FFeftlogic"0
U1_DdrTest/TestLen[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39690eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdData[158]~FFeftlogic"4
U1_DdrTest/AxiRdData[158]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[383]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[383]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[160]~FFeftlogic"4
U1_DdrTest/AxiRdData[160]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[503]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[503]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[162]~FFeftlogic"4
U1_DdrTest/AxiRdData[162]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[487]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[487]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[164]~FFeftlogic"4
U1_DdrTest/AxiRdData[164]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[486]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[486]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[166]~FFeftlogic"4
U1_DdrTest/AxiRdData[166]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[366]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[366]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[168]~FFeftlogic"4
U1_DdrTest/AxiRdData[168]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[169]~FFeftlogic"4
U1_DdrTest/AxiRdData[169]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[170]~FFeftlogic"4
U1_DdrTest/AxiRdData[170]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[468]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[468]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[172]~FFeftlogic"4
U1_DdrTest/AxiRdData[172]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[173]~FFeftlogic"4
U1_DdrTest/AxiRdData[173]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[174]~FFeftlogic"4
U1_DdrTest/AxiRdData[174]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][22]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[176]~FFeftlogic"4
U1_DdrTest/AxiRdData[176]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[177]~FFeftlogic"4
U1_DdrTest/AxiRdData[177]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[178]~FFeftlogic"4
U1_DdrTest/AxiRdData[178]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[490]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[490]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[180]~FFeftlogic"4
U1_DdrTest/AxiRdData[180]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[181]~FFeftlogic"4
U1_DdrTest/AxiRdData[181]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[182]~FFeftlogic"4
U1_DdrTest/AxiRdData[182]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][38]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[184]~FFeftlogic"4
U1_DdrTest/AxiRdData[184]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[185]~FFeftlogic"4
U1_DdrTest/AxiRdData[185]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[186]~FFeftlogic"4
U1_DdrTest/AxiRdData[186]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[361]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[361]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[188]~FFeftlogic"4
U1_DdrTest/AxiRdData[188]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[189]~FFeftlogic"4
U1_DdrTest/AxiRdData[189]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[190]~FFeftlogic"4
U1_DdrTest/AxiRdData[190]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][54]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[192]~FFeftlogic"4
U1_DdrTest/AxiRdData[192]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[193]~FFeftlogic"4
U1_DdrTest/AxiRdData[193]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[194]~FFeftlogic"4
U1_DdrTest/AxiRdData[194]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[554]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[554]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[196]~FFeftlogic"4
U1_DdrTest/AxiRdData[196]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[197]~FFeftlogic"4
U1_DdrTest/AxiRdData[197]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[198]~FFeftlogic"4
U1_DdrTest/AxiRdData[198]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[386][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][7]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[200]~FFeftlogic"4
U1_DdrTest/AxiRdData[200]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[201]~FFeftlogic"4
U1_DdrTest/AxiRdData[201]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[202]~FFeftlogic"4
U1_DdrTest/AxiRdData[202]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/BurstLen[1]~FFeftlogic"1
U1_DdrTest/BurstLen[1]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[204]~FFeftlogic"4
U1_DdrTest/AxiRdData[204]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[205]~FFeftlogic"4
U1_DdrTest/AxiRdData[205]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[206]~FFeftlogic"4
U1_DdrTest/AxiRdData[206]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][23]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[208]~FFeftlogic"4
U1_DdrTest/AxiRdData[208]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[209]~FFeftlogic"4
U1_DdrTest/AxiRdData[209]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[210]~FFeftlogic"4
U1_DdrTest/AxiRdData[210]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[618]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[618]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[212]~FFeftlogic"4
U1_DdrTest/AxiRdData[212]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[213]~FFeftlogic"4
U1_DdrTest/AxiRdData[213]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[214]~FFeftlogic"4
U1_DdrTest/AxiRdData[214]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][39]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[216]~FFeftlogic"4
U1_DdrTest/AxiRdData[216]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[217]~FFeftlogic"4
U1_DdrTest/AxiRdData[217]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[218]~FFeftlogic"4
U1_DdrTest/AxiRdData[218]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[455]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[455]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[220]~FFeftlogic"4
U1_DdrTest/AxiRdData[220]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[221]~FFeftlogic"4
U1_DdrTest/AxiRdData[221]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[222]~FFeftlogic"4
U1_DdrTest/AxiRdData[222]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][55]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[224]~FFeftlogic"4
U1_DdrTest/AxiRdData[224]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[225]~FFeftlogic"4
U1_DdrTest/AxiRdData[225]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[226]~FFeftlogic"4
U1_DdrTest/AxiRdData[226]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[682]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[682]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[228]~FFeftlogic"4
U1_DdrTest/AxiRdData[228]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[229]~FFeftlogic"4
U1_DdrTest/AxiRdData[229]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[230]~FFeftlogic"4
U1_DdrTest/AxiRdData[230]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/data_in_p1~FFeftlogic"N
6edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[232]~FFeftlogic"4
U1_DdrTest/AxiRdData[232]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[233]~FFeftlogic"4
U1_DdrTest/AxiRdData[233]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[234]~FFeftlogic"4
U1_DdrTest/AxiRdData[234]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[353]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[353]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[236]~FFeftlogic"4
U1_DdrTest/AxiRdData[236]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[237]~FFeftlogic"4
U1_DdrTest/AxiRdData[237]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[238]~FFeftlogic"4
U1_DdrTest/AxiRdData[238]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][14]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[240]~FFeftlogic"4
U1_DdrTest/AxiRdData[240]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[241]~FFeftlogic"4
U1_DdrTest/AxiRdData[241]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[242]~FFeftlogic"4
U1_DdrTest/AxiRdData[242]~FFeft(0)/ff(0)"EFX_FF
l
"edb_top_inst/Axi/la_trig_pos[7]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[7]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[244]~FFeftlogic"4
U1_DdrTest/AxiRdData[244]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[245]~FFeftlogic"4
U1_DdrTest/AxiRdData[245]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[246]~FFeftlogic"4
U1_DdrTest/AxiRdData[246]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][30]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[248]~FFeftlogic"4
U1_DdrTest/AxiRdData[248]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[249]~FFeftlogic"4
U1_DdrTest/AxiRdData[249]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[250]~FFeftlogic"4
U1_DdrTest/AxiRdData[250]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[446]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[446]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[252]~FFeftlogic"4
U1_DdrTest/AxiRdData[252]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[253]~FFeftlogic"4
U1_DdrTest/AxiRdData[253]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[254]~FFeftlogic"4
U1_DdrTest/AxiRdData[254]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][46]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdStartA[1]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[1]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdStartA[2]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[2]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdStartA[3]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[3]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[65]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[65]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdStartA[5]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[5]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdStartA[6]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[6]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdStartA[7]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][62]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdStartA[9]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[9]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[10]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[10]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[11]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[431]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[431]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[13]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[13]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[14]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[14]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[15]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][15]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[17]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[17]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[18]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[18]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[19]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[19]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[1]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[1]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[21]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[21]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[22]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[22]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[23]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][31]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[25]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[25]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[26]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[26]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[27]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[435]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[435]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[29]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[29]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[30]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[30]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/AxiRdStartA[31]~FFeftlogic"5
U1_DdrTest/AxiRdStartA[31]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][47]~FFeft(0)/ff(0)"EFX_FF
∞
.U1_DdrTest/U2_Axi4FullDeplex_0/OprateAva[0]~FFeftlogic"F
.U1_DdrTest/U2_Axi4FullDeplex_0/OprateAva[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40425eft(0)/lut4(0)/lut(1)"names
¨
,U1_DdrTest/U2_Axi4FullDeplex_0/OperateSel~FFeftlogic"D
,U1_DdrTest/U2_Axi4FullDeplex_0/OperateSel~FFeft(0)/ff(0)"EFX_FF"*

LUT__40426eft(0)/lut4(0)/lut(1)"names
∞
.U1_DdrTest/U2_Axi4FullDeplex_0/OprateAva[1]~FFeftlogic"F
.U1_DdrTest/U2_Axi4FullDeplex_0/OprateAva[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40430eft(0)/lut4(0)/lut(1)"names
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
v
LedFlashCnt[2]~FFeft
arithmetic")
LedFlashCnt[2]~FFeft(0)/ff(1)"EFX_FF"%
	add_24/i3eft(0)/adder(1)"EFX_ADD
v
LedFlashCnt[3]~FFeft
arithmetic")
LedFlashCnt[3]~FFeft(0)/ff(1)"EFX_FF"%
	add_24/i4eft(0)/adder(1)"EFX_ADD
v
LedFlashCnt[4]~FFeft
arithmetic")
LedFlashCnt[4]~FFeft(0)/ff(1)"EFX_FF"%
	add_24/i5eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[642][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][63]~FFeft(0)/ff(0)"EFX_FF
v
LedFlashCnt[6]~FFeft
arithmetic")
LedFlashCnt[6]~FFeft(0)/ff(1)"EFX_FF"%
	add_24/i7eft(0)/adder(1)"EFX_ADD
v
LedFlashCnt[7]~FFeft
arithmetic")
LedFlashCnt[7]~FFeft(0)/ff(1)"EFX_FF"%
	add_24/i8eft(0)/adder(1)"EFX_ADD
v
LedFlashCnt[8]~FFeft
arithmetic")
LedFlashCnt[8]~FFeft(0)/ff(1)"EFX_FF"%
	add_24/i9eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_cu[429]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[429]~FFeft(0)/ff(0)"EFX_FF
y
LedFlashCnt[10]~FFeft
arithmetic"*
LedFlashCnt[10]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i11eft(0)/adder(1)"EFX_ADD
y
LedFlashCnt[11]~FFeft
arithmetic"*
LedFlashCnt[11]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i12eft(0)/adder(1)"EFX_ADD
y
LedFlashCnt[12]~FFeft
arithmetic"*
LedFlashCnt[12]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i13eft(0)/adder(1)"EFX_ADD
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[2]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43635eft(0)/lut4(0)/lut(1)"names
y
LedFlashCnt[14]~FFeft
arithmetic"*
LedFlashCnt[14]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i15eft(0)/adder(1)"EFX_ADD
y
LedFlashCnt[15]~FFeft
arithmetic"*
LedFlashCnt[15]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i16eft(0)/adder(1)"EFX_ADD
y
LedFlashCnt[16]~FFeft
arithmetic"*
LedFlashCnt[16]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i17eft(0)/adder(1)"EFX_ADD
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
y
LedFlashCnt[18]~FFeft
arithmetic"*
LedFlashCnt[18]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i19eft(0)/adder(1)"EFX_ADD
y
LedFlashCnt[19]~FFeft
arithmetic"*
LedFlashCnt[19]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i20eft(0)/adder(1)"EFX_ADD
y
LedFlashCnt[20]~FFeft
arithmetic"*
LedFlashCnt[20]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i21eft(0)/adder(1)"EFX_ADD
z
)edb_top_inst/Axi/register_conn[769][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][9]~FFeft(0)/ff(0)"EFX_FF
y
LedFlashCnt[22]~FFeft
arithmetic"*
LedFlashCnt[22]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i23eft(0)/adder(1)"EFX_ADD
y
LedFlashCnt[23]~FFeft
arithmetic"*
LedFlashCnt[23]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i24eft(0)/adder(1)"EFX_ADD
y
LedFlashCnt[24]~FFeft
arithmetic"*
LedFlashCnt[24]~FFeft(0)/ff(1)"EFX_FF"&

add_24/i25eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_cu[426]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[426]~FFeft(0)/ff(0)"EFX_FF
Æ
!U2_DdrTestStatis/SecendCnt[22]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[22]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i23eft(0)/adder(1)"EFX_ADD
Æ
!U2_DdrTestStatis/SecendCnt[21]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[21]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i22eft(0)/adder(1)"EFX_ADD
d
U2_DdrTestStatis/Axi_AREADY~FFeftlogic"6
U2_DdrTestStatis/Axi_AREADY~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][25]~FFeft(0)/ff(0)"EFX_FF
b
U2_DdrTestStatis/Axi_WLAST~FFeftlogic"5
U2_DdrTestStatis/Axi_WLAST~FFeft(0)/ff(0)"EFX_FF
d
U2_DdrTestStatis/Axi_WVALID~FFeftlogic"6
U2_DdrTestStatis/Axi_WVALID~FFeft(0)/ff(0)"EFX_FF
d
U2_DdrTestStatis/Axi_WREADY~FFeftlogic"6
U2_DdrTestStatis/Axi_WREADY~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
d
U2_DdrTestStatis/Axi_RVALID~FFeftlogic"6
U2_DdrTestStatis/Axi_RVALID~FFeft(0)/ff(0)"EFX_FF
d
U2_DdrTestStatis/Axi_RREADY~FFeftlogic"6
U2_DdrTestStatis/Axi_RREADY~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/WrAddrAva~FFeftlogic"5
U2_DdrTestStatis/WrAddrAva~FFeft(0)/ff(0)"EFX_FF"*

LUT__40441eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[769][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][41]~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/WrDataEnd~FFeftlogic"5
U2_DdrTestStatis/WrDataEnd~FFeft(0)/ff(0)"EFX_FF"*

LUT__40443eft(0)/lut4(0)/lut(1)"names
é
U2_DdrTestStatis/RdAddrAva~FFeftlogic"5
U2_DdrTestStatis/RdAddrAva~FFeft(0)/ff(0)"EFX_FF"*

LUT__40444eft(0)/lut4(0)/lut(1)"names
é
U2_DdrTestStatis/RdDataAva~FFeftlogic"5
U2_DdrTestStatis/RdDataAva~FFeft(0)/ff(0)"EFX_FF"*

LUT__40445eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[323]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[323]~FFeft(0)/ff(0)"EFX_FF
ê
U2_DdrTestStatis/Axi4Active~FFeftlogic"6
U2_DdrTestStatis/Axi4Active~FFeft(0)/ff(0)"EFX_FF"*

LUT__40447eft(0)/lut4(0)/lut(1)"names
ä
U2_DdrTestStatis/TimeOut~FFeftlogic"3
U2_DdrTestStatis/TimeOut~FFeft(0)/ff(0)"EFX_FF"*

LUT__40450eft(0)/lut4(0)/lut(1)"names
´
 U2_DdrTestStatis/SecendCnt[0]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[0]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_40/add_2/i1eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[769][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][57]~FFeft(0)/ff(0)"EFX_FF
Ü
/U2_DdrTestStatis/DdrTest_Test_Time_second[0]~FFeftlogic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[0]~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/ErrCnt[0]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40459eft(0)/lut4(0)/lut(1)"names
Æ
!U2_DdrTestStatis/SecendCnt[20]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[20]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i21eft(0)/adder(1)"EFX_ADD
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][5]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][5]~FFeft(0)/ff(0)"EFX_FF
Æ
!U2_DdrTestStatis/SecendCnt[19]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[19]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i20eft(0)/adder(1)"EFX_ADD
ñ
!U2_DdrTestStatis/RdBurstCnt[0]~FFeftlogic"9
!U2_DdrTestStatis/RdBurstCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40469eft(0)/lut4(0)/lut(1)"names
Æ
!U2_DdrTestStatis/SecendCnt[18]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[18]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i19eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[770][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][10]~FFeft(0)/ff(0)"EFX_FF
ê
U2_DdrTestStatis/OperateAva~FFeftlogic"6
U2_DdrTestStatis/OperateAva~FFeft(0)/ff(0)"EFX_FF"*

LUT__40479eft(0)/lut4(0)/lut(1)"names
Æ
!U2_DdrTestStatis/SecendCnt[17]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[17]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i18eft(0)/adder(1)"EFX_ADD
î
 U2_DdrTestStatis/OpTotalCryEn~FFeftlogic"8
 U2_DdrTestStatis/OpTotalCryEn~FFeft(0)/ff(0)"EFX_FF"*

LUT__40487eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[416]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[416]~FFeft(0)/ff(0)"EFX_FF
Æ
!U2_DdrTestStatis/SecendCnt[16]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[16]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i17eft(0)/adder(1)"EFX_ADD
ñ
!U2_DdrTestStatis/OpAvaCycle[0]~FFeftlogic"9
!U2_DdrTestStatis/OpAvaCycle[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40489eft(0)/lut4(0)/lut(1)"names
Æ
!U2_DdrTestStatis/SecendCnt[15]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[15]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i16eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[770][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][26]~FFeft(0)/ff(0)"EFX_FF
∂
!U2_DdrTestStatis/OpActualCryEn~FFeft
arithmetic"9
!U2_DdrTestStatis/OpActualCryEn~FFeft(0)/ff(1)"EFX_FF"E
)AUX_ADD_CO_M__U2_DdrTestStatis/add_99/i24eft(0)/adder(1)"EFX_ADD
Æ
!U2_DdrTestStatis/SecendCnt[14]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[14]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i15eft(0)/adder(1)"EFX_ADD
ñ
!U2_DdrTestStatis/OpEfficCnt[0]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40492eft(0)/lut4(0)/lut(1)"names
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Æ
!U2_DdrTestStatis/SecendCnt[12]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[12]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i13eft(0)/adder(1)"EFX_ADD
Æ
!U2_DdrTestStatis/SecendCnt[11]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[11]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i12eft(0)/adder(1)"EFX_ADD
Æ
!U2_DdrTestStatis/SecendCnt[10]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[10]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i11eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[770][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][42]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/WrPeriodStaCnt[0]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40505eft(0)/lut4(0)/lut(1)"names
¨
 U2_DdrTestStatis/SecendCnt[9]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[9]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i10eft(0)/adder(1)"EFX_ADD
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[0]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40507eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[410]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[410]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodCnt[0]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40509eft(0)/lut4(0)/lut(1)"names
´
 U2_DdrTestStatis/SecendCnt[7]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[7]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_40/add_2/i8eft(0)/adder(1)"EFX_ADD
†
&U2_DdrTestStatis/CalcWrPeriodReg[0]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40510eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[770][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][58]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/WrPeriGreatMax~FFeftlogic":
"U2_DdrTestStatis/WrPeriGreatMax~FFeft(0)/ff(0)"EFX_FF"*

LUT__40522eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodMax[0]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40523eft(0)/lut4(0)/lut(1)"names
´
 U2_DdrTestStatis/SecendCnt[5]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[5]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_40/add_2/i6eft(0)/adder(1)"EFX_ADD
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
´
 U2_DdrTestStatis/SecendCnt[4]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[4]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_40/add_2/i5eft(0)/adder(1)"EFX_ADD
ñ
!U2_DdrTestStatis/WrPeriLessMin~FFeftlogic"9
!U2_DdrTestStatis/WrPeriLessMin~FFeft(0)/ff(0)"EFX_FF"*

LUT__40537eft(0)/lut4(0)/lut(1)"names
´
 U2_DdrTestStatis/SecendCnt[3]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[3]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_40/add_2/i4eft(0)/adder(1)"EFX_ADD
z
)edb_top_inst/Axi/register_conn[897][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][1]~FFeft(0)/ff(0)"EFX_FF
´
 U2_DdrTestStatis/SecendCnt[2]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[2]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_40/add_2/i3eft(0)/adder(1)"EFX_ADD
l
"U2_DdrTestStatis/RdPeriodCnt[0]~FFeftlogic":
"U2_DdrTestStatis/RdPeriodCnt[0]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/RdPeriodStaEn~FFeftlogic"9
!U2_DdrTestStatis/RdPeriodStaEn~FFeft(0)/ff(0)"EFX_FF"*

LUT__40545eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[407]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[407]~FFeft(0)/ff(0)"EFX_FF
´
 U2_DdrTestStatis/SecendCnt[1]~FFeft
arithmetic"8
 U2_DdrTestStatis/SecendCnt[1]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_40/add_2/i2eft(0)/adder(1)"EFX_ADD
≠
!U2_DdrTestStatis/TimeOutCnt[7]~FFeft
arithmetic"9
!U2_DdrTestStatis/TimeOutCnt[7]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_34/add_2/i8eft(0)/adder(1)"EFX_ADD
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[0]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40548eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[897][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][17]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodCnt[0]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40550eft(0)/lut4(0)/lut(1)"names
≠
!U2_DdrTestStatis/TimeOutCnt[5]~FFeft
arithmetic"9
!U2_DdrTestStatis/TimeOutCnt[5]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_34/add_2/i6eft(0)/adder(1)"EFX_ADD
†
&U2_DdrTestStatis/CalcRdPeriodReg[0]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40551eft(0)/lut4(0)/lut(1)"names
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[117].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][5]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[117].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][5]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/RdPeriGreatMax~FFeftlogic":
"U2_DdrTestStatis/RdPeriGreatMax~FFeft(0)/ff(0)"EFX_FF"*

LUT__40563eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodMax[0]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40564eft(0)/lut4(0)/lut(1)"names
≠
!U2_DdrTestStatis/TimeOutCnt[3]~FFeft
arithmetic"9
!U2_DdrTestStatis/TimeOutCnt[3]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_34/add_2/i4eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[897][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][33]~FFeft(0)/ff(0)"EFX_FF
≠
!U2_DdrTestStatis/TimeOutCnt[2]~FFeft
arithmetic"9
!U2_DdrTestStatis/TimeOutCnt[2]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_34/add_2/i3eft(0)/adder(1)"EFX_ADD
ñ
!U2_DdrTestStatis/RdPeriLessMin~FFeftlogic"9
!U2_DdrTestStatis/RdPeriLessMin~FFeft(0)/ff(0)"EFX_FF"*

LUT__40578eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodMin[0]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40579eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[361]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[361]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[0]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40580eft(0)/lut4(0)/lut(1)"names
≠
!U2_DdrTestStatis/TimeOutCnt[0]~FFeft
arithmetic"9
!U2_DdrTestStatis/TimeOutCnt[0]~FFeft(0)/ff(1)"EFX_FF"<
 U2_DdrTestStatis/sub_34/add_2/i1eft(0)/adder(1)"EFX_ADD
†
&U2_DdrTestStatis/CalcWrPeriodMin[0]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40581eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[897][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][49]~FFeft(0)/ff(0)"EFX_FF
ê
U2_DdrTestStatis/Axi_AVALID~FFeftlogic"6
U2_DdrTestStatis/Axi_AVALID~FFeft(0)/ff(0)"EFX_FF"*

LUT__39385eft(0)/lut4(0)/lut(1)"names
Æ
!U2_DdrTestStatis/SecendCnt[24]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[24]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i25eft(0)/adder(1)"EFX_ADD
Æ
!U2_DdrTestStatis/SecendCnt[25]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[25]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i26eft(0)/adder(1)"EFX_ADD
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[138].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[138].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Æ
!U2_DdrTestStatis/SecendCnt[27]~FFeft
arithmetic"9
!U2_DdrTestStatis/SecendCnt[27]~FFeft(0)/ff(1)"EFX_FF"=
!U2_DdrTestStatis/sub_40/add_2/i28eft(0)/adder(1)"EFX_ADD
√
/U2_DdrTestStatis/DdrTest_Test_Time_second[1]~FFeft
arithmetic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[1]~FFeft(0)/ff(1)"EFX_FF"6
U2_DdrTestStatis/add_46/i2eft(0)/adder(1)"EFX_ADD
√
/U2_DdrTestStatis/DdrTest_Test_Time_second[2]~FFeft
arithmetic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[2]~FFeft(0)/ff(1)"EFX_FF"6
U2_DdrTestStatis/add_46/i3eft(0)/adder(1)"EFX_ADD
z
)edb_top_inst/Axi/register_conn[898][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][2]~FFeft(0)/ff(0)"EFX_FF
√
/U2_DdrTestStatis/DdrTest_Test_Time_second[4]~FFeft
arithmetic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[4]~FFeft(0)/ff(1)"EFX_FF"6
U2_DdrTestStatis/add_46/i5eft(0)/adder(1)"EFX_ADD
√
/U2_DdrTestStatis/DdrTest_Test_Time_second[5]~FFeft
arithmetic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[5]~FFeft(0)/ff(1)"EFX_FF"6
U2_DdrTestStatis/add_46/i6eft(0)/adder(1)"EFX_ADD
√
/U2_DdrTestStatis/DdrTest_Test_Time_second[6]~FFeft
arithmetic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[6]~FFeft(0)/ff(1)"EFX_FF"6
U2_DdrTestStatis/add_46/i7eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_cu[395]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[395]~FFeft(0)/ff(0)"EFX_FF
√
/U2_DdrTestStatis/DdrTest_Test_Time_second[8]~FFeft
arithmetic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[8]~FFeft(0)/ff(1)"EFX_FF"6
U2_DdrTestStatis/add_46/i9eft(0)/adder(1)"EFX_ADD
ƒ
/U2_DdrTestStatis/DdrTest_Test_Time_second[9]~FFeft
arithmetic"G
/U2_DdrTestStatis/DdrTest_Test_Time_second[9]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i10eft(0)/adder(1)"EFX_ADD
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[10]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[10]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i11eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[898][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][18]~FFeft(0)/ff(0)"EFX_FF
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[12]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[12]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i13eft(0)/adder(1)"EFX_ADD
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[13]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[13]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i14eft(0)/adder(1)"EFX_ADD
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[14]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[14]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i15eft(0)/adder(1)"EFX_ADD
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[160].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[160].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[16]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[16]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i17eft(0)/adder(1)"EFX_ADD
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[17]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[17]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i18eft(0)/adder(1)"EFX_ADD
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[18]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[18]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i19eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[898][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][34]~FFeft(0)/ff(0)"EFX_FF
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[20]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[20]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i21eft(0)/adder(1)"EFX_ADD
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[21]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[21]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i22eft(0)/adder(1)"EFX_ADD
∆
0U2_DdrTestStatis/DdrTest_Test_Time_second[22]~FFeft
arithmetic"H
0U2_DdrTestStatis/DdrTest_Test_Time_second[22]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_46/i23eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_cu[389]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[389]~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/ErrCnt[1]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40582eft(0)/lut4(0)/lut(1)"names
é
U2_DdrTestStatis/ErrCnt[2]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40583eft(0)/lut4(0)/lut(1)"names
é
U2_DdrTestStatis/ErrCnt[3]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40584eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[898][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][50]~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/ErrCnt[5]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40586eft(0)/lut4(0)/lut(1)"names
é
U2_DdrTestStatis/ErrCnt[6]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40587eft(0)/lut4(0)/lut(1)"names
é
U2_DdrTestStatis/ErrCnt[7]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40588eft(0)/lut4(0)/lut(1)"names
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[181].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][5]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[181].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][5]~FFeft(0)/ff(0)"EFX_FF
é
U2_DdrTestStatis/ErrCnt[9]~FFeftlogic"5
U2_DdrTestStatis/ErrCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40590eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[10]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40591eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[11]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40592eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp3~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43649eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[13]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40594eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[14]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40595eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[15]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40596eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[386]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[386]~FFeft(0)/ff(0)"EFX_FF
ê
U2_DdrTestStatis/ErrCnt[17]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40598eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[18]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40599eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[19]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40600eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1025][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][9]~FFeft(0)/ff(0)"EFX_FF
ê
U2_DdrTestStatis/ErrCnt[21]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40602eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[22]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40603eft(0)/lut4(0)/lut(1)"names
ê
U2_DdrTestStatis/ErrCnt[23]~FFeftlogic"6
U2_DdrTestStatis/ErrCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40604eft(0)/lut4(0)/lut(1)"names
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[202].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[202].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/WrBurstCnt[2]~FFeftlogic"9
!U2_DdrTestStatis/WrBurstCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40606eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/WrBurstCnt[3]~FFeftlogic"9
!U2_DdrTestStatis/WrBurstCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40607eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/WrBurstCnt[4]~FFeftlogic"9
!U2_DdrTestStatis/WrBurstCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40608eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1025][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][25]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/WrBurstCnt[6]~FFeftlogic"9
!U2_DdrTestStatis/WrBurstCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40610eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/WrBurstCnt[7]~FFeftlogic"9
!U2_DdrTestStatis/WrBurstCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40611eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/RdBurstCnt[1]~FFeftlogic"9
!U2_DdrTestStatis/RdBurstCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40612eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[284]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[284]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/RdBurstCnt[3]~FFeftlogic"9
!U2_DdrTestStatis/RdBurstCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40614eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/RdBurstCnt[4]~FFeftlogic"9
!U2_DdrTestStatis/RdBurstCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40615eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/RdBurstCnt[5]~FFeftlogic"9
!U2_DdrTestStatis/RdBurstCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40616eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1025][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][41]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/RdBurstCnt[7]~FFeftlogic"9
!U2_DdrTestStatis/RdBurstCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40618eft(0)/lut4(0)/lut(1)"names
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[1]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40619eft(0)/lut4(0)/lut(1)"names
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[2]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40620eft(0)/lut4(0)/lut(1)"names
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[224].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[224].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[4]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40622eft(0)/lut4(0)/lut(1)"names
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[5]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40623eft(0)/lut4(0)/lut(1)"names
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[6]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40624eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1025][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][57]~FFeft(0)/ff(0)"EFX_FF
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[8]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40626eft(0)/lut4(0)/lut(1)"names
∏
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[9]~FFeftlogic"J
2U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40627eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[10]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40628eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[376]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[376]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[12]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40630eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[13]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40631eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[14]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40632eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1026][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][10]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[16]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40634eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[17]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40635eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[18]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40636eft(0)/lut4(0)/lut(1)"names
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[27]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[27]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[20]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40638eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[21]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40639eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[22]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40640eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1026][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][26]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[25]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40642eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[26]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40643eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[27]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40644eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[370]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[370]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[29]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40646eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[30]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40647eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[31]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40648eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1026][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][42]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[33]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[33]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40650eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[34]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[34]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40651eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[35]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[35]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40652eft(0)/lut4(0)/lut(1)"names
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[27]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[27]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[37]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[37]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40654eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[38]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[38]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40655eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[39]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[39]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40656eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1026][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][58]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[41]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[41]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40658eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[42]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[42]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40659eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[43]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[43]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40660eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[367]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[367]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[45]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[45]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40662eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[46]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[46]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40663eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[47]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Total_Cycle[47]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40664eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1153][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][1]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[0]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40666eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[1]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40667eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[2]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40668eft(0)/lut4(0)/lut(1)"names
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[55]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[4]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40670eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[5]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40671eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[6]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40672eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1153][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][17]~FFeft(0)/ff(0)"EFX_FF
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[8]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40674eft(0)/lut4(0)/lut(1)"names
∫
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[9]~FFeftlogic"K
3U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40675eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[10]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40676eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[158]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[158]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][31]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[252]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[252]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][39]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[322]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[322]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][47]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[222]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[222]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][55]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[194]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[194]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][63]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[193]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[193]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1154][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1154][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1154][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][8]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[186]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[186]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][16]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[196]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[196]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[128]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[128]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][32]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[152]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[152]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][40]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[123]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[123]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][48]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[124]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[124]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][56]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[96]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[96]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][62]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp1~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[95]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[95]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp5~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43667eft(0)/lut4(0)/lut(1)"names
‚
Gedb_top_inst/Axi/GEN_PROBE[8].trigger_cu/edb_top_inst/Axi/tu_data[7]~FFeftlogic"_
Gedb_top_inst/Axi/GEN_PROBE[8].trigger_cu/edb_top_inst/Axi/tu_data[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43672eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1280][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1280][1]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[88]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[88]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1281][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1281][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1281][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][7]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[54]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][15]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[57]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[57]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][23]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[31]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][31]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[26]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][39]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_cu[9]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][47]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[21]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44028eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][55]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[19]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44026eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][63]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[5]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44012eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1282][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1282][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1282][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][8]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[40]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][16]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[24]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][24]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[6]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43982eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][32]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdData[0]~FFeftlogic"2
U1_DdrTest/AxiRdData[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][40]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[687]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[687]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[667]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[667]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[665]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[665]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][62]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp1~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[651]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[651]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp5~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43675eft(0)/lut4(0)/lut(1)"names
‚
Gedb_top_inst/Axi/GEN_PROBE[9].trigger_cu/edb_top_inst/Axi/tu_data[8]~FFeftlogic"_
Gedb_top_inst/Axi/GEN_PROBE[9].trigger_cu/edb_top_inst/Axi/tu_data[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43680eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1408][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1408][1]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[27]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43573eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1409][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1409][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1409][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][7]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[16]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][15]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[618]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[618]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][23]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[604]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[604]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][31]~FFeft(0)/ff(0)"EFX_FF
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[4]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43546eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1409][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][39]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[576]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[576]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][47]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[574]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[574]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][55]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[560]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[560]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][63]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[49]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[49]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43050eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1410][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1410][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1410][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][8]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[33]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[33]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42497eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][16]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[530]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[530]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[516]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[516]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][32]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[27]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42294eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][40]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[488]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[488]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[486]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[486]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[472]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[472]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][62]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp1~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
¶
)edb_top_inst/Axi/data_out_shift_reg[5]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41518eft(0)/lut4(0)/lut(1)"names
∂
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp5~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43683eft(0)/lut4(0)/lut(1)"names
‰
Hedb_top_inst/Axi/GEN_PROBE[10].trigger_cu/edb_top_inst/Axi/tu_data[9]~FFeftlogic"`
Hedb_top_inst/Axi/GEN_PROBE[10].trigger_cu/edb_top_inst/Axi/tu_data[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43688eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1536][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1536][1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[410]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[410]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1537][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1537][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1537][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][7]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[441]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[441]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][15]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[427]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[427]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][23]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[420]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[420]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][31]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[399]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[399]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][39]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestLen[0]~FFeftlogic"0
U1_DdrTest/TestLen[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39576eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][47]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[383]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[383]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][55]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[376]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[376]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][63]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[344]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[344]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1538][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1538][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1538][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[353]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[353]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][16]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[322]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[322]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[315]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[315]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][32]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[256]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[256]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][40]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/TestStartReg[1]~FFeftlogic"5
U1_DdrTest/TestStartReg[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[221]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[221]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[196]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[196]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][62]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp1~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/internal_register_select[0]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[0]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp5~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43691eft(0)/lut4(0)/lut(1)"names
Ê
Iedb_top_inst/Axi/GEN_PROBE[11].trigger_cu/edb_top_inst/Axi/tu_data[10]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[11].trigger_cu/edb_top_inst/Axi/tu_data[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43696eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1664][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1664][1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[153]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[153]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1665][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1665][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1665][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][7]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[122]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[122]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][15]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[24]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][23]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[76]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[76]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][31]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[13]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][39]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[60]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][47]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_mask[2]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][55]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4737][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][63]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[20]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1666][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1666][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1666][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][8]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_p1[6]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_p1[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][16]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3329][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][32]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1666][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1280][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1280][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][56]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][62]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp1~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][55]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp5~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43699eft(0)/lut4(0)/lut(1)"names
Ê
Iedb_top_inst/Axi/GEN_PROBE[12].trigger_cu/edb_top_inst/Axi/tu_data[11]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[12].trigger_cu/edb_top_inst/Axi/tu_data[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43704eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1792][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1792][1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][41]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1793][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1793][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1793][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][15]~FFeft(0)/ff(0)"EFX_FF
D
Axi_TimeOut~FFeftlogic"&
Axi_TimeOut~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][31]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_trig_pattern[0]~FFeftlogic">
&edb_top_inst/Axi/la_trig_pattern[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][35]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[30]~FFeftlogic"(
Axi_AADDR[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39346eft(0)/lut4(0)/lut(1)"names
t
Axi_AADDR[31]~FFeftlogic"(
Axi_AADDR[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39345eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1793][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][41]~FFeft(0)/ff(0)"EFX_FF
H
Axi_WrAddr[2]~FFeftlogic"(
Axi_WrAddr[2]~FFeft(0)/ff(0)"EFX_FF
H
Axi_WrAddr[3]~FFeftlogic"(
Axi_WrAddr[3]~FFeft(0)/ff(0)"EFX_FF
H
Axi_WrAddr[4]~FFeftlogic"(
Axi_WrAddr[4]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[27]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43892eft(0)/lut4(0)/lut(1)"names
H
Axi_WrAddr[6]~FFeftlogic"(
Axi_WrAddr[6]~FFeft(0)/ff(0)"EFX_FF
H
Axi_WrAddr[7]~FFeftlogic"(
Axi_WrAddr[7]~FFeft(0)/ff(0)"EFX_FF
H
Axi_WrAddr[8]~FFeftlogic"(
Axi_WrAddr[8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][57]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[10]~FFeftlogic")
Axi_WrAddr[10]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[11]~FFeftlogic")
Axi_WrAddr[11]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[12]~FFeftlogic")
Axi_WrAddr[12]~FFeft(0)/ff(0)"EFX_FF
Ë
êedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_5(10)memorybram"ƒ
êedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
J
Axi_WrAddr[14]~FFeftlogic")
Axi_WrAddr[14]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[15]~FFeftlogic")
Axi_WrAddr[15]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[16]~FFeftlogic")
Axi_WrAddr[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][10]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[18]~FFeftlogic")
Axi_WrAddr[18]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[19]~FFeftlogic")
Axi_WrAddr[19]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[20]~FFeftlogic")
Axi_WrAddr[20]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[29]~FFeftlogic"+
Axi_RdStartA[29]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[22]~FFeftlogic")
Axi_WrAddr[22]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[23]~FFeftlogic")
Axi_WrAddr[23]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[24]~FFeftlogic")
Axi_WrAddr[24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][26]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[26]~FFeftlogic")
Axi_WrAddr[26]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[27]~FFeftlogic")
Axi_WrAddr[27]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[28]~FFeftlogic")
Axi_WrAddr[28]~FFeft(0)/ff(0)"EFX_FF
‚
çedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_5(10)memorybram"¡
çedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
J
Axi_WrAddr[30]~FFeftlogic")
Axi_WrAddr[30]~FFeft(0)/ff(0)"EFX_FF
J
Axi_WrAddr[31]~FFeftlogic")
Axi_WrAddr[31]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__31___0[1]~FFeftlogic"/
Axi_WDATA__31___0[1]~FFeft(0)/ff(0)"EFX_FF
¿
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_18(01)__10_13(01)__10_8(01)__10_5(10)memorybram"
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_18(01)__10_13(01)__10_8(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
å
U1_DdrTest/AxiWrData[232]~FFeftlogic"4
U1_DdrTest/AxiWrData[232]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39395eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][48]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[23]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][56]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[28]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43862eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][62]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp1~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_127__96[0]~FFeftlogic"/
Axi_RDATA_127__96[0]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp5~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43707eft(0)/lut4(0)/lut(1)"names
Ê
Iedb_top_inst/Axi/GEN_PROBE[13].trigger_cu/edb_top_inst/Axi/tu_data[12]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[13].trigger_cu/edb_top_inst/Axi/tu_data[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43712eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1920][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1920][1]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[6]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43840eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1921][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1921][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1921][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][56]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][31]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[14]~FFeftlogic"+
Axi_WrStartA[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][39]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[29]~FFeftlogic"0
Axi_RDATA_255_224[29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][55]~FFeft(0)/ff(0)"EFX_FF
p
Axi_ALEN[0]~FFeftlogic"&
Axi_ALEN[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39384eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1921][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][63]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][32]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][48]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][56]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[11]~FFeftlogic"0
Axi_RDATA_223_192[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][62]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp1~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[7]~FFeftlogic"/
Axi_RDATA_223_192[7]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp5~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43715eft(0)/lut4(0)/lut(1)"names
Ê
Iedb_top_inst/Axi/GEN_PROBE[14].trigger_cu/edb_top_inst/Axi/tu_data[13]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[14].trigger_cu/edb_top_inst/Axi/tu_data[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43720eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3200][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3200][1]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[27]~FFeftlogic"0
Axi_RDATA_191_160[27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3201][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3201][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3201][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][7]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[26]~FFeftlogic"0
Axi_RDATA_191_160[26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][31]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[28]~FFeftlogic"0
Axi_RDATA_159_128[28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][39]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_191_160[2]~FFeftlogic"/
Axi_RDATA_191_160[2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4737][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][55]~FFeft(0)/ff(0)"EFX_FF
ñ
7edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/data_in_p1~FFeftlogic"O
7edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][63]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][49]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3202][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3202][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3202][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][48]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_127__96[8]~FFeftlogic"/
Axi_RDATA_127__96[8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][56]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_127__96[4]~FFeftlogic"/
Axi_RDATA_127__96[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][62]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp1~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[24]~FFeftlogic"0
Axi_RDATA__95__64[24]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp5~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43723eft(0)/lut4(0)/lut(1)"names
Ê
Iedb_top_inst/Axi/GEN_PROBE[24].trigger_cu/edb_top_inst/Axi/tu_data[14]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[24].trigger_cu/edb_top_inst/Axi/tu_data[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43728eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3328][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3328][1]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[23]~FFeftlogic"0
Axi_RDATA__95__64[23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3329][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3329][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3329][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][7]~FFeft(0)/ff(0)"EFX_FF
ñ
7edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/data_in_p1~FFeftlogic"O
7edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][63]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][23]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[25]~FFeftlogic"0
Axi_RDATA__63__32[25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][31]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[30]~FFeftlogic"0
Axi_RDATA__63__32[30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][55]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__63__32[5]~FFeftlogic"/
Axi_RDATA__63__32[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][61]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][1]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__63__32[7]~FFeftlogic"/
Axi_RDATA__63__32[7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][11]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[16]~FFeftlogic"0
Axi_RDATA__63__32[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][16]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__63__32[3]~FFeftlogic"/
Axi_RDATA__63__32[3]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[20]~FFeftlogic"0
Axi_RDATA__63__32[20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][27]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__63__32[1]~FFeftlogic"/
Axi_RDATA__63__32[1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][43]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__95__64[1]~FFeftlogic"/
Axi_RDATA__95__64[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][47]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__95__64[4]~FFeftlogic"/
Axi_RDATA__95__64[4]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__95__64[5]~FFeftlogic"/
Axi_RDATA__95__64[5]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[23]~FFeftlogic"0
Axi_RDATA__31___0[23]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp5~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43731eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__31___0[21]~FFeftlogic"0
Axi_RDATA__31___0[21]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[10]~FFeftlogic"0
Axi_RDATA__95__64[10]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[12]~FFeftlogic"0
Axi_RDATA__95__64[12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[17]~FFeftlogic"0
Axi_RDATA__31___0[17]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[13]~FFeftlogic"0
Axi_RDATA__95__64[13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3456][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3456][2]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[16]~FFeftlogic"0
Axi_RDATA__95__64[16]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[8]~FFeftlogic"/
Axi_RDATA__31___0[8]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[14]~FFeftlogic"0
Axi_RDATA__31___0[14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3457][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[10]~FFeftlogic"0
Axi_RDATA__31___0[10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3457][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][29]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[29]~FFeftlogic"0
Axi_RDATA__95__64[29]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[6]~FFeftlogic"/
Axi_RDATA__31___0[6]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[31]~FFeftlogic"0
Axi_RDATA__95__64[31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][38]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[4]~FFeftlogic"/
Axi_RDATA__31___0[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][42]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[18]~FFeftlogic")
Axi_RdAddr[18]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[31]~FFeftlogic")
Axi_RdAddr[31]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[30]~FFeftlogic"0
Axi_RDATA__95__64[30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][54]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[27]~FFeftlogic")
Axi_RdAddr[27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][62]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[16]~FFeftlogic"0
Axi_RDATA_127__96[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][37]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[19]~FFeftlogic"0
Axi_RDATA_127__96[19]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[23]~FFeftlogic")
Axi_RdAddr[23]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[20]~FFeftlogic"0
Axi_RDATA_127__96[20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][19]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[21]~FFeftlogic")
Axi_RdAddr[21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][15]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[28]~FFeftlogic"0
Axi_RDATA_127__96[28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][28]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[16]~FFeftlogic")
Axi_RdAddr[16]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[30]~FFeftlogic"0
Axi_RDATA_127__96[30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][40]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[14]~FFeftlogic")
Axi_RdAddr[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][43]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[8]~FFeftlogic"(
Axi_RdAddr[8]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[10]~FFeftlogic"0
Axi_RDATA_159_128[10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][51]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[9]~FFeftlogic"(
Axi_RdAddr[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][60]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[14]~FFeftlogic"0
Axi_RDATA_159_128[14]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[6]~FFeftlogic"(
Axi_RdAddr[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][13]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[28]~FFeftlogic"+
Axi_RdStartA[28]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[22]~FFeftlogic"0
Axi_RDATA_159_128[22]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4737][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][2]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[1]~FFeftlogic"(
Axi_RdAddr[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][11]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[26]~FFeftlogic"0
Axi_RDATA_159_128[26]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_255_224[15]~FFeftlogic"0
Axi_WDATA_255_224[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][61]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_191_160[4]~FFeftlogic"/
Axi_RDATA_191_160[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][31]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_255_224[8]~FFeftlogic"/
Axi_WDATA_255_224[8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][44]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[16]~FFeftlogic"0
Axi_RDATA_191_160[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][53]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_223_192[14]~FFeftlogic"0
Axi_WDATA_223_192[14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][5]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_223_192[12]~FFeftlogic"0
Axi_WDATA_223_192[12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[22]~FFeftlogic"0
Axi_RDATA_191_160[22]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[24]~FFeftlogic"0
Axi_RDATA_191_160[24]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_223_192[8]~FFeftlogic"/
Axi_WDATA_223_192[8]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][11]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[28]~FFeftlogic"0
Axi_RDATA_191_160[28]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[14]~FFeftlogic"0
Axi_RDATA_223_192[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][31]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_191_160[13]~FFeftlogic"0
Axi_WDATA_191_160[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][47]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_191_160[11]~FFeftlogic"0
Axi_WDATA_191_160[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][43]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_191_160[7]~FFeftlogic"/
Axi_WDATA_191_160[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][46]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[18]~FFeftlogic"0
Axi_RDATA_223_192[18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][52]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_159_128[11]~FFeftlogic"0
Axi_WDATA_159_128[11]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_191_160[4]~FFeftlogic"/
Axi_WDATA_191_160[4]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[20]~FFeftlogic"0
Axi_RDATA_223_192[20]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp1~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_159_128[13]~FFeftlogic"0
Axi_WDATA_159_128[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][2]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[29]~FFeftlogic"0
Axi_RDATA_223_192[29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][9]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][7]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_159_128[9]~FFeftlogic"/
Axi_WDATA_159_128[9]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_255_224[2]~FFeftlogic"/
Axi_RDATA_255_224[2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][18]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_159_128[7]~FFeftlogic"/
Axi_WDATA_159_128[7]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp6~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43748eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4865][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][35]~FFeft(0)/ff(0)"EFX_FF
z
ResetShiftReg[0]~FFeftlogic"+
ResetShiftReg[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39524eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA_255_224[14]~FFeftlogic"0
Axi_RDATA_255_224[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][33]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][40]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_127__96[12]~FFeftlogic"0
Axi_WDATA_127__96[12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[25]~FFeftlogic"0
Axi_RDATA_255_224[25]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_127__96[10]~FFeftlogic"0
Axi_WDATA_127__96[10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][49]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][52]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_127__96[6]~FFeftlogic"/
Axi_WDATA_127__96[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][60]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[27]~FFeftlogic"0
Axi_RDATA_255_224[27]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__95__64[10]~FFeftlogic"0
Axi_WDATA__95__64[10]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_127__96[3]~FFeftlogic"/
Axi_WDATA_127__96[3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4866][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][2]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[2]~FFeftlogic"*
Axi_WrStartA[2]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__95__64[12]~FFeftlogic"0
Axi_WDATA__95__64[12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4866][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][1]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[6]~FFeftlogic"*
Axi_WrStartA[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][16]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[10]~FFeftlogic"+
Axi_WrStartA[10]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[8]~FFeftlogic"*
Axi_WrStartA[8]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__95__64[8]~FFeftlogic"/
Axi_WDATA__95__64[8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][33]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__95__64[6]~FFeftlogic"/
Axi_WDATA__95__64[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][24]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[16]~FFeftlogic"+
Axi_WrStartA[16]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__63__32[4]~FFeftlogic"/
Axi_WDATA__63__32[4]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__63__32[17]~FFeftlogic"0
Axi_WDATA__63__32[17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][48]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__63__32[13]~FFeftlogic"0
Axi_WDATA__63__32[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][55]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[25]~FFeftlogic"+
Axi_WrStartA[25]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[9]~FFeftlogic"*
Axi_WrStartA[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][60]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__63__32[9]~FFeftlogic"/
Axi_WDATA__63__32[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][62]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[2]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43836eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA__63__32[7]~FFeftlogic"/
Axi_WDATA__63__32[7]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp6[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp6[0]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[5]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43839eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[26]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43860eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[10]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43844eft(0)/lut4(0)/lut(1)"names
X
Axi_WDATA__31___0[16]~FFeftlogic"0
Axi_WDATA__31___0[16]~FFeft(0)/ff(0)"EFX_FF
L
Axi_RdStartA[6]~FFeftlogic"*
Axi_RdStartA[6]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[21]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43855eft(0)/lut4(0)/lut(1)"names
X
Axi_WDATA__31___0[14]~FFeftlogic"0
Axi_WDATA__31___0[14]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[12]~FFeftlogic"+
Axi_RdStartA[12]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[24]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43858eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA__31___0[8]~FFeftlogic"/
Axi_WDATA__31___0[8]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[29]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43863eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[31]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43865eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA__31___0[9]~FFeftlogic"/
Axi_WDATA__31___0[9]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[8]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43873eft(0)/lut4(0)/lut(1)"names
N
Axi_RdStartA[20]~FFeftlogic"+
Axi_RdStartA[20]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__31___0[6]~FFeftlogic"/
Axi_WDATA__31___0[6]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp6~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43740eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][47]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[20]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43885eft(0)/lut4(0)/lut(1)"names
¨
≤edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_18(01)__10_13(01)__10_5(10)memorybram"Ê
≤edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_18(01)__10_13(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ñ
ßedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_18(01)__10_5(10)memorybram"€
ßedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_18(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∫
πedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_5(10)memorybram"Ì
πedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¸
⁄edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_5(10)memorybram"é
⁄edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
é
£edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_5(10)memorybram"◊
£edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¯
òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_5(10)memorybram"Ã
òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
–
ƒ
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_5(10)memorybram"¯

ƒ
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¿
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_5(10)memorybram"
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
»
Äedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_5(10)memorybram"¥
Äedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∞
Ù
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_5(10)memorybram"®
Ù
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¿
¸	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_5(10)memorybram"∞

¸	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
à
†
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_5(10)memorybram"‘

†
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ê
‰	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_5(10)memorybram"ò

‰	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¯
ÿ	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_5(10)memorybram"å

ÿ	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
‡
Ãedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_5(10)memorybram"Ä
Ãedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
†
Ïedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_5(10)memorybram"†	
Ïedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
®
∞edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_5(10)memorybram"‰
∞edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ê
§edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_5(10)memorybram"ÿ
§edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
†
¨edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_5(10)memorybram"‡
¨edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
N
Axi_RdStartA[30]~FFeftlogic"+
Axi_RdStartA[30]~FFeft(0)/ff(0)"EFX_FF

îedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_5(10)memorybram"»
îedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ÿ
àedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_5(10)memorybram"º
àedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
®
∞edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_5(10)memorybram"‰
∞edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ò
®edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_5(10)memorybram"‹
®edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
†
Ïedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_5(10)memorybram"†
Ïedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
à
‡edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_5(10)memorybram"î
‡edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ò

Ëedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_5(10)memorybram"ú
Ëedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
‡

åedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_5(10)memorybram"¿
åedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
N
Axi_RdStartA[31]~FFeftlogic"+
Axi_RdStartA[31]~FFeft(0)/ff(0)"EFX_FF
–	
ƒedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_5(10)memorybram"¯
ƒedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
t
Axi_AADDR[24]~FFeftlogic"(
Axi_AADDR[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39352eft(0)/lut4(0)/lut(1)"names
‡
Ãedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_5(10)memorybram"Ä
Ãedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[12]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43877eft(0)/lut4(0)/lut(1)"names
–
Ñedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_5(10)memorybram"∏
Ñedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
‡
åedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_5(10)memorybram"¿
åedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
®
∞edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_5(10)memorybram"‰
∞edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∞
Ùedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_5(10)memorybram"®
Ùedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ò
Ëedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_5(10)memorybram"ú
Ëedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[30]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43895eft(0)/lut4(0)/lut(1)"names
ÿ
àedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_5(10)memorybram"º
àedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
t
Axi_AADDR[29]~FFeftlogic"(
Axi_AADDR[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39347eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[4992][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4992][1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4993][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][7]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[27]~FFeftlogic"(
Axi_AADDR[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39349eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[4993][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][4]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_window_depth[0]~FFeftlogic">
&edb_top_inst/Axi/la_window_depth[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][15]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[22]~FFeftlogic"(
Axi_AADDR[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39354eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][27]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[20]~FFeftlogic"(
Axi_AADDR[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39356eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[0]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][30]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[14]~FFeftlogic"(
Axi_AADDR[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39362eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][35]~FFeft(0)/ff(0)"EFX_FF
N
ResetShiftReg[1]~FFeftlogic"+
ResetShiftReg[1]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[15]~FFeftlogic"(
Axi_AADDR[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39361eft(0)/lut4(0)/lut(1)"names
N
ResetShiftReg[2]~FFeftlogic"+
ResetShiftReg[2]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[384][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[384][0]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[12]~FFeftlogic"(
Axi_AADDR[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39364eft(0)/lut4(0)/lut(1)"names
h
 edb_top_inst/Axi/la_resetn_p1~FFeftlogic"8
 edb_top_inst/Axi/la_resetn_p1~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[7]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40968eft(0)/lut4(0)/lut(1)"names
r
Axi_AADDR[9]~FFeftlogic"'
Axi_AADDR[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39367eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[386][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][60]~FFeft(0)/ff(0)"EFX_FF
r
Axi_AADDR[5]~FFeftlogic"'
Axi_AADDR[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39371eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][58]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4994][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1024][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1024][0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4994][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1153][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][0]~FFeft(0)/ff(0)"EFX_FF
r
Axi_AADDR[1]~FFeftlogic"'
Axi_AADDR[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39375eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1154][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][22]~FFeft(0)/ff(0)"EFX_FF
p
Axi_ALEN[6]~FFeftlogic"&
Axi_ALEN[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39378eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][46]~FFeft(0)/ff(0)"EFX_FF
å
U0_DDR_Reset/cnt_start[1]~FFeftlogic"4
U0_DDR_Reset/cnt_start[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39537eft(0)/lut4(0)/lut(1)"names
p
Axi_ALEN[1]~FFeftlogic"&
Axi_ALEN[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39383eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1537][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][41]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMin[8]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40978eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][44]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMin[2]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40972eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][49]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][53]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMin[3]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40973eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][61]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3328][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3328][0]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[9]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40970eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][51]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[53]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[53]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_p1[7]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_p1[7]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[5]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40966eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][50]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[18]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[18]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[3]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40964eft(0)/lut4(0)/lut(1)"names
ì
U0_DDR_Reset/cnt[5]~FFeft
arithmetic".
U0_DDR_Reset/cnt[5]~FFeft(0)/ff(1)"EFX_FF"8
U0_DDR_Reset/sub_10/add_2/i6eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_p1[21]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[21]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMin[6]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40958eft(0)/lut4(0)/lut(1)"names
t
&edb_top_inst/Axi/cap_fifo_din_p1[0]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_p1[0]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_cu[0]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[0]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMin[7]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40959eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[39]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[39]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[36]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[36]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMin[4]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40956eft(0)/lut4(0)/lut(1)"names
l
"edb_top_inst/Axi/la_trig_pos[0]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[0]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[73]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[73]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[57]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[57]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[59]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[59]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[9]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40952eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[68]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[68]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[64]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[64]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[6]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40949eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[67]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[67]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[16]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[16]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[72]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[72]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[15]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[15]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[78]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[78]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[17]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[17]~FFeft(0)/ff(0)"EFX_FF
ñ
U0_DDR_Reset/cnt[12]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[12]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i13eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_p1[85]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[85]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMax[8]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40942eft(0)/lut4(0)/lut(1)"names
b
U1_DdrTest/CalcEndAddr[13]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[13]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[98]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[98]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[100]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[100]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMax[3]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40937eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[126]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[126]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[123]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[123]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodReg[9]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40934eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[87]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[87]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[157]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[157]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[128]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[128]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[154]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[154]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[35]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[35]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[36]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[36]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[38]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[38]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[39]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[39]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodReg[2]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40927eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[222]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[222]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[43]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[43]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[46]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[46]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[194]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[194]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[217]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[217]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[49]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[49]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[220]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[220]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodCnt[4]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40920eft(0)/lut4(0)/lut(1)"names
p
$edb_top_inst/Axi/la_trig_mask[57]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[57]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodCnt[2]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40918eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[228]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[228]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[251]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[251]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[7]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40914eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[252]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[252]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[259]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[259]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[258]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[258]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_num_trigger[12]~FFeftlogic">
&edb_top_inst/Axi/la_num_trigger[12]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[22]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[22]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[21]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[21]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[289]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[289]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[312]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[312]~FFeft(0)/ff(0)"EFX_FF
r
%edb_top_inst/Axi/la_num_trigger[5]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[5]~FFeft(0)/ff(0)"EFX_FF
r
%edb_top_inst/Axi/la_num_trigger[6]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[6]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[28]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40906eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[347]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[347]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[26]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40904eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[323]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[323]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[326]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[326]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[22]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40900eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[346]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[346]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[352]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[352]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[351]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[351]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[13]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40891eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/RdPeriodStaCnt[19]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40897eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[356]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[356]~FFeft(0)/ff(0)"EFX_FF
†
&edb_top_inst/Axi/address_counter[1]~FFeftlogic">
&edb_top_inst/Axi/address_counter[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41227eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/RdPeriodStaCnt[15]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40893eft(0)/lut4(0)/lut(1)"names
ñ
U0_DDR_Reset/cnt[18]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[18]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i19eft(0)/adder(1)"EFX_ADD
†
&edb_top_inst/Axi/address_counter[6]~FFeftlogic">
&edb_top_inst/Axi/address_counter[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41232eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[372]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[372]~FFeft(0)/ff(0)"EFX_FF
†
&edb_top_inst/Axi/address_counter[9]~FFeftlogic">
&edb_top_inst/Axi/address_counter[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41235eft(0)/lut4(0)/lut(1)"names
†
&edb_top_inst/Axi/address_counter[8]~FFeftlogic">
&edb_top_inst/Axi/address_counter[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41234eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/RdPeriodStaCnt[11]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40889eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[379]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[379]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[387]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[387]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/RdPeriodStaCnt[9]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40887eft(0)/lut4(0)/lut(1)"names
†
&edb_top_inst/Axi/address_counter[3]~FFeftlogic">
&edb_top_inst/Axi/address_counter[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41229eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[391]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[391]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[467]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[467]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[395]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[395]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[402]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[402]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[401]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[401]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstCnt[0]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39577eft(0)/lut4(0)/lut(1)"names
¢
'edb_top_inst/Axi/address_counter[23]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41258eft(0)/lut4(0)/lut(1)"names
¢
'edb_top_inst/Axi/address_counter[24]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41260eft(0)/lut4(0)/lut(1)"names
≠
#U2_DdrTestStatis/RdPeriodCnt[19]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[19]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i20eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[424]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[424]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/RdPeriodCnt[17]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[17]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i18eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[417]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[417]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[421]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[421]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/RdPeriodCnt[13]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[13]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i14eft(0)/adder(1)"EFX_ADD
î
 edb_top_inst/Axi/bit_count[4]~FFeftlogic"8
 edb_top_inst/Axi/bit_count[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41278eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[429]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[429]~FFeft(0)/ff(0)"EFX_FF
ñ
!edb_top_inst/Axi/word_count[2]~FFeftlogic"9
!edb_top_inst/Axi/word_count[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41281eft(0)/lut4(0)/lut(1)"names
™
"U2_DdrTestStatis/RdPeriodCnt[4]~FFeft
arithmetic":
"U2_DdrTestStatis/RdPeriodCnt[4]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_193/i5eft(0)/adder(1)"EFX_ADD
≠
#U2_DdrTestStatis/RdPeriodCnt[10]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[10]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i11eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[433]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[433]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[440]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[440]~FFeft(0)/ff(0)"EFX_FF
™
"U2_DdrTestStatis/RdPeriodCnt[6]~FFeft
arithmetic":
"U2_DdrTestStatis/RdPeriodCnt[6]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_193/i7eft(0)/adder(1)"EFX_ADD
ñ
!edb_top_inst/Axi/word_count[4]~FFeftlogic"9
!edb_top_inst/Axi/word_count[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41283eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[448]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[448]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[447]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[447]~FFeft(0)/ff(0)"EFX_FF
¶
)edb_top_inst/Axi/data_out_shift_reg[1]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41348eft(0)/lut4(0)/lut(1)"names
ò
"edb_top_inst/Axi/word_count[14]~FFeftlogic":
"edb_top_inst/Axi/word_count[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41293eft(0)/lut4(0)/lut(1)"names
™
"U2_DdrTestStatis/RdPeriodCnt[2]~FFeft
arithmetic":
"U2_DdrTestStatis/RdPeriodCnt[2]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_193/i3eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[457]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[457]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[465]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[465]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[9]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40878eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[456]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[456]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[469]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[469]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[1]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40861eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[5]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40874eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[455]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[455]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[480]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[480]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[1]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40870eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[478]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[478]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[487]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[487]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[16]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54061eft(0)/lut4(0)/lut(1)"names
ò
"edb_top_inst/Axi/word_count[15]~FFeftlogic":
"edb_top_inst/Axi/word_count[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41294eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[19]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42033eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[6]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40866eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[494]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[494]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[504]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[504]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[4]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40864eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[23]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42167eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[507]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[507]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[528]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[528]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[512]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[512]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMax[8]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40859eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[28]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42332eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[523]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[523]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMax[6]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40857eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[34]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[34]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42530eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[526]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[526]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodReg[9]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40851eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[531]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[531]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/AxiWrData[0]~FFeftlogic"2
U1_DdrTest/AxiWrData[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39402eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodMax[1]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40852eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiWrStartA[0]~FFeftlogic"4
U1_DdrTest/AxiWrStartA[0]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[42]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[42]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54232eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodReg[7]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40849eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[454]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[454]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp6[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp6[0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[550]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[550]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[557]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[557]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[51]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[51]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54266eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[53]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[53]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43188eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[562]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[562]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[564]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[564]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodCnt[8]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40841eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[62]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[62]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43504eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodCnt[6]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40839eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[572]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[572]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[575]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[575]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodCnt[2]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40835eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[577]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[577]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[583]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[583]~FFeft(0)/ff(0)"EFX_FF
ö
#edb_top_inst/Axi/module_state[1]~FFeftlogic";
#edb_top_inst/Axi/module_state[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43533eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[2]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40826eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[8]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40832eft(0)/lut4(0)/lut(1)"names
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[0]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43541eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[595]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[595]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[4]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40828eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[588]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[588]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[603]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[603]~FFeft(0)/ff(0)"EFX_FF
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[7]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43553eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[610]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[610]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[607]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[607]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/WrPeriodStaCnt[29]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40824eft(0)/lut4(0)/lut(1)"names
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[11]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43557eft(0)/lut4(0)/lut(1)"names
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[15]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43561eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[27]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40822eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[609]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[609]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[622]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[622]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/WrPeriodStaCnt[10]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40805eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[23]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40818eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[10]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43875eft(0)/lut4(0)/lut(1)"names
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[24]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43570eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[19]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40814eft(0)/lut4(0)/lut(1)"names
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[23]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43569eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[645]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[645]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[644]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[644]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[634]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[634]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[30]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43576eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[15]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40810eft(0)/lut4(0)/lut(1)"names
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[31]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43577eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[661]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[661]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/WrPeriodStaCnt[13]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40808eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[657]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[657]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[6]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[6]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[17]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[17]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[669]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[669]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/WrPeriodStaCnt[8]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40803eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[8]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[680]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[680]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/WrPeriodStaCnt[6]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40801eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[14]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[14]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[16]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[16]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/WrPeriodCnt[19]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[19]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i20eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[688]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[688]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[691]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[691]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/WrPeriodStaCnt[1]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40796eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp4[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp4[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43950eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[22]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[22]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/WrPeriodCnt[17]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[17]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i18eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[678]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[678]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[14]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40767eft(0)/lut4(0)/lut(1)"names
≠
#U2_DdrTestStatis/WrPeriodCnt[14]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[14]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i15eft(0)/adder(1)"EFX_ADD
ê
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp5[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp5[0]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[10]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43986eft(0)/lut4(0)/lut(1)"names
≠
#U2_DdrTestStatis/WrPeriodCnt[10]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[10]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i11eft(0)/adder(1)"EFX_ADD
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[8]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43984eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[17]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43993eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[34]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[34]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[20]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43996eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[24]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44000eft(0)/lut4(0)/lut(1)"names
™
"U2_DdrTestStatis/WrPeriodCnt[6]~FFeft
arithmetic":
"U2_DdrTestStatis/WrPeriodCnt[6]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_138/i7eft(0)/adder(1)"EFX_ADD
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[26]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44002eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[43]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[43]~FFeft(0)/ff(0)"EFX_FF
™
"U2_DdrTestStatis/WrPeriodCnt[4]~FFeft
arithmetic":
"U2_DdrTestStatis/WrPeriodCnt[4]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_138/i5eft(0)/adder(1)"EFX_ADD
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[31]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44007eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[7]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44014eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[55]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[55]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[12]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44019eft(0)/lut4(0)/lut(1)"names
ö
#U2_DdrTestStatis/OpCycSecCnt[26]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40779eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[11]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44018eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[23]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44030eft(0)/lut4(0)/lut(1)"names
ö
#U2_DdrTestStatis/OpCycSecCnt[24]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40777eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[22]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44029eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[54]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[54]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[18]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40771eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[31]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44038eft(0)/lut4(0)/lut(1)"names
t
&edb_top_inst/Axi/cap_fifo_din_cu[2]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[2]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[19]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40772eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[10]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[10]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[61]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[61]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[16]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40769eft(0)/lut4(0)/lut(1)"names
f
U1_DdrTest/CalcStartAddr[24]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[24]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[55]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[55]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[66]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[66]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[12]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40765eft(0)/lut4(0)/lut(1)"names
»
:edb_top_inst/Axi/trigger_tu/edb_top_inst/Axi/tu_trigger~FFeftlogic"R
:edb_top_inst/Axi/trigger_tu/edb_top_inst/Axi/tu_trigger~FFeft(0)/ff(0)"EFX_FF"*

LUT__44065eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[29]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[29]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[10]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40763eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[28]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[28]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[32]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[32]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpCycSecCnt[4]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40757eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[76]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[76]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[77]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[77]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpCycSecCnt[5]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40758eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[50]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[50]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[81]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[81]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpCycSecCnt[2]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40755eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[46]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[46]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[74]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[74]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[58]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[58]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[60]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[60]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[23]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40735eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[92]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[92]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[65]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[65]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[20]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40732eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[68]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[68]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[98]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[98]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[73]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[73]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[80]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[80]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[97]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[97]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[99]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[99]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[85]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[85]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[87]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[87]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[13]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40725eft(0)/lut4(0)/lut(1)"names
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[210].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[210].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[123]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[123]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[120]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[120]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[126]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[126]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[128]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[128]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[125]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[125]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[127]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[127]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/OpEfficCnt[5]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40717eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[154]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[154]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/OpEfficCnt[3]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40715eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[152]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[152]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[16]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[16]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[46]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[46]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40711eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[157]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[157]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[17]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[17]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[163]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[163]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[37]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[37]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40702eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[43]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[43]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40708eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[188]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[188]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[195]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[195]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[39]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[39]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40704eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[159]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[159]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[221]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[221]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[220]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[220]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[189]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[189]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[225]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[225]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[35]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[35]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40700eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[228]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[228]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[255]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[255]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[33]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[33]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40698eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[227]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[227]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[259]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[259]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[15]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40681eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[29]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40694eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[186]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[186]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[219]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[219]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[25]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40690eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[218]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[218]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[316]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[316]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[315]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[315]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[23]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[23]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[321]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[321]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[20]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40686eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[226]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[226]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[346]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[346]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[18]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40684eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[248]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[248]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[349]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[349]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[77]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[354]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[354]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[13]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40679eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[253]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[253]~FFeft(0)/ff(0)"EFX_FF
}
PowerOnResetCnt[4]~FFeft
arithmetic"-
PowerOnResetCnt[4]~FFeft(0)/ff(1)"EFX_FF"$
add_5/i5eft(0)/adder(1)"EFX_ADD
}
PowerOnResetCnt[7]~FFeft
arithmetic"-
PowerOnResetCnt[7]~FFeft(0)/ff(1)"EFX_FF"$
add_5/i8eft(0)/adder(1)"EFX_ADD
}
PowerOnResetCnt[2]~FFeft
arithmetic"-
PowerOnResetCnt[2]~FFeft(0)/ff(1)"EFX_FF"$
add_5/i3eft(0)/adder(1)"EFX_ADD
}
PowerOnResetCnt[1]~FFeft
arithmetic"-
PowerOnResetCnt[1]~FFeft(0)/ff(1)"EFX_FF"$
add_5/i2eft(0)/adder(1)"EFX_ADD
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[64]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[74]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[69]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[68]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[58]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[61]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[364]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[364]~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[4]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[4]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[44]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[260]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[260]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[38]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[28]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[31]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[26]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[25]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[280]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[280]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[17]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[12]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[11]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[1]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[4]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/debug_hub_inst/module_id_reg[2]~FFeftlogic"G
/edb_top_inst/debug_hub_inst/module_id_reg[2]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/debug_hub_inst/module_id_reg[1]~FFeftlogic"G
/edb_top_inst/debug_hub_inst/module_id_reg[1]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[1]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[1]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[25]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[25]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[20]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[20]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[19]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[19]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[9]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[9]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[12]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[12]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[7]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[7]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[6]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[6]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[20]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[20]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[30]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[30]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[25]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[25]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[24]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[24]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[14]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[14]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[17]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[17]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[12]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[12]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[374]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[374]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[230].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[230].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[1]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[1]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[28]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[28]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[373]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[373]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[17]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[17]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[20]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[20]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[15]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[15]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[14]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[14]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[4]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[4]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[6]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[6]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[1]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[1]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[0]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[0]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestMode[0]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestMode[0]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[1]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[1]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgDataMode[0]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgDataMode[0]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/DdrTest/vio_core_inst/TestStart~FFeftlogic"G
/edb_top_inst/DdrTest/vio_core_inst/TestStart~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[221].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[221].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[229].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[229].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[227].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][3]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[227].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][3]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[227].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[227].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[223].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[223].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[224].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[224].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[223].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[223].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[222].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[222].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[216].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[216].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[220].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[220].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[218].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][10]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[218].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][10]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[218].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[218].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[214].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[214].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[215].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[215].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[214].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[214].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[213].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[213].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[136].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][8]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[136].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][8]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[209].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[209].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[31]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[31]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[207].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[207].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[204].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][12]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[204].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][12]~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[205].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][13]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[205].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][13]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[203].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[203].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[203].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][11]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[203].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[385]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[385]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[200].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[200].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[199].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[199].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[198].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[198].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[195].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][3]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[195].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][3]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[196].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][4]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[196].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][4]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[194].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[194].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[194].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][2]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[194].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][2]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[183].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][7]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[183].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][7]~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[191].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][15]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[191].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][15]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[189].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[189].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[189].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][13]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[189].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][13]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[186].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[186].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[187].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[187].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[185].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][9]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[185].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][9]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[185].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[185].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[179].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[179].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[182].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][6]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[182].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][6]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[180].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[180].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[180].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][4]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[180].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][4]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[177].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[177].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[178].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[178].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[176].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][0]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[176].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[390]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[390]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[155].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][11]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[155].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][11]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[172].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[172].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[171].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[171].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[382]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[382]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[167].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][7]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[167].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][7]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[168].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][8]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[168].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][8]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[166].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[166].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[166].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][6]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[166].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][6]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[160].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][0]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[160].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][0]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[163].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[163].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[162].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[162].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[161].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[161].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[158].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][14]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[158].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][14]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[159].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][15]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[159].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][15]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[157].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[157].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[157].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][13]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[157].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][13]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[146].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][2]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[146].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][2]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[154].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][10]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[154].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][10]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[152].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[152].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[152].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][8]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[152].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][8]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[149].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[149].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[150].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[150].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[148].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][4]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[148].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][4]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[148].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[148].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[142].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[142].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[145].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][1]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[145].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][1]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[143].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[143].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[143].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][15]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[143].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][15]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[140].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[140].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[141].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[141].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[139].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][11]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[139].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][11]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[139].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[139].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][3]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][3]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[135].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][7]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[135].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][7]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[133].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[133].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[399]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[399]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[130].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[130].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[131].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[131].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[129].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][1]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[129].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][1]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[129].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[129].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[123].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[123].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[126].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][14]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[126].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][14]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[124].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[124].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[124].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][12]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[124].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][12]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[121].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[121].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[122].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[122].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[120].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][8]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[120].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][8]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[120].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[120].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[117].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[117].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[115].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][3]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[115].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][3]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[115].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[115].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][10]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][10]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[106].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][2]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][2]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][0]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[96].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][0]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][12]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][12]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][9]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][9]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][7]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][7]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][3]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][3]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[414]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[414]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][14]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][14]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[413]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[413]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcBurstLen[4]~FFeftlogic"5
U1_DdrTest/CalcBurstLen[4]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[560]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[560]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[562]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[562]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[564]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[564]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[385][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[568]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[568]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[570]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[570]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[572]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[572]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[423]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[423]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[576]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[576]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[578]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[578]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[580]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[580]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp3~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43586eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[584]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[584]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[586]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[586]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[588]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[588]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[592]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[592]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[594]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[594]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[596]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[596]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[25]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39793eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[600]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[600]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[602]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[602]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[604]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[604]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[382]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[382]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[608]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[608]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[610]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[610]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[612]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[612]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[375]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[375]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[616]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[616]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[618]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[618]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[620]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[620]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][30]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[624]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[624]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[626]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[626]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[628]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[628]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[354]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[354]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[632]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[632]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[634]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[634]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[636]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[636]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[326]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[326]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[640]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[640]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[642]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[642]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[644]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[644]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[319]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[319]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[648]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[648]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[650]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[650]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[652]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[652]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[281]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[281]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[656]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[656]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[658]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[658]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[660]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[660]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[280]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[280]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[664]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[664]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[666]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[666]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[668]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[668]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][7]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[672]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[672]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[674]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[674]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[676]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[676]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[12]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39767eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[680]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[680]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[682]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[682]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[684]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[684]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[97]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[97]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[688]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[688]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[690]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[690]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[692]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[692]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[162]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[162]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[696]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[696]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_tu[2]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[2]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_tu[4]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[4]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[132]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[132]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_tu[8]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[8]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[10]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[10]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[12]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[12]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[125]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[125]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[16]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[16]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[18]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[18]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[20]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[20]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[87]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[87]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[24]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[24]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[26]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[26]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[28]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[28]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[86]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[86]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[32]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[32]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[34]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[34]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[36]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][28]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[40]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[40]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[42]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[42]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[44]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[44]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[66]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[66]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[48]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[48]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[50]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[50]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[52]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[52]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[35]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[35]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[56]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[56]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[58]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[58]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[60]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][14]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[64]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[64]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[66]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[66]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[68]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[68]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[257][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][7]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[72]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[72]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[74]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[74]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[76]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[76]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[24]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[24]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[80]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[80]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[82]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[82]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[84]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[84]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp4~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43579eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_tu[88]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[88]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[90]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[90]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[92]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[92]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[3]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[3]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[96]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[96]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[98]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[98]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[100]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[100]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[23]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39742eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[122]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[122]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[124]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[124]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[126]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[126]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[130]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[130]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[132]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[132]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[134]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[134]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/row_addr[6]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[6]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[155]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[155]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[157]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[157]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[159]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[159]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[0]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[163]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[163]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[184]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[184]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[186]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[186]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][38]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[190]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[190]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[192]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[192]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[194]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[194]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[49]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[49]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44389eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[198]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[198]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[218]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[218]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[220]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[220]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[29]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44309eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[224]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[224]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[226]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[226]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[228]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[228]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[251]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[251]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[253]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[253]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[255]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[255]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[14]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44249eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[259]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[259]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[280]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[280]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[282]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[282]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][14]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[286]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[286]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[288]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[288]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[290]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[290]~FFeft(0)/ff(0)"EFX_FF
Ç
-edb_top_inst/Axi/la_biu_inst/rdy_sync_tff1~FFeftlogic"E
-edb_top_inst/Axi/la_biu_inst/rdy_sync_tff1~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[313]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[313]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[315]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[315]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[317]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[317]~FFeft(0)/ff(0)"EFX_FF
Æ
-edb_top_inst/Axi/la_biu_inst/curr_state[3]~FFeftlogic"E
-edb_top_inst/Axi/la_biu_inst/curr_state[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44191eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[321]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[321]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[323]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[323]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[325]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[325]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/la_biu_inst/str_sync~FFeftlogic"@
(edb_top_inst/Axi/la_biu_inst/str_sync~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[343]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[343]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[345]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[345]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[347]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[347]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[351]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[351]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[353]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[353]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[355]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[355]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[678]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[678]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[359]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[359]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[361]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[361]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[363]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[363]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[677]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[677]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[367]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[367]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[369]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[369]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[371]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[371]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[663]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[663]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[375]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[375]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[377]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[377]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[379]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[379]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[656]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[656]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[383]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[383]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[385]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[385]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[387]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[387]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[604]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[604]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[391]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[391]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[393]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[393]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[395]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[395]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[634]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[634]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[399]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[399]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[401]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[401]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[403]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[403]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[621]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[621]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[407]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[407]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[409]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[409]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[411]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[411]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[614]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[614]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[415]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[415]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[417]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[417]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[419]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[419]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[594]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[594]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[423]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[423]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[425]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[425]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[427]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[427]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[593]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[593]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[431]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[431]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[433]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[433]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[435]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[435]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[695]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[695]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[439]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[439]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[441]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[441]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[443]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[443]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[573]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[573]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[447]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[447]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[449]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[449]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[451]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[451]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[542]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[542]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[455]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[455]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[457]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[457]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[459]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[459]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[551]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[551]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[463]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[463]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[465]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[465]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[467]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[467]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[674]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[674]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[471]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[471]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[473]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[473]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[475]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[475]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[531]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[531]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[479]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[479]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[481]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[481]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[483]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[483]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[511]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[511]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[487]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[487]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[489]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[489]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[491]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[491]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[510]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[510]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[495]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[495]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[497]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[497]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[499]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[499]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[20]~FFeftlogic"1
U1_DdrTest/EndAddr[20]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[655]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[655]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[502]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[502]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[509]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[509]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[651]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[651]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[656]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[656]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[516]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[516]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[663]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[663]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[536]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[536]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[647]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[647]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[523]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[523]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[670]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[670]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[643]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[643]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[522]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[522]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[537]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[537]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[536]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[536]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[543]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[543]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[676]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[676]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[639]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[639]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[677]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[677]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[681]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[681]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[637]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[637]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[26]~FFeftlogic"1
U1_DdrTest/EndAddr[26]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[555]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[555]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[693]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[693]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[559]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[559]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[632]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[632]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[19]~FFeftlogic"1
U1_DdrTest/EndAddr[19]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[571]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[571]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[630]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[630]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[570]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[570]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[14]~FFeftlogic"1
U1_DdrTest/EndAddr[14]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[624]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[624]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[579]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[579]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[581]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[581]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[625]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[625]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[586]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[586]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[622]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[622]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[585]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[585]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[630]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[630]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[596]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[596]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[618]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[618]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[595]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[595]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[607]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[607]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[616]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[616]~FFeft(0)/ff(0)"EFX_FF
ô
U1_DdrTest/TestBurstLen[7]~FFeft
arithmetic"5
U1_DdrTest/TestBurstLen[7]~FFeft(0)/ff(1)"EFX_FF"0
U1_DdrTest/add_24/i3eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[610]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[610]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[610]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[610]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[10]~FFeftlogic"1
U1_DdrTest/EndAddr[10]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[617]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[617]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[611]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[611]~FFeft(0)/ff(0)"EFX_FF
X
U1_DdrTest/EndAddr[9]~FFeftlogic"0
U1_DdrTest/EndAddr[9]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[622]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[622]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[608]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[608]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[605]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[605]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[650]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[650]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[633]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[633]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[635]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[635]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[604]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[604]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[643]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[643]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][27]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[601]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[601]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][28]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[657]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[657]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[649]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[649]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[655]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[655]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstCnt[1]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39720eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[659]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[659]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[660]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[660]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[662]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[662]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[594]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[594]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[8]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44225eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[670]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[670]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[590]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[590]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[669]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[669]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][47]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[588]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[588]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[679]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[679]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[683]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[683]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[582]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[582]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[27]~FFeftlogic"3
U1_DdrTest/StartAddr[27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[691]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[691]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[583]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[583]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[26]~FFeftlogic"3
U1_DdrTest/StartAddr[26]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][55]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[580]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[580]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[689]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[689]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[130][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][5]~FFeft(0)/ff(0)"EFX_FF
Ñ
.edb_top_inst/Axi/la_biu_inst/str_sync_wbff2~FFeftlogic"F
.edb_top_inst/Axi/la_biu_inst/str_sync_wbff2~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/la_biu_inst/rdy_sync~FFeftlogic"@
(edb_top_inst/Axi/la_biu_inst/rdy_sync~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[576]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[576]~FFeft(0)/ff(0)"EFX_FF
Æ
-edb_top_inst/Axi/la_biu_inst/curr_state[2]~FFeftlogic"E
-edb_top_inst/Axi/la_biu_inst/curr_state[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54344eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[130][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][1]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[573]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[573]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[130][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/row_addr[5]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/col_addr[1]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/col_addr[1]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[10]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39729eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/la_biu_inst/row_addr[3]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/row_addr[9]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[9]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][11]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[3]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44205eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[566]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[566]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[45]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[45]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44373eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[11]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44237eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[13]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44245eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[562]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[562]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][21]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[18]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44265eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[559]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[559]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[20]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44273eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][26]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[31]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44317eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[35]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[35]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44333eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[36]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[36]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44337eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[38]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[38]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44345eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[552]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[552]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][30]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[41]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[41]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44357eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/StartAddr[18]~FFeftlogic"3
U1_DdrTest/StartAddr[18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][35]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[17]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39736eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[55]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[55]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44413eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[57]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[57]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44421eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[545]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[545]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[16]~FFeftlogic"3
U1_DdrTest/StartAddr[16]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[543]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[543]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[61]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[61]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44454eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][44]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[539]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[539]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[60]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[60]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44446eft(0)/lut4(0)/lut(1)"names
 
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[3]~FFeft
arithmetic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[3]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_7/i4eft(0)/adder(1)"EFX_ADD
å
U1_DdrTest/WrBurstCnt[20]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39739eft(0)/lut4(0)/lut(1)"names
ê
U1_DdrTest/NextWrAddrCnt[8]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39762eft(0)/lut4(0)/lut(1)"names
ñ
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[4]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_8/i5eft(0)/adder(1)"EFX_ADD
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[534]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[534]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][52]~FFeft(0)/ff(0)"EFX_FF
ó
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[5]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_10/i6eft(0)/adder(1)"EFX_ADD
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[532]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[532]~FFeft(0)/ff(0)"EFX_FF
ó
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[4]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_10/i5eft(0)/adder(1)"EFX_ADD
ó
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[8]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_10/i9eft(0)/adder(1)"EFX_ADD
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[526]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[526]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[13]~FFeftlogic"3
U1_DdrTest/StartAddr[13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][63]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[527]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[527]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[12]~FFeftlogic"3
U1_DdrTest/StartAddr[12]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[1]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[1]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[524]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[524]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][62]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[28]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[28]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[12]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[12]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[26]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39745eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[520]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[520]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[257][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][3]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[20]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[20]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[517]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[517]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[27]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39746eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[257][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][9]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[257][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][5]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[257][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][8]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[32]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[32]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[37]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[37]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[38]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[38]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[40]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[40]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[510]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[510]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][33]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[48]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[48]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[50]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[50]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[506]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[506]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[60]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][19]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[503]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[503]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][21]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[71]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[71]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[63]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[63]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextWrAddrCnt[2]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39754eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[69]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[69]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[73]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[73]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][30]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[496]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[496]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[56]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[56]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[78]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[78]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[28]~FFeftlogic"1
U1_DdrTest/TestLen[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39716eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[257][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][35]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[88]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[88]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][38]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[94]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[94]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[489]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[489]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[26]~FFeftlogic"1
U1_DdrTest/TestLen[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39714eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[487]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[487]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[99]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[99]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[124]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[124]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[483]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[483]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][41]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[131]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[131]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][48]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[18]~FFeftlogic"1
U1_DdrTest/TestLen[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39706eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[156]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[156]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[158]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[158]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[478]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[478]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[185]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[185]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[163]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[163]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[475]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[475]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[184]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[184]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[217]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[217]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][59]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[197]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[197]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][63]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[219]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[219]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][3]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[222]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[222]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[468]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[468]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[252]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[252]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[223]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[223]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[21]~FFeftlogic"1
U1_DdrTest/TestLen[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39709eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[251]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[251]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[253]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[253]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[257]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[257]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[259]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[259]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[461]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[461]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[19]~FFeftlogic"1
U1_DdrTest/TestLen[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39707eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[459]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[459]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[282]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[282]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][18]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[455]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[455]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[194]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[194]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[316]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[316]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[315]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[315]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[368]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[368]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/AxiRdData[137]~FFeftlogic"4
U1_DdrTest/AxiRdData[137]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[18]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39779eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[325]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[325]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[292]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[292]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[17]~FFeftlogic"1
U1_DdrTest/TestLen[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39705eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[347]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[347]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[447]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[447]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[360]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[360]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[445]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[445]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[345]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[345]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[357]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[357]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[441]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[441]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[20]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39783eft(0)/lut4(0)/lut(1)"names
Ü
U1_DdrTest/TestLen[15]~FFeftlogic"1
U1_DdrTest/TestLen[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39703eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[364]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[364]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[432]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[432]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[438]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[438]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][44]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[14]~FFeftlogic"1
U1_DdrTest/TestLen[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39702eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[434]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[434]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[378]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[378]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[384]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[384]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[383]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[383]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[393]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[393]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][52]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[430]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[430]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[24]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39791eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[258][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][57]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[428]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[428]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[398]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[398]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[402]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[402]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[440]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[440]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[423]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[423]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][62]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[415]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[415]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[419]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[419]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[408]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[408]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp6~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43589eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[422]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[422]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[384][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[384][1]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[427]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[427]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[415]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[415]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[429]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[429]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[437]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[437]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[413]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[413]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[428]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[428]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[385][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][5]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[402]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[402]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[385][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][7]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[408]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[408]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[365]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[365]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestLen[6]~FFeftlogic"0
U1_DdrTest/TestLen[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39694eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[553]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[553]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[404]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[404]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[550]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[550]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[398]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[398]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[401]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[401]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[542]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[542]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[541]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[541]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[535]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[535]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[397]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[397]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[534]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[534]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[533]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[533]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[495]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[495]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[527]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[527]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[524]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[524]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[523]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[523]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[517]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[517]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[519]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[519]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[516]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[516]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[515]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[515]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[504]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[504]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[384]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[384]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[507]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[507]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[382]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[382]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[379]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[379]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[380]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[380]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[499]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[499]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[378]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[378]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[368]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[368]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[493]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[493]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[490]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[490]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[489]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[489]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[483]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[483]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[485]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[485]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[482]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[482]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[481]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[481]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[472]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[472]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[367]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[367]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[473]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[473]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[385][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][9]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][13]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[465]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[465]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][16]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][21]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[474]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[474]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][24]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][25]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][26]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][28]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][29]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[467]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[467]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][31]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][32]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][33]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][34]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][35]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][37]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[506]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[506]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][40]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][41]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][42]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][45]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/BurstLen[2]~FFeftlogic"1
U1_DdrTest/BurstLen[2]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][49]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][50]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][53]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[538]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[538]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][55]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][56]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][57]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][58]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][61]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[463]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[463]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[385][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[385][63]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[386][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][1]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[386][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][2]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[386][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][3]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[386][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][4]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[386][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][5]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[386][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][6]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[570]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[570]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[386][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][8]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[386][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[386][9]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][14]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[354]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[354]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][16]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][22]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[602]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[602]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][24]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][25]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][26]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][28]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][30]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[457]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[457]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][32]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][33]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][34]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][35]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][37]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][38]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[634]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[634]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][40]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][41]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][42]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][46]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[454]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[454]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][49]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][50]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][53]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][54]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[666]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[666]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][56]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][57]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][58]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][61]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[386][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[386][62]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[453]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[453]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp1~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp2~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp3~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43594eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp4~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43595eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp5~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43596eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp6~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[2].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43597eft(0)/lut4(0)/lut(1)"names
‚
Gedb_top_inst/Axi/GEN_PROBE[2].trigger_cu/edb_top_inst/Axi/tu_data[2]~FFeftlogic"_
Gedb_top_inst/Axi/GEN_PROBE[2].trigger_cu/edb_top_inst/Axi/tu_data[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43601eft(0)/lut4(0)/lut(1)"names
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44481eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[640][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[640][1]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[640][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[640][2]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[641][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][1]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[641][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][2]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[641][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][3]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[641][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][4]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[641][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][5]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[352]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[352]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[641][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][7]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[641][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][8]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[641][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][9]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][13]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/internal_register_select[3]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][16]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][21]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[448]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[448]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][24]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][25]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][26]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][28]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][29]~FFeft(0)/ff(0)"EFX_FF
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[0]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44649eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[641][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][31]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][32]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][33]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][34]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][35]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][37]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[351]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[351]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][40]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][41]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][42]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][45]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[81]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[81]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][49]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][50]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][53]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[444]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[444]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][55]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][56]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][57]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][58]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][61]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[49]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[49]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[641][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[641][63]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[642][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][1]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[642][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][2]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[642][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][3]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[642][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][4]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[642][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][5]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[642][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][6]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[421]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[421]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[642][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][8]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[642][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][9]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][14]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[17]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][16]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][22]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[438]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[438]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][24]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][25]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][26]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][28]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][30]~FFeft(0)/ff(0)"EFX_FF
å
2edb_top_inst/DdrTest/vio_core_inst/commit_sync1~FFeftlogic"J
2edb_top_inst/DdrTest/vio_core_inst/commit_sync1~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][32]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][33]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][34]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][35]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][37]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][38]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[434]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[434]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][40]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][41]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][42]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][46]~FFeft(0)/ff(0)"EFX_FF
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[7]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44846eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[642][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][49]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][50]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][53]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][54]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[433]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[433]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][56]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][57]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][58]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][61]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[642][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[642][62]~FFeft(0)/ff(0)"EFX_FF
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[6]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44882eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[0]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43602eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp3[0]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp3[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43609eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp4[0]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp4[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43616eft(0)/lut4(0)/lut(1)"names
é
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp5[0]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp5[0]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp6[0]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp6[0]~FFeft(0)/ff(0)"EFX_FF
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[0]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43617eft(0)/lut4(0)/lut(1)"names
‚
Gedb_top_inst/Axi/GEN_PROBE[4].trigger_cu/edb_top_inst/Axi/tu_data[3]~FFeftlogic"_
Gedb_top_inst/Axi/GEN_PROBE[4].trigger_cu/edb_top_inst/Axi/tu_data[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43626eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[342]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[342]~FFeft(0)/ff(0)"EFX_FF
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[2]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43628eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[3]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43629eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[4]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43630eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[5]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43631eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[6]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43632eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[7]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp2[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43633eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[1]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43634eft(0)/lut4(0)/lut(1)"names
å
2edb_top_inst/DdrTest/vio_core_inst/DdrResetCtrl~FFeftlogic"J
2edb_top_inst/DdrTest/vio_core_inst/DdrResetCtrl~FFeft(0)/ff(0)"EFX_FF
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[3]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43636eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[4]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43637eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[5]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43638eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[6]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43639eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[7]~FFeftlogic"K
3edb_top_inst/Axi/GEN_PROBE[4].trigger_cu/exp1[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43640eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[768][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[768][1]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[768][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[768][2]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[343]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[343]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[769][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][2]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[769][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][3]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[769][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][4]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[769][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][5]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[769][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][6]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[769][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][7]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[769][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][8]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][16]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[341]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[341]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][22]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][24]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][26]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][28]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][30]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][31]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][32]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[424]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[424]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][34]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][35]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][37]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][38]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][40]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][5]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][42]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][46]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[412]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[412]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][50]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][53]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][54]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][55]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][56]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][58]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][61]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][62]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[769][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[769][63]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[770][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][1]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[324]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[324]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[770][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][3]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[770][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][4]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[770][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][5]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[770][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][6]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[770][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][7]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[770][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][8]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[770][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][9]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][16]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][17]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[415]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[415]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][22]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][24]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][25]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][5]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][28]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][30]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][31]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][32]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][33]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[322]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[322]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][35]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][37]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][38]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][40]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][41]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][46]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][49]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcBurstLen[3]~FFeftlogic"5
U1_DdrTest/CalcBurstLen[3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][53]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][54]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][55]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][56]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][57]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][61]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][62]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[770][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[770][63]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp1~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp2~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[409]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[409]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp4~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43642eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp5~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43643eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp6~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43644eft(0)/lut4(0)/lut(1)"names
‚
Gedb_top_inst/Axi/GEN_PROBE[5].trigger_cu/edb_top_inst/Axi/tu_data[4]~FFeftlogic"_
Gedb_top_inst/Axi/GEN_PROBE[5].trigger_cu/edb_top_inst/Axi/tu_data[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43648eft(0)/lut4(0)/lut(1)"names
î
6edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/data_in_p1~FFeftlogic"N
6edb_top_inst/Axi/GEN_PROBE[5].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[896][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[896][1]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[896][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[896][2]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][5]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][5]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[897][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][2]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[897][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][3]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[897][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][4]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[897][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][5]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[897][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][6]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[897][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][7]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[897][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[897][8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[406]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[406]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][16]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][22]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[405]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[405]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][26]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][28]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][30]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][31]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][32]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[122].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[122].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][34]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][35]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][37]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][38]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][40]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[630]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[630]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][42]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][46]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][48]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[133].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][5]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[133].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][50]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][53]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][54]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][55]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[398]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[398]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][58]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][61]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][62]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[897][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[897][63]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[898][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][1]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[144].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[144].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[898][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][3]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[898][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][4]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[898][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][5]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[898][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][6]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[898][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][7]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[898][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][8]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[898][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][9]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[394]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[394]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][16]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][17]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[154].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[154].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][22]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][23]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][24]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][25]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[393]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[393]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][28]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][30]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][31]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][32]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][33]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[165].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][5]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[165].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][35]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][37]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][38]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][40]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][41]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[289]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[289]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][46]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][49]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[176].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[176].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][53]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][54]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][55]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][56]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][56]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][57]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[290]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[290]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][60]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][61]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][62]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[898][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[898][63]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp1~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp2~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[186].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[186].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp4~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43650eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp5~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43651eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp6~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43652eft(0)/lut4(0)/lut(1)"names
‚
Gedb_top_inst/Axi/GEN_PROBE[6].trigger_cu/edb_top_inst/Axi/tu_data[5]~FFeftlogic"_
Gedb_top_inst/Axi/GEN_PROBE[6].trigger_cu/edb_top_inst/Axi/tu_data[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43656eft(0)/lut4(0)/lut(1)"names
î
6edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/data_in_p1~FFeftlogic"N
6edb_top_inst/Axi/GEN_PROBE[6].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1024][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1024][1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1024][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1024][2]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[288]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[288]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1025][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][2]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1025][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1025][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1025][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1025][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1025][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1025][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][8]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[197].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][5]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[197].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][16]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[384]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[384]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][24]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[208].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[208].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][32]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[372]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[372]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][40]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[218].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[218].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][42]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][48]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[285]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[285]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][50]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][56]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[229].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][5]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[229].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][58]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][62]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1025][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1025][63]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1026][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[375]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[375]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1026][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1026][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1026][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1026][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1026][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1026][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][8]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1026][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][9]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[11]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][17]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[283]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[283]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][25]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[11]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][33]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[29]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][41]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[11]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][48]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][49]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[369]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[369]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][56]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][57]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][62]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1026][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1026][63]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp1~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp2~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[366]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[366]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp4~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43658eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp5~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43659eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp6~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43660eft(0)/lut4(0)/lut(1)"names
‚
Gedb_top_inst/Axi/GEN_PROBE[7].trigger_cu/edb_top_inst/Axi/tu_data[6]~FFeftlogic"_
Gedb_top_inst/Axi/GEN_PROBE[7].trigger_cu/edb_top_inst/Axi/tu_data[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43664eft(0)/lut4(0)/lut(1)"names
î
6edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/data_in_p1~FFeftlogic"N
6edb_top_inst/Axi/GEN_PROBE[7].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1152][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1152][1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1152][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1152][2]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1153][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][2]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1153][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1153][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1153][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1153][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1153][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1153][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1153][8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[365]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[365]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][16]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[71]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][24]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[43]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[43]~FFeft(0)/ff(0)"EFX_FF
ÿ
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[175]~FFeftlogic"Z
BU1_DdrTest/U1_DdrWrDataGen/dffrs_1069/U1_DdrTest/RamWrDOut[175]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39937eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[360]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[360]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][28]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[356]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[356]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][30]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[355]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[355]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][32]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[347]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[347]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][34]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[350]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[350]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][36]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[345]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[345]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][38]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[249]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[249]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][40]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[223]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[223]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][42]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[227]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[227]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][44]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[225]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[225]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][46]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[320]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[320]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[312]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[312]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][50]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[314]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[314]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][52]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[291]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[291]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][54]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[290]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[290]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[226]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[226]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][58]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[198]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[198]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][60]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[260]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[260]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1153][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1153][62]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[22]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[22]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1154][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][1]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[21]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1154][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[254]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[254]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1154][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][5]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[250]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[250]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1154][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][7]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[249]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[249]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1154][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1154][9]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[198]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[198]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[224]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[224]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][13]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[185]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[185]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][15]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[219]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[219]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][17]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[193]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[193]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][19]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[163]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[163]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][21]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[191]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[191]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][23]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[18]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][25]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[88]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[88]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[164]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[164]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][29]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[160]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[160]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][31]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[159]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[159]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][33]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[134]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[134]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][35]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[154]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[154]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][37]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[132]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[132]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][39]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[132]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[132]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][41]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[125]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[125]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][43]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[129]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[129]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][45]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[127]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[127]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][47]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[121]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[121]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][49]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[95]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[95]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][51]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[97]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[97]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][53]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[93]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[93]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][55]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[92]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[92]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][57]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[66]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[66]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][59]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[100]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[100]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][61]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[81]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[81]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1154][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1154][63]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[11]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[11]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp2~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[10]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[10]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp4~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43666eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[75]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[75]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp6~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43668eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[71]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[71]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/data_in_p1~FFeftlogic"N
6edb_top_inst/Axi/GEN_PROBE[8].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[70]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[70]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1280][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1280][2]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[56]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[56]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1281][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][2]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[64]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[64]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1281][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][4]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[87]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[87]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1281][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][6]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[59]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1281][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][8]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[51]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][10]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[84]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[84]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][12]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[49]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[49]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][14]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[30]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][16]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[18]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43994eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][18]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[29]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][20]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[36]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][22]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[75]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[75]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][24]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[71]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[71]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][26]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[30]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][28]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[70]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[70]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][30]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[25]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][32]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[11]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][34]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[19]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][36]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[15]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][38]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[14]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][40]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_cu[6]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][42]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[25]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][44]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_cu[4]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][46]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[59]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][48]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[46]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][50]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[29]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44036eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][52]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/TestStartReg[0]~FFeftlogic"5
U1_DdrTest/TestStartReg[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1281][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][54]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[24]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44031eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][56]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[16]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44023eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][58]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[18]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44025eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][60]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[14]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44021eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1281][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1281][62]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[48]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1282][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][1]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[41]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[41]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1282][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][3]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[45]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1282][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][5]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[3]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44010eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1282][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][7]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[2]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44009eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1282][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1282][9]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[25]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44001eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][11]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[28]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44004eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][13]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/TesrWrTestEnd~FFeftlogic"3
U1_DdrTest/TesrWrTestEnd~FFeft(0)/ff(0)"EFX_FF"*

LUT__39681eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][15]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[23]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43999eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][17]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[13]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][19]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/TestWrBusyReg~FFeftlogic"3
U1_DdrTest/TestWrBusyReg~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][21]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[11]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43987eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][23]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[31]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][25]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[27]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][27]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[5]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43981eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][29]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[26]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][31]~FFeft(0)/ff(0)"EFX_FF
Ê
Iedb_top_inst/Axi/GEN_PROBE[38].trigger_cu/edb_top_inst/Axi/tu_data[19]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[38].trigger_cu/edb_top_inst/Axi/tu_data[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43976eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][33]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[689]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[689]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][35]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43897eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][37]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[693]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[693]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][39]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[692]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[692]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][41]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[684]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[684]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][43]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/AxiRdAddr[0]~FFeftlogic"2
U1_DdrTest/AxiRdAddr[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][45]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[682]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[682]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][47]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[15]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][49]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[2]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][51]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[675]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[675]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][53]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/AxiRdDMode~FFeftlogic"0
U1_DdrTest/AxiRdDMode~FFeft(0)/ff(0)"EFX_FF"*

LUT__39667eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1282][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][55]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[670]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[670]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][57]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[662]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[662]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][59]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[664]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[664]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][61]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[660]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[660]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1282][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1282][63]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[4]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[4]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp2~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[28]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43574eft(0)/lut4(0)/lut(1)"names
¥
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp4~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43674eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[1]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[1]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp6~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43676eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[649]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[649]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/data_in_p1~FFeftlogic"N
6edb_top_inst/Axi/GEN_PROBE[9].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[648]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[648]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1408][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1408][2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[640]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[640]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1409][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[643]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[643]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1409][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][4]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/RdAxiCross4K~FFeftlogic"2
U1_DdrTest/RdAxiCross4K~FFeft(0)/ff(0)"EFX_FF"*

LUT__53912eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1409][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][6]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[638]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[638]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1409][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][8]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[41]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[41]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][10]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[628]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[628]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][12]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[623]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[623]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][14]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[17]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43563eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1409][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][16]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[13]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43559eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1409][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][18]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[617]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[617]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][20]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[613]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[613]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][22]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[12]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43558eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1409][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[598]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[598]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][26]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[606]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[606]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][28]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[602]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[602]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][30]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[601]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[601]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][32]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[593]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[593]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][34]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[596]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[596]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][36]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[591]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[591]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][38]~FFeft(0)/ff(0)"EFX_FF
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[1]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43543eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1409][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][40]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[565]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[565]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][42]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[584]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[584]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][44]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[580]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[580]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][46]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[579]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[579]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[571]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[571]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][50]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextRdAddrCnt[0]~FFeftlogic"6
U1_DdrTest/NextRdAddrCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39634eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1409][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][52]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[569]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[569]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][54]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[57]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[57]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43332eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1409][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][56]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[50]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[50]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54259eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1409][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][58]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[54]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[54]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43228eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1409][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][60]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[558]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[558]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1409][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1409][62]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[18]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1410][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][1]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstCnt[0]~FFeftlogic"3
U1_DdrTest/RdBurstCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39629eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1410][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[552]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[552]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1410][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][5]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[548]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[548]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1410][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][7]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[547]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[547]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1410][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][9]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[22]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54092eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[540]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[540]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][13]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[535]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[535]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][15]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[40]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[40]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42726eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][17]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[36]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[36]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54207eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][19]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[529]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[529]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][21]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[525]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[525]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][23]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[35]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[35]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54187eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][25]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[510]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[510]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[518]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[518]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][29]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[514]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[514]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][31]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[513]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[513]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][33]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[505]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[505]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][35]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[508]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[508]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][37]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[503]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[503]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][39]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[24]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42198eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][41]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[477]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[477]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][43]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[496]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[496]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][45]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[492]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[492]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][47]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[491]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[491]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][49]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[483]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[483]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][51]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstLen[0]~FFeftlogic"3
U1_DdrTest/WrBurstLen[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39624eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][53]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[481]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[481]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][55]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[13]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41821eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][57]~FFeft(0)/ff(0)"EFX_FF
¶
)edb_top_inst/Axi/data_out_shift_reg[6]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54005eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][59]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[10]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54036eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1410][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][61]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[470]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[470]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1410][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1410][63]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/TestDdrWrEnd~FFeftlogic"2
U1_DdrTest/TestDdrWrEnd~FFeft(0)/ff(0)"EFX_FF"*

LUT__53903eft(0)/lut4(0)/lut(1)"names
ä
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp2~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[15]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[15]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp4~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43682eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[464]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[464]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp6~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43684eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[460]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[460]~FFeft(0)/ff(0)"EFX_FF
ñ
7edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/data_in_p1~FFeftlogic"O
7edb_top_inst/Axi/GEN_PROBE[10].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[459]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[459]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1536][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1536][2]~FFeft(0)/ff(0)"EFX_FF
`
U1_DdrTest/CalcEndAddr[8]~FFeftlogic"4
U1_DdrTest/CalcEndAddr[8]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1537][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[451]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[451]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1537][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][4]~FFeft(0)/ff(0)"EFX_FF
ò
"edb_top_inst/Axi/word_count[11]~FFeftlogic":
"edb_top_inst/Axi/word_count[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41290eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1537][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][6]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[446]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[446]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1537][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1537][8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[438]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[438]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][10]~FFeft(0)/ff(0)"EFX_FF
ñ
!edb_top_inst/Axi/word_count[8]~FFeftlogic"9
!edb_top_inst/Axi/word_count[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41287eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][12]~FFeft(0)/ff(0)"EFX_FF
ñ
!edb_top_inst/Axi/word_count[6]~FFeftlogic"9
!edb_top_inst/Axi/word_count[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41285eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][14]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[436]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[436]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][16]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestWrBusy~FFeftlogic"0
U1_DdrTest/TestWrBusy~FFeft(0)/ff(0)"EFX_FF"*

LUT__39591eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][18]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[19]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][20]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[425]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[425]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][22]~FFeft(0)/ff(0)"EFX_FF
î
 edb_top_inst/Axi/bit_count[5]~FFeftlogic"8
 edb_top_inst/Axi/bit_count[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41279eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][24]~FFeft(0)/ff(0)"EFX_FF
î
 edb_top_inst/Axi/bit_count[1]~FFeftlogic"8
 edb_top_inst/Axi/bit_count[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41275eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][26]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[419]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[419]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][28]~FFeft(0)/ff(0)"EFX_FF
b
edb_top_inst/Axi/opcode[3]~FFeftlogic"5
edb_top_inst/Axi/opcode[3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][30]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[414]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[414]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][32]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[14]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41240eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][34]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[407]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[407]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][36]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[403]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[403]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][38]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[21]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41254eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][40]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[17]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41246eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][42]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[397]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[397]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][44]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[16]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41244eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1537][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][46]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[392]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[392]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[378]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[378]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][50]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[386]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[386]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][52]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/TestMode[0]~FFeftlogic"1
U1_DdrTest/TestMode[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][54]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[381]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[381]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][56]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[373]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[373]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][58]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[375]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[375]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][60]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[371]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[371]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1537][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1537][62]~FFeft(0)/ff(0)"EFX_FF
†
&edb_top_inst/Axi/address_counter[5]~FFeftlogic">
&edb_top_inst/Axi/address_counter[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41231eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1538][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[286]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[286]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1538][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[363]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[363]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1538][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][5]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_window_depth[3]~FFeftlogic">
&edb_top_inst/Axi/la_window_depth[3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1538][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][7]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[358]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[358]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1538][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][9]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[350]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[350]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][11]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_num_trigger[16]~FFeftlogic">
&edb_top_inst/Axi/la_num_trigger[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][13]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_num_trigger[14]~FFeftlogic">
&edb_top_inst/Axi/la_num_trigger[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][15]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[348]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[348]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][17]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/TestConfInEn~FFeftlogic"2
U1_DdrTest/TestConfInEn~FFeft(0)/ff(0)"EFX_FF"*

LUT__39549eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1538][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][19]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/TestStartEn~FFeftlogic"1
U1_DdrTest/TestStartEn~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][21]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[320]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[320]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][23]~FFeft(0)/ff(0)"EFX_FF
r
%edb_top_inst/Axi/la_num_trigger[8]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][25]~FFeft(0)/ff(0)"EFX_FF
r
%edb_top_inst/Axi/la_num_trigger[4]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[314]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[314]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][29]~FFeft(0)/ff(0)"EFX_FF
r
%edb_top_inst/Axi/la_num_trigger[3]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][31]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[290]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[290]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][33]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[53]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][35]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[283]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[283]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][37]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[260]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[260]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][39]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[60]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][41]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[56]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[56]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][43]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[254]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[254]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][45]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[55]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][47]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[249]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[249]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][49]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[198]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[198]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][51]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[224]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[224]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][53]~FFeft(0)/ff(0)"EFX_FF
L
Axi0ResetReg[1]~FFeftlogic"*
Axi0ResetReg[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][55]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[219]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[219]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][57]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[193]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[193]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][59]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[195]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[195]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][61]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[191]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[191]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1538][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1538][63]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[44]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[44]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp2~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4994][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][5]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp4~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43690eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[163]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[163]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp6~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43692eft(0)/lut4(0)/lut(1)"names
ñ
U0_DDR_Reset/cnt[17]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[17]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i18eft(0)/adder(1)"EFX_ADD
ñ
7edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/data_in_p1~FFeftlogic"O
7edb_top_inst/Axi/GEN_PROBE[11].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[158]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[158]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1664][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1664][2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[133]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[133]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1665][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[152]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[152]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1665][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][4]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[131]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[131]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1665][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][6]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[32]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[32]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1665][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][8]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[25]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][10]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[29]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][12]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[120]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[120]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][14]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[101]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[101]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][16]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[93]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[93]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][18]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[96]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[96]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][20]~FFeft(0)/ff(0)"EFX_FF
ñ
U0_DDR_Reset/cnt[13]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[13]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i14eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[1665][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][22]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[91]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[91]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][24]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[65]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[65]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][26]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[84]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[84]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][28]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[80]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[80]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][30]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[79]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[79]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][32]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[71]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[71]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][34]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[74]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[74]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][36]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[69]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[69]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][38]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[10]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][40]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_mask[3]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][42]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_mask[7]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][44]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_mask[5]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][46]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[58]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[58]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][48]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[40]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][50]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[42]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[42]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][52]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[38]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][54]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[37]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][56]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][58]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[30]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1665][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][60]~FFeft(0)/ff(0)"EFX_FF
ì
U0_DDR_Reset/cnt[6]~FFeft
arithmetic".
U0_DDR_Reset/cnt[6]~FFeft(0)/ff(1)"EFX_FF"8
U0_DDR_Reset/sub_10/add_2/i7eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[1665][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1665][62]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[25]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[25]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1666][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][1]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[17]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1666][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][3]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[19]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1666][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][5]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[15]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1666][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4864][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4864][0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1666][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1666][9]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4736][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4736][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][13]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_p1[4]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_p1[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][15]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_p1[3]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_p1[3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][56]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][21]~FFeft(0)/ff(0)"EFX_FF
ì
U0_DDR_Reset/cnt[2]~FFeft
arithmetic".
U0_DDR_Reset/cnt[2]~FFeft(0)/ff(1)"EFX_FF"8
U0_DDR_Reset/sub_10/add_2/i3eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[1666][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][42]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][33]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1538][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1538][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][41]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1281][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1281][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1410][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1410][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1408][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1408][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][49]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][57]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[29]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43894eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1666][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4994][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1666][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1666][63]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[896][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[896][0]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp2~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[642][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[642][0]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp4~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43698eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[768][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[768][0]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp6~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43700eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[641][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[641][0]~FFeft(0)/ff(0)"EFX_FF
ñ
7edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/data_in_p1~FFeftlogic"O
7edb_top_inst/Axi/GEN_PROBE[12].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][50]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1792][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1792][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1793][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][44]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1793][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1793][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][6]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[257][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1793][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][8]~FFeft(0)/ff(0)"EFX_FF
b
edb_top_inst/Axi/la_resetn~FFeftlogic"5
edb_top_inst/Axi/la_resetn~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][33]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][14]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[128][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[128][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][16]~FFeft(0)/ff(0)"EFX_FF
î
 edb_top_inst/Axi/la_stop_trig~FFeftlogic"8
 edb_top_inst/Axi/la_stop_trig~FFeft(0)/ff(0)"EFX_FF"*

LUT__40996eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1793][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][18]~FFeft(0)/ff(0)"EFX_FF
L
Axi_RdStartA[0]~FFeftlogic"*
Axi_RdStartA[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][22]~FFeft(0)/ff(0)"EFX_FF
î
 edb_top_inst/Axi/bit_count[0]~FFeftlogic"8
 edb_top_inst/Axi/bit_count[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41048eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1793][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][24]~FFeft(0)/ff(0)"EFX_FF
r
%edb_top_inst/Axi/la_num_trigger[0]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][28]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_mask[0]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][30]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4993][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][32]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[31]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43896eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1793][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][34]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4992][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4992][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][40]~FFeft(0)/ff(0)"EFX_FF
Ë
–edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_5(10)memorybram"Ñ
–edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
~
+edb_top_inst/Axi/register_conn[1793][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][42]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][48]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[24]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43889eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1793][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][50]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][56]~FFeft(0)/ff(0)"EFX_FF
Ë	
–edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_5(10)memorybram"Ñ
–edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
~
+edb_top_inst/Axi/register_conn[1793][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][58]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][62]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1793][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1793][63]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1794][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][1]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[26]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43891eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1794][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1794][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1794][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1794][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][6]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1794][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1794][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][8]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1794][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][9]~FFeft(0)/ff(0)"EFX_FF
Ë
–edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_5(10)memorybram"Ñ
–edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
~
+edb_top_inst/Axi/register_conn[1794][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][17]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[0]~FFeftlogic"*
Axi_WrStartA[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][25]~FFeft(0)/ff(0)"EFX_FF
Ë
–
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_5(10)memorybram"Ñ
–
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
~
+edb_top_inst/Axi/register_conn[1794][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][33]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[22]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43887eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][41]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[27]~FFeftlogic"+
Axi_RdStartA[27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][45]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[26]~FFeftlogic"+
Axi_RdStartA[26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][47]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[17]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43882eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][49]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][51]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[0]~FFeftlogic"/
Axi_RDATA_223_192[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][53]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[2]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43867eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][55]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[18]~FFeftlogic"+
Axi_RdStartA[18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][57]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[14]~FFeftlogic"+
Axi_RdStartA[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][59]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[27]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43861eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1794][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][61]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[13]~FFeftlogic"+
Axi_RdStartA[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1794][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1794][63]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[22]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43856eft(0)/lut4(0)/lut(1)"names
ä
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp2~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[8]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43842eft(0)/lut4(0)/lut(1)"names
∂
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp4~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43706eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[16]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43850eft(0)/lut4(0)/lut(1)"names
∂
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp6~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43708eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[12]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43846eft(0)/lut4(0)/lut(1)"names
ñ
7edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/data_in_p1~FFeftlogic"O
7edb_top_inst/Axi/GEN_PROBE[13].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[11]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43845eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1920][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1920][2]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[3]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43837eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1921][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][2]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__95__64[0]~FFeftlogic"/
Axi_RDATA__95__64[0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1921][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][4]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[1]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43835eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1921][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][6]~FFeft(0)/ff(0)"EFX_FF
L
Axi_RdStartA[2]~FFeftlogic"*
Axi_RdStartA[2]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1921][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1921][8]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[20]~FFeftlogic"+
Axi_WrStartA[20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][10]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43753eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1921][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][12]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[0]~FFeftlogic"/
Axi_RDATA__31___0[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][49]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][22]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[22]~FFeftlogic"+
Axi_WrStartA[22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][24]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[15]~FFeftlogic"+
Axi_WrStartA[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][26]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[19]~FFeftlogic"+
Axi_WrStartA[19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][36]~FFeft(0)/ff(0)"EFX_FF
H
Axi_WrAddr[0]~FFeftlogic"(
Axi_WrAddr[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][40]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[18]~FFeftlogic"0
Axi_RDATA_255_224[18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][42]~FFeft(0)/ff(0)"EFX_FF
B
Axi_BREADY~FFeftlogic"%
Axi_BREADY~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][46]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[5]~FFeftlogic"*
Axi_WrStartA[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][48]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[1]~FFeftlogic"*
Axi_WrStartA[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][50]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4866][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][52]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[31]~FFeftlogic"0
Axi_RDATA_255_224[31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][54]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4866][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][56]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][58]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][57]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1921][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1921][62]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][56]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][3]~FFeft(0)/ff(0)"EFX_FF
J
LedFlashCnt[0]~FFeftlogic")
LedFlashCnt[0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][46]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][7]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[20]~FFeftlogic"0
Axi_RDATA_255_224[20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1922][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1922][9]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_255_224[7]~FFeftlogic"/
Axi_RDATA_255_224[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][13]~FFeft(0)/ff(0)"EFX_FF
x
Axi0ResetReg[0]~FFeftlogic"*
Axi0ResetReg[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39525eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[1922][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][23]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_255_224[9]~FFeftlogic"/
Axi_RDATA_255_224[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][25]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][31]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_255_224[3]~FFeftlogic"/
Axi_RDATA_255_224[3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][33]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][35]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[31]~FFeftlogic"0
Axi_RDATA_223_192[31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][37]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4864][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4864][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][41]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][43]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[24]~FFeftlogic"0
Axi_RDATA_223_192[24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][49]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[17]~FFeftlogic"0
Axi_RDATA_223_192[17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][53]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][53]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[16]~FFeftlogic"0
Axi_RDATA_223_192[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][48]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][57]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[8]~FFeftlogic"/
Axi_RDATA_223_192[8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][41]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][61]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[10]~FFeftlogic"0
Axi_RDATA_223_192[10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[1922][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[1922][63]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][36]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp2~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][27]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp4~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43714eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4738][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][30]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp6~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43716eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4738][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][25]~FFeft(0)/ff(0)"EFX_FF
ñ
7edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/data_in_p1~FFeftlogic"O
7edb_top_inst/Axi/GEN_PROBE[14].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[4]~FFeftlogic"/
Axi_RDATA_223_192[4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3200][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3200][2]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[21]~FFeftlogic"0
Axi_RDATA_191_160[21]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3201][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3201][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][4]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[29]~FFeftlogic"0
Axi_RDATA_191_160[29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3201][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3201][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][8]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][14]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[23]~FFeftlogic"0
Axi_RDATA_191_160[23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][48]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][57]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][22]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[17]~FFeftlogic"0
Axi_RDATA_191_160[17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][26]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[14]~FFeftlogic"0
Axi_RDATA_191_160[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][41]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][32]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[16]~FFeftlogic"0
Axi_RDATA_159_128[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][36]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_191_160[5]~FFeftlogic"/
Axi_RDATA_191_160[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][42]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][46]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[30]~FFeftlogic"0
Axi_RDATA_159_128[30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][48]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4736][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4736][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][50]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4737][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4737][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][54]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[24]~FFeftlogic"0
Axi_RDATA_159_128[24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][56]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp5~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43739eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3201][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][58]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[21]~FFeftlogic"0
Axi_RDATA_159_128[21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3201][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][60]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp3~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43737eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3201][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3201][62]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp2~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3202][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][37]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3202][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][58]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3202][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][53]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3202][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][7]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[12]~FFeftlogic"0
Axi_RDATA_159_128[12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3202][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][11]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_159_128[9]~FFeftlogic"/
Axi_RDATA_159_128[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][42]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][41]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][19]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_159_128[3]~FFeftlogic"/
Axi_RDATA_159_128[3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][25]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[27]~FFeftlogic"0
Axi_RDATA_127__96[27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][29]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[26]~FFeftlogic"0
Axi_RDATA_127__96[26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][33]~FFeft(0)/ff(0)"EFX_FF
Ê
Iedb_top_inst/Axi/GEN_PROBE[26].trigger_cu/edb_top_inst/Axi/tu_data[16]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[26].trigger_cu/edb_top_inst/Axi/tu_data[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43744eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3202][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][35]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[21]~FFeftlogic"0
Axi_RDATA_127__96[21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][37]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3458][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3458][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][41]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[14]~FFeftlogic"0
Axi_RDATA_127__96[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][45]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[13]~FFeftlogic"0
Axi_RDATA_127__96[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][49]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_127__96[5]~FFeftlogic"/
Axi_RDATA_127__96[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][51]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][48]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][53]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_127__96[7]~FFeftlogic"/
Axi_RDATA_127__96[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][43]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][57]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3202][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3202][63]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_127__96[1]~FFeftlogic"/
Axi_RDATA_127__96[1]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp2~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[18]~FFeftlogic"0
Axi_RDATA__95__64[18]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp4~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43722eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3457][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][24]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp6~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43724eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__95__64[26]~FFeftlogic"0
Axi_RDATA__95__64[26]~FFeft(0)/ff(0)"EFX_FF
ñ
7edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/data_in_p1~FFeftlogic"O
7edb_top_inst/Axi/GEN_PROBE[24].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3328][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3328][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3329][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3329][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][4]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3457][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][8]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3329][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][6]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[20]~FFeftlogic"0
Axi_RDATA__95__64[20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3329][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3329][8]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp2~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3457][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][12]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp6~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp6~FFeft(0)/ff(0)"EFX_FF"*

LUT__43732eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[3329][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][14]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[14]~FFeftlogic"0
Axi_RDATA__95__64[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][18]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[11]~FFeftlogic"0
Axi_RDATA__95__64[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][58]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][57]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][24]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[13]~FFeftlogic"0
Axi_RDATA__63__32[13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][49]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][28]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__95__64[2]~FFeftlogic"/
Axi_RDATA__95__64[2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][38]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][33]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][38]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[27]~FFeftlogic"0
Axi_RDATA__63__32[27]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][42]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][46]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[21]~FFeftlogic"0
Axi_RDATA__63__32[21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][48]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][50]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[18]~FFeftlogic"0
Axi_RDATA__63__32[18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][52]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][54]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][56]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[29]~FFeftlogic"0
Axi_RDATA__31___0[29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][58]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3329][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3329][63]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[10]~FFeftlogic"0
Axi_RDATA__63__32[10]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__63__32[9]~FFeftlogic"/
Axi_RDATA__63__32[9]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[11]~FFeftlogic"0
Axi_RDATA__63__32[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][3]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][8]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[15]~FFeftlogic"0
Axi_RDATA__63__32[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][7]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[14]~FFeftlogic"0
Axi_RDATA__63__32[14]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__63__32[6]~FFeftlogic"/
Axi_RDATA__63__32[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][34]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[17]~FFeftlogic"0
Axi_RDATA__63__32[17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3330][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3330][6]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__63__32[4]~FFeftlogic"/
Axi_RDATA__63__32[4]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__63__32[2]~FFeftlogic"/
Axi_RDATA__63__32[2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][22]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[22]~FFeftlogic"0
Axi_RDATA__63__32[22]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[28]~FFeftlogic"0
Axi_RDATA__63__32[28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][24]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[26]~FFeftlogic"0
Axi_RDATA__63__32[26]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[31]~FFeftlogic"0
Axi_RDATA__31___0[31]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[30]~FFeftlogic"0
Axi_RDATA__31___0[30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][31]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[17]~FFeftlogic"0
Axi_RDATA_159_128[17]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__63__32[29]~FFeftlogic"0
Axi_RDATA__63__32[29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][29]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][42]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[26]~FFeftlogic"0
Axi_RDATA__31___0[26]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[22]~FFeftlogic"0
Axi_RDATA__31___0[22]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[25]~FFeftlogic"0
Axi_RDATA__31___0[25]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[24]~FFeftlogic"0
Axi_RDATA__31___0[24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][48]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][56]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][51]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__95__64[8]~FFeftlogic"/
Axi_RDATA__95__64[8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][30]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[15]~FFeftlogic"0
Axi_RDATA__31___0[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][62]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__95__64[7]~FFeftlogic"/
Axi_RDATA__95__64[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3330][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3330][54]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[20]~FFeftlogic"0
Axi_RDATA__31___0[20]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[19]~FFeftlogic"0
Axi_RDATA__31___0[19]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp1~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3457][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][2]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp4~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43730eft(0)/lut4(0)/lut(1)"names
Ê
Iedb_top_inst/Axi/GEN_PROBE[25].trigger_cu/edb_top_inst/Axi/tu_data[15]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[25].trigger_cu/edb_top_inst/Axi/tu_data[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43736eft(0)/lut4(0)/lut(1)"names
X
Axi_RDATA__95__64[15]~FFeftlogic"0
Axi_RDATA__95__64[15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3457][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][3]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp3~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[25].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43729eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[3456][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3456][1]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[16]~FFeftlogic"0
Axi_RDATA__31___0[16]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[1]~FFeftlogic"/
Axi_RDATA__31___0[1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3457][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][7]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[21]~FFeftlogic"0
Axi_RDATA__95__64[21]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[19]~FFeftlogic"0
Axi_RDATA__95__64[19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][11]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][11]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[13]~FFeftlogic"0
Axi_RDATA__31___0[13]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__31___0[12]~FFeftlogic"0
Axi_RDATA__31___0[12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[22]~FFeftlogic"0
Axi_RDATA__95__64[22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][14]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[25]~FFeftlogic"0
Axi_RDATA__95__64[25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][18]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA__95__64[28]~FFeftlogic"0
Axi_RDATA__95__64[28]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][16]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[9]~FFeftlogic"/
Axi_RDATA__31___0[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][22]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__95__64[6]~FFeftlogic"/
Axi_RDATA__95__64[6]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[7]~FFeftlogic"/
Axi_RDATA__31___0[7]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[5]~FFeftlogic"/
Axi_RDATA__31___0[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][30]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][33]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_127__96[2]~FFeftlogic"/
Axi_RDATA_127__96[2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][41]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[3]~FFeftlogic"/
Axi_RDATA__31___0[3]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA__31___0[2]~FFeftlogic"/
Axi_RDATA__31___0[2]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_127__96[6]~FFeftlogic"/
Axi_RDATA_127__96[6]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[4]~FFeftlogic"(
Axi_RdAddr[4]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_127__96[9]~FFeftlogic"/
Axi_RDATA_127__96[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][50]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][46]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][53]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[30]~FFeftlogic")
Axi_RdAddr[30]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[29]~FFeftlogic")
Axi_RdAddr[29]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[12]~FFeftlogic"0
Axi_RDATA_127__96[12]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3458][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][56]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][59]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[15]~FFeftlogic"0
Axi_RDATA_127__96[15]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[18]~FFeftlogic"0
Axi_RDATA_127__96[18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3457][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3457][58]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[11]~FFeftlogic"0
Axi_RDATA_127__96[11]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[26]~FFeftlogic")
Axi_RdAddr[26]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[29]~FFeftlogic"0
Axi_RDATA_127__96[29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3458][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][1]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[17]~FFeftlogic"0
Axi_RDATA_127__96[17]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[24]~FFeftlogic")
Axi_RdAddr[24]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[22]~FFeftlogic")
Axi_RdAddr[22]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3458][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][10]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[22]~FFeftlogic"0
Axi_RDATA_127__96[22]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][25]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][21]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[20]~FFeftlogic")
Axi_RdAddr[20]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[19]~FFeftlogic")
Axi_RdAddr[19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][22]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[19]~FFeftlogic"0
Axi_RDATA_159_128[19]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[24]~FFeftlogic"0
Axi_RDATA_127__96[24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][27]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[17]~FFeftlogic")
Axi_RdAddr[17]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[15]~FFeftlogic")
Axi_RdAddr[15]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_159_128[1]~FFeftlogic"/
Axi_RDATA_159_128[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][33]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][46]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][46]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_159_128[4]~FFeftlogic"/
Axi_RDATA_159_128[4]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_159_128[6]~FFeftlogic"/
Axi_RDATA_159_128[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][14]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_159_128[5]~FFeftlogic"/
Axi_RDATA_159_128[5]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[13]~FFeftlogic")
Axi_RdAddr[13]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[12]~FFeftlogic")
Axi_RdAddr[12]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_159_128[7]~FFeftlogic"/
Axi_RDATA_159_128[7]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp4~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43738eft(0)/lut4(0)/lut(1)"names
J
Axi_RdAddr[11]~FFeftlogic")
Axi_RdAddr[11]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdAddr[10]~FFeftlogic")
Axi_RdAddr[10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][48]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][54]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][52]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[13]~FFeftlogic"0
Axi_RDATA_159_128[13]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[11]~FFeftlogic"0
Axi_RDATA_159_128[11]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][63]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][50]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][56]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[7]~FFeftlogic"(
Axi_RdAddr[7]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[5]~FFeftlogic"(
Axi_RdAddr[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[3458][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[3458][59]~FFeft(0)/ff(0)"EFX_FF
ä
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp1~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[26].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[18]~FFeftlogic"0
Axi_RDATA_159_128[18]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[95]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[95]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[3]~FFeftlogic"(
Axi_RdAddr[3]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[2]~FFeftlogic"(
Axi_RdAddr[2]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4736][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4736][1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4737][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4737][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][3]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[25]~FFeftlogic"0
Axi_RDATA_159_128[25]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[23]~FFeftlogic"0
Axi_RDATA_159_128[23]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_159_128[29]~FFeftlogic"0
Axi_RDATA_159_128[29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4737][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4737][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4737][7]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_255_224[16]~FFeftlogic"0
Axi_WDATA_255_224[16]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_255_224[14]~FFeftlogic"0
Axi_WDATA_255_224[14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][15]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_127__96[23]~FFeftlogic"0
Axi_RDATA_127__96[23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][17]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_191_160[1]~FFeftlogic"/
Axi_RDATA_191_160[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_255_224[11]~FFeftlogic"0
Axi_WDATA_255_224[11]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_255_224[7]~FFeftlogic"/
Axi_WDATA_255_224[7]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_255_224[10]~FFeftlogic"0
Axi_WDATA_255_224[10]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_255_224[9]~FFeftlogic"/
Axi_WDATA_255_224[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][28]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_191_160[8]~FFeftlogic"/
Axi_RDATA_191_160[8]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_191_160[7]~FFeftlogic"/
Axi_RDATA_191_160[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][30]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][39]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[12]~FFeftlogic"0
Axi_RDATA_191_160[12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][42]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[15]~FFeftlogic"0
Axi_RDATA_191_160[15]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[10]~FFeftlogic"0
Axi_RDATA_191_160[10]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[13]~FFeftlogic"0
Axi_RDATA_191_160[13]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_255_224[4]~FFeftlogic"/
Axi_WDATA_255_224[4]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_223_192[13]~FFeftlogic"0
Axi_WDATA_223_192[13]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_255_224[3]~FFeftlogic"/
Axi_WDATA_255_224[3]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_223_192[15]~FFeftlogic"0
Axi_WDATA_223_192[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][50]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[19]~FFeftlogic"0
Axi_RDATA_191_160[19]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[18]~FFeftlogic"0
Axi_RDATA_191_160[18]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][56]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][56]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][49]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_223_192[6]~FFeftlogic"/
Axi_WDATA_223_192[6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][59]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][63]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][36]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][61]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_223_192[11]~FFeftlogic"0
Axi_WDATA_223_192[11]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_223_192[10]~FFeftlogic"0
Axi_WDATA_223_192[10]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][13]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_191_160[25]~FFeftlogic"0
Axi_RDATA_191_160[25]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4738][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4738][8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4737][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4737][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][10]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_223_192[7]~FFeftlogic"/
Axi_WDATA_223_192[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][16]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[1]~FFeftlogic"/
Axi_RDATA_223_192[1]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][19]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[5]~FFeftlogic"/
Axi_RDATA_223_192[5]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_191_160[9]~FFeftlogic"/
Axi_RDATA_191_160[9]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[3]~FFeftlogic"/
Axi_RDATA_223_192[3]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_223_192[3]~FFeftlogic"/
Axi_WDATA_223_192[3]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_191_160[12]~FFeftlogic"0
Axi_WDATA_191_160[12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_191_160[15]~FFeftlogic"0
Axi_WDATA_191_160[15]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_191_160[14]~FFeftlogic"0
Axi_WDATA_191_160[14]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[6]~FFeftlogic"/
Axi_RDATA_223_192[6]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[9]~FFeftlogic"/
Axi_RDATA_223_192[9]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][32]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][35]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][35]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][21]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_191_160[5]~FFeftlogic"/
Axi_WDATA_191_160[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][38]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[12]~FFeftlogic"0
Axi_RDATA_223_192[12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][33]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_223_192[2]~FFeftlogic"/
Axi_RDATA_223_192[2]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_191_160[10]~FFeftlogic"0
Axi_WDATA_191_160[10]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_191_160[9]~FFeftlogic"/
Axi_WDATA_191_160[9]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[13]~FFeftlogic"0
Axi_RDATA_223_192[13]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[19]~FFeftlogic"0
Axi_RDATA_223_192[19]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[15]~FFeftlogic"0
Axi_RDATA_223_192[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][49]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][50]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][55]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][45]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][51]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_191_160[6]~FFeftlogic"/
Axi_WDATA_191_160[6]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_159_128[4]~FFeftlogic"/
Axi_WDATA_159_128[4]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[21]~FFeftlogic"0
Axi_RDATA_223_192[21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][61]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][61]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][57]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[23]~FFeftlogic"0
Axi_RDATA_223_192[23]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_191_160[3]~FFeftlogic"/
Axi_WDATA_191_160[3]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_159_128[15]~FFeftlogic"0
Axi_WDATA_159_128[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4738][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4738][63]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][4]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][4]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp3~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43745eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[4864][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4864][1]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[28]~FFeftlogic"0
Axi_RDATA_223_192[28]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][5]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][5]~FFeft(0)/ff(0)"EFX_FF
ñ
7edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/data_in_p1~FFeftlogic"O
7edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[27]~FFeftlogic"0
Axi_RDATA_223_192[27]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_159_128[12]~FFeftlogic"0
Axi_WDATA_159_128[12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][25]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][25]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[30]~FFeftlogic"0
Axi_RDATA_223_192[30]~FFeft(0)/ff(0)"EFX_FF
Ê
Iedb_top_inst/Axi/GEN_PROBE[36].trigger_cu/edb_top_inst/Axi/tu_data[17]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[36].trigger_cu/edb_top_inst/Axi/tu_data[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43752eft(0)/lut4(0)/lut(1)"names
X
Axi_WDATA_159_128[10]~FFeftlogic"0
Axi_WDATA_159_128[10]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_159_128[8]~FFeftlogic"/
Axi_WDATA_159_128[8]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][13]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_255_224[4]~FFeftlogic"/
Axi_RDATA_255_224[4]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[10]~FFeftlogic"0
Axi_RDATA_255_224[10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][19]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][15]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][15]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_255_224[8]~FFeftlogic"/
Axi_RDATA_255_224[8]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_159_128[6]~FFeftlogic"/
Axi_WDATA_159_128[6]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_159_128[5]~FFeftlogic"/
Axi_WDATA_159_128[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][22]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][22]~FFeft(0)/ff(0)"EFX_FF
V
Axi_RDATA_255_224[0]~FFeftlogic"/
Axi_RDATA_255_224[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][27]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[12]~FFeftlogic"0
Axi_RDATA_255_224[12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][30]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[15]~FFeftlogic"0
Axi_RDATA_255_224[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][20]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][32]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][32]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_127__96[15]~FFeftlogic"0
Axi_WDATA_127__96[15]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_127__96[11]~FFeftlogic"0
Axi_WDATA_127__96[11]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_127__96[14]~FFeftlogic"0
Axi_WDATA_127__96[14]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA_127__96[13]~FFeftlogic"0
Axi_WDATA_127__96[13]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[16]~FFeftlogic"0
Axi_RDATA_255_224[16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][44]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][41]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][41]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][45]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_223_192[26]~FFeftlogic"0
Axi_RDATA_223_192[26]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_127__96[4]~FFeftlogic"/
Axi_WDATA_127__96[4]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[21]~FFeftlogic"0
Axi_RDATA_255_224[21]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][50]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][43]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][43]~FFeft(0)/ff(0)"EFX_FF
>
StatiClr~FFeftlogic"#
StatiClr~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_127__96[9]~FFeftlogic"/
Axi_WDATA_127__96[9]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_127__96[8]~FFeftlogic"/
Axi_WDATA_127__96[8]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[23]~FFeftlogic"0
Axi_RDATA_255_224[23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][62]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][55]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[26]~FFeftlogic"0
Axi_RDATA_255_224[26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][58]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][63]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[24]~FFeftlogic"0
Axi_RDATA_255_224[24]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4865][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4865][59]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA_127__96[5]~FFeftlogic"/
Axi_WDATA_127__96[5]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__95__64[3]~FFeftlogic"/
Axi_WDATA__95__64[3]~FFeft(0)/ff(0)"EFX_FF
r
Axi_AADDR[0]~FFeftlogic"'
Axi_AADDR[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39376eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[4866][6]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][6]~FFeft(0)/ff(0)"EFX_FF
X
Axi_RDATA_255_224[30]~FFeftlogic"0
Axi_RDATA_255_224[30]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4866][7]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][7]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__95__64[15]~FFeftlogic"0
Axi_WDATA__95__64[15]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__95__64[14]~FFeftlogic"0
Axi_WDATA__95__64[14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4866][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][8]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[7]~FFeftlogic"*
Axi_WrStartA[7]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[3]~FFeftlogic"*
Axi_WrStartA[3]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][13]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][19]~FFeft(0)/ff(0)"EFX_FF
L
Axi_WrStartA[4]~FFeftlogic"*
Axi_WrStartA[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][12]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][12]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__95__64[11]~FFeftlogic"0
Axi_WDATA__95__64[11]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[17]~FFeftlogic"+
Axi_WrStartA[17]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][18]~FFeft(0)/ff(0)"EFX_FF
∂
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp5~FFeftlogic"I
1edb_top_inst/Axi/GEN_PROBE[36].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43747eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA__95__64[9]~FFeftlogic"/
Axi_WDATA__95__64[9]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__95__64[7]~FFeftlogic"/
Axi_WDATA__95__64[7]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][26]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][28]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[12]~FFeftlogic"+
Axi_WrStartA[12]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][39]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][39]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][31]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][31]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][34]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][34]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][30]~FFeft(0)/ff(0)"EFX_FF
>
Axi_WrEn~FFeftlogic"#
Axi_WrEn~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__95__64[5]~FFeftlogic"/
Axi_WDATA__95__64[5]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__95__64[4]~FFeftlogic"/
Axi_WDATA__95__64[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][36]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__31___0[4]~FFeftlogic"/
Axi_WDATA__31___0[4]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][42]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][44]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][44]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[18]~FFeftlogic"+
Axi_WrStartA[18]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[21]~FFeftlogic"+
Axi_WrStartA[21]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__63__32[16]~FFeftlogic"0
Axi_WDATA__63__32[16]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__63__32[15]~FFeftlogic"0
Axi_WDATA__63__32[15]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][47]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][47]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][58]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][58]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][50]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][50]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][52]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[24]~FFeftlogic"+
Axi_WrStartA[24]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[27]~FFeftlogic"+
Axi_WrStartA[27]~FFeft(0)/ff(0)"EFX_FF
H
Axi_RdAddr[0]~FFeftlogic"(
Axi_RdAddr[0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][45]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__63__32[12]~FFeftlogic"0
Axi_WDATA__63__32[12]~FFeft(0)/ff(0)"EFX_FF
L
Axi_RdStartA[5]~FFeftlogic"*
Axi_RdStartA[5]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4866][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4866][57]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[26]~FFeftlogic"+
Axi_WrStartA[26]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__63__32[10]~FFeftlogic"0
Axi_WDATA__63__32[10]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__63__32[8]~FFeftlogic"/
Axi_WDATA__63__32[8]~FFeft(0)/ff(0)"EFX_FF
N
Axi_WrStartA[29]~FFeftlogic"+
Axi_WrStartA[29]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp3[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp3[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43803eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp4[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp4[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43808eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[7]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43841eft(0)/lut4(0)/lut(1)"names
Ê
Iedb_top_inst/Axi/GEN_PROBE[37].trigger_cu/edb_top_inst/Axi/tu_data[18]~FFeftlogic"a
Iedb_top_inst/Axi/GEN_PROBE[37].trigger_cu/edb_top_inst/Axi/tu_data[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43834eft(0)/lut4(0)/lut(1)"names
L
Axi_RdStartA[3]~FFeftlogic"*
Axi_RdStartA[3]~FFeft(0)/ff(0)"EFX_FF
L
Axi_RdStartA[1]~FFeftlogic"*
Axi_RdStartA[1]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[4]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43838eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA__63__32[6]~FFeftlogic"/
Axi_WDATA__63__32[6]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__63__32[5]~FFeftlogic"/
Axi_WDATA__63__32[5]~FFeft(0)/ff(0)"EFX_FF
L
Axi_RdStartA[4]~FFeftlogic"*
Axi_RdStartA[4]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[18]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43883eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA__63__32[0]~FFeftlogic"/
Axi_RDATA__63__32[0]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[9]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43843eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA__63__32[3]~FFeftlogic"/
Axi_WDATA__63__32[3]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__31___0[15]~FFeftlogic"0
Axi_WDATA__31___0[15]~FFeft(0)/ff(0)"EFX_FF
L
Axi_RdStartA[8]~FFeftlogic"*
Axi_RdStartA[8]~FFeft(0)/ff(0)"EFX_FF
L
Axi_RdStartA[9]~FFeftlogic"*
Axi_RdStartA[9]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[15]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43849eft(0)/lut4(0)/lut(1)"names
N
Axi_RdStartA[15]~FFeftlogic"+
Axi_RdStartA[15]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[18]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43852eft(0)/lut4(0)/lut(1)"names
V
Axi_RDATA_159_128[0]~FFeftlogic"/
Axi_RDATA_159_128[0]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp5[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp5[0]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[20]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43854eft(0)/lut4(0)/lut(1)"names
X
Axi_WDATA__31___0[13]~FFeftlogic"0
Axi_WDATA__31___0[13]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__31___0[12]~FFeftlogic"0
Axi_WDATA__31___0[12]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[23]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43857eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[19]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43884eft(0)/lut4(0)/lut(1)"names
X
Axi_WDATA__31___0[11]~FFeftlogic"0
Axi_WDATA__31___0[11]~FFeft(0)/ff(0)"EFX_FF
X
Axi_WDATA__31___0[10]~FFeftlogic"0
Axi_WDATA__31___0[10]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[16]~FFeftlogic"+
Axi_RdStartA[16]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[3]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43868eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[1]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43866eft(0)/lut4(0)/lut(1)"names
N
Axi_RdStartA[19]~FFeftlogic"+
Axi_RdStartA[19]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[17]~FFeftlogic"+
Axi_RdStartA[17]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[15]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43880eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[30]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp2[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43864eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[5]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43870eft(0)/lut4(0)/lut(1)"names
V
Axi_WDATA__31___0[7]~FFeftlogic"/
Axi_WDATA__31___0[7]~FFeft(0)/ff(0)"EFX_FF
V
Axi_WDATA__31___0[5]~FFeftlogic"/
Axi_WDATA__31___0[5]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[21]~FFeftlogic"+
Axi_RdStartA[21]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[25]~FFeftlogic"+
Axi_RdStartA[25]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[16]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43881eft(0)/lut4(0)/lut(1)"names
p
$edb_top_inst/Axi/la_trig_mask[20]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[20]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[21]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43886eft(0)/lut4(0)/lut(1)"names
q
U2_DdrTestStatis/mult_122multmult"H
U2_DdrTestStatis/mult_122!mult(0)/mult_blk(0)/mult_18x18(5)"EFX_MULT
q
U2_DdrTestStatis/mult_136multmult"H
U2_DdrTestStatis/mult_136!mult(0)/mult_blk(0)/mult_18x18(5)"EFX_MULT
‘
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_5(10)memorybram"∫
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[14]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43879eft(0)/lut4(0)/lut(1)"names
Í
ëedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_5(10)memorybram"≈
ëedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
Ä
úedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_5(10)memorybram"–
úedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_38(01)__10_33(01)__10_28(01)__10_23(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
†
Ïedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_5(10)memorybram"†
Ïedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
®
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_5(10)memorybram"§
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_53(01)__10_48(01)__10_43(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
–
ƒedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_5(10)memorybram"¯
ƒedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
Ê
œedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_5(10)memorybram"É
œedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_68(01)__10_63(01)__10_58(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∂
˜edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_5(10)memorybram"´
˜edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
§
Æedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_5(10)memorybram"‚
Æedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_88(01)__10_83(01)__10_78(01)__10_73(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
Ã
Çedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_5(10)memorybram"∂
Çedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_108(01)__10_103(01)__10_98(01)__10_93(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
N
Axi_RdStartA[24]~FFeftlogic"+
Axi_RdStartA[24]~FFeft(0)/ff(0)"EFX_FF
Ä
ú	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_5(10)memorybram"–	
ú	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K

‘edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_5(10)memorybram"à
‘edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_123(01)__10_118(01)__10_113(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ê
§edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_5(10)memorybram"ÿ
§edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
®
∞edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_5(10)memorybram"‰
∞edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_138(01)__10_133(01)__10_128(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[23]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43888eft(0)/lut4(0)/lut(1)"names
‡
åedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_5(10)memorybram"¿
åedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_153(01)__10_148(01)__10_143(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
Ä
‹
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_5(10)memorybram"ê
‹
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ò
Ë
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_5(10)memorybram"ú
Ë
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_173(01)__10_168(01)__10_163(01)__10_158(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ò
®	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_5(10)memorybram"‹	
®	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∏
∏
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_5(10)memorybram"Ï

∏
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_188(01)__10_183(01)__10_178(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ÿ
à
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_5(10)memorybram"º

à
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K

î
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_5(10)memorybram"»

î
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_203(01)__10_198(01)__10_193(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∞
¥	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_5(10)memorybram"Ë	
¥	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
®
	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_5(10)memorybram"§

	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_218(01)__10_213(01)__10_208(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
»
¿	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_5(10)memorybram"Ù	
¿	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
‡
Ã	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_5(10)memorybram"Ä

Ã	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_248(01)__10_243(01)__10_238(01)__10_233(01)__10_228(01)__10_223(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¿
¸edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_5(10)memorybram"∞
¸edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
–
Ñ	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_5(10)memorybram"∏	
Ñ	edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_263(01)__10_258(01)__10_253(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K

‘edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_5(10)memorybram"à	
‘edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
à
‡edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_5(10)memorybram"î	
‡edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_278(01)__10_273(01)__10_268(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
»
Äedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_5(10)memorybram"¥
Äedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¿
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_5(10)memorybram"
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_293(01)__10_288(01)__10_283(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
‡
åedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_5(10)memorybram"¿
åedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¯
òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_5(10)memorybram"Ã
òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_313(01)__10_308(01)__10_303(01)__10_298(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¯
ÿedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_5(10)memorybram"å
ÿedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ò
Ëedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_5(10)memorybram"ú
Ëedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_328(01)__10_323(01)__10_318(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∏
∏edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_5(10)memorybram"Ï
∏edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
–
ƒedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_5(10)memorybram"¯
ƒedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_343(01)__10_338(01)__10_333(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ê
‰edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_5(10)memorybram"ò
‰edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
à
†edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_5(10)memorybram"‘
†edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_358(01)__10_353(01)__10_348(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
®
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_5(10)memorybram"§
edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¿
¸edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_5(10)memorybram"∞
¸edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_383(01)__10_378(01)__10_373(01)__10_368(01)__10_363(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ÿ
àedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_5(10)memorybram"º
àedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
»
¿edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_5(10)memorybram"Ù
¿edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_398(01)__10_393(01)__10_388(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[25]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43890eft(0)/lut4(0)/lut(1)"names
Ä
úedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_5(10)memorybram"–
úedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_413(01)__10_408(01)__10_403(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¿
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_5(10)memorybram"
ºedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∏
¯edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_5(10)memorybram"¨
¯edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_428(01)__10_423(01)__10_418(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ÿ
»edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_5(10)memorybram"¸
»edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K

‘edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_5(10)memorybram"à
‘edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_448(01)__10_443(01)__10_438(01)__10_433(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K

îedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_5(10)memorybram"»
îedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ê
§edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_5(10)memorybram"ÿ
§edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_463(01)__10_458(01)__10_453(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∞

Ùedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_5(10)memorybram"®
Ùedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
»

Äedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_5(10)memorybram"¥
Äedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_478(01)__10_473(01)__10_468(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
à	
†edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_5(10)memorybram"‘
†edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
Ä

‹edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_5(10)memorybram"ê
‹edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_493(01)__10_488(01)__10_483(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
†	
¨edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_5(10)memorybram"‡
¨edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∏	
∏edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_5(10)memorybram"Ï
∏edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_528(01)__10_523(01)__10_518(01)__10_513(01)__10_508(01)__10_503(01)__10_498(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
t
Axi_AADDR[10]~FFeftlogic"(
Axi_AADDR[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39366eft(0)/lut4(0)/lut(1)"names
ê
‰edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_5(10)memorybram"ò
‰edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_543(01)__10_538(01)__10_533(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∞
¥edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_5(10)memorybram"Ë
¥edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
»
¿edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_5(10)memorybram"Ù
¿edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_558(01)__10_553(01)__10_548(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
à
‡edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_5(10)memorybram"î
‡edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
Ä
úedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_5(10)memorybram"–
úedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_573(01)__10_568(01)__10_563(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
†
Ïedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_5(10)memorybram"†
Ïedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∏
¯edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_5(10)memorybram"¨
¯edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_593(01)__10_588(01)__10_583(01)__10_578(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
∏
∏edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_5(10)memorybram"Ï
∏edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ÿ
»edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_5(10)memorybram"¸
»edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_608(01)__10_603(01)__10_598(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¯
òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_5(10)memorybram"Ã
òedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
ê
§edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_5(10)memorybram"ÿ
§edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_623(01)__10_618(01)__10_613(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
–
ƒedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_5(10)memorybram"¯
ƒedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
»
Äedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_5(10)memorybram"¥
Äedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_638(01)__10_633(01)__10_628(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
J
Axi_WrDataMode~FFeftlogic")
Axi_WrDataMode~FFeft(0)/ff(0)"EFX_FF
Ä
‹edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_5(10)memorybram"ê
‹edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_663(01)__10_658(01)__10_653(01)__10_648(01)__10_643(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
†
&edb_top_inst/Axi/address_counter[0]~FFeftlogic">
&edb_top_inst/Axi/address_counter[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41007eft(0)/lut4(0)/lut(1)"names
à
†edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_5(10)memorybram"‘
†edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_678(01)__10_673(01)__10_668(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
¶
pedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_5(10)memorybram"£
pedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
æ
|edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_5(10)memorybram"Ø
|edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_693(01)__10_688(01)__10_683(01)__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
t
Axi_AADDR[28]~FFeftlogic"(
Axi_AADDR[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39348eft(0)/lut4(0)/lut(1)"names
ˆ
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)memorybram"ã
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__10_5(10)#memory(0)/mem_blk(0)/ram_4096x20(0)"
EFX_RAM_5K
|
*edb_top_inst/Axi/register_conn[4993][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4993][2]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][2]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][13]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][13]~FFeft(0)/ff(0)"EFX_FF
J
Axi_RdDataMode~FFeftlogic")
Axi_RdDataMode~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4993][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][8]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/la_capture_pattern[0]~FFeftlogic"A
)edb_top_inst/Axi/la_capture_pattern[0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4993][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][9]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[26]~FFeftlogic"(
Axi_AADDR[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39350eft(0)/lut4(0)/lut(1)"names
t
Axi_AADDR[25]~FFeftlogic"(
Axi_AADDR[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39351eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][10]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][10]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][51]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4993][3]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4993][3]~FFeft(0)/ff(0)"EFX_FF
b
edb_top_inst/Axi/opcode[0]~FFeftlogic"5
edb_top_inst/Axi/opcode[0]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[23]~FFeftlogic"(
Axi_AADDR[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39353eft(0)/lut4(0)/lut(1)"names
t
Axi_AADDR[21]~FFeftlogic"(
Axi_AADDR[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39355eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][18]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][18]~FFeft(0)/ff(0)"EFX_FF
¶
)edb_top_inst/Axi/data_out_shift_reg[0]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41135eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][21]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][21]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][23]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][23]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][28]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][28]~FFeft(0)/ff(0)"EFX_FF
í
edb_top_inst/Axi/la_run_trig~FFeftlogic"7
edb_top_inst/Axi/la_run_trig~FFeft(0)/ff(0)"EFX_FF"*

LUT__40982eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][26]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][26]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[19]~FFeftlogic"(
Axi_AADDR[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39357eft(0)/lut4(0)/lut(1)"names
t
Axi_AADDR[18]~FFeftlogic"(
Axi_AADDR[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39358eft(0)/lut4(0)/lut(1)"names
}
PowerOnResetCnt[0]~FFeft
arithmetic"-
PowerOnResetCnt[0]~FFeft(0)/ff(1)"EFX_FF"$
add_5/i1eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[4993][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][52]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[17]~FFeftlogic"(
Axi_AADDR[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39359eft(0)/lut4(0)/lut(1)"names
t
Axi_AADDR[16]~FFeftlogic"(
Axi_AADDR[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39360eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[130][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][40]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][40]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][38]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][38]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][37]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][37]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][48]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[256][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[256][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][42]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][42]~FFeft(0)/ff(0)"EFX_FF
t
Axi_AADDR[13]~FFeftlogic"(
Axi_AADDR[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39363eft(0)/lut4(0)/lut(1)"names
t
Axi_AADDR[11]~FFeftlogic"(
Axi_AADDR[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39365eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][45]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][45]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[640][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[640][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][49]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][49]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMax[6]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40940eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][54]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][54]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[769][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[769][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][53]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][53]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[770][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[770][0]~FFeft(0)/ff(0)"EFX_FF
r
Axi_AADDR[8]~FFeftlogic"'
Axi_AADDR[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39368eft(0)/lut4(0)/lut(1)"names
r
Axi_AADDR[7]~FFeftlogic"'
Axi_AADDR[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39369eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4993][59]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4994][9]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][9]~FFeft(0)/ff(0)"EFX_FF
r
%U0_DDR_Reset/DdrCtrl_CFG_SEQ_START~FFeftlogic"=
%U0_DDR_Reset/DdrCtrl_CFG_SEQ_START~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4994][1]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][1]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[898][0]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[898][0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1152][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1152][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4993][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4993][63]~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[23]~FFeftlogic"+
Axi_RdStartA[23]~FFeft(0)/ff(0)"EFX_FF
r
Axi_AADDR[4]~FFeftlogic"'
Axi_AADDR[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39372eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][27]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4994][8]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][8]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1026][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1026][0]~FFeft(0)/ff(0)"EFX_FF
r
Axi_AADDR[2]~FFeftlogic"'
Axi_AADDR[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39374eft(0)/lut4(0)/lut(1)"names
p
Axi_ALEN[7]~FFeftlogic"&
Axi_ALEN[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39377eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][14]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][14]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][16]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][16]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][17]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1536][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1536][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][20]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][20]~FFeft(0)/ff(0)"EFX_FF
ì
U0_DDR_Reset/cnt[0]~FFeft
arithmetic".
U0_DDR_Reset/cnt[0]~FFeft(0)/ff(1)"EFX_FF"8
U0_DDR_Reset/sub_10/add_2/i1eft(0)/adder(1)"EFX_ADD
~
+edb_top_inst/Axi/register_conn[4994][19]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1409][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1409][0]~FFeft(0)/ff(0)"EFX_FF
p
Axi_ALEN[5]~FFeftlogic"&
Axi_ALEN[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39379eft(0)/lut4(0)/lut(1)"names
p
Axi_ALEN[4]~FFeftlogic"&
Axi_ALEN[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39380eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][24]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][24]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3457][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3457][0]~FFeft(0)/ff(0)"EFX_FF
å
U0_DDR_Reset/cnt_start[0]~FFeftlogic"4
U0_DDR_Reset/cnt_start[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39536eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][30]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][30]~FFeft(0)/ff(0)"EFX_FF
p
Axi_ALEN[2]~FFeftlogic"&
Axi_ALEN[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39382eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodMin[9]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40979eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][33]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][33]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1665][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1665][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][36]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][36]~FFeft(0)/ff(0)"EFX_FF
ì
U0_DDR_Reset/cnt[1]~FFeft
arithmetic".
U0_DDR_Reset/cnt[1]~FFeft(0)/ff(1)"EFX_FF"8
U0_DDR_Reset/sub_10/add_2/i2eft(0)/adder(1)"EFX_ADD
^
U0_DDR_Reset/rstn_dly[1]~FFeftlogic"3
U0_DDR_Reset/rstn_dly[1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1793][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1793][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][29]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][29]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1792][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1792][0]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMin[7]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40977eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodMin[6]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40976eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[1794][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1794][0]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_p1[5]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_p1[5]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMin[5]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40975eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodMin[4]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40974eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][48]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][48]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][55]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][55]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3201][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3201][0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3202][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3202][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][52]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][52]~FFeft(0)/ff(0)"EFX_FF
ì
U0_DDR_Reset/cnt[3]~FFeft
arithmetic".
U0_DDR_Reset/cnt[3]~FFeft(0)/ff(1)"EFX_FF"8
U0_DDR_Reset/sub_10/add_2/i4eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[3200][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3200][0]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][57]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][57]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMin[1]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMin[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40971eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[8]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40969eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/register_conn[4994][60]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][60]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][63]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][63]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3456][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3456][0]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[92]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[92]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/register_conn[4994][62]~FFeftlogic"C
+edb_top_inst/Axi/register_conn[4994][62]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[3458][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[3458][0]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[6]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40967eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[4]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40965eft(0)/lut4(0)/lut(1)"names
ì
U0_DDR_Reset/cnt[4]~FFeft
arithmetic".
U0_DDR_Reset/cnt[4]~FFeft(0)/ff(1)"EFX_FF"8
U0_DDR_Reset/sub_10/add_2/i5eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_p1[13]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[13]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[14]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4994][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4994][0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4865][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4865][0]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[4866][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4866][0]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[12]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[12]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[11]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[11]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[2]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40963eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[1]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_minimun_Cycle[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40962eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[4992][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[4992][0]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[54]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[54]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMin[9]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40961eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodMin[8]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40960eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[26]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[26]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[31]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[31]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[29]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[29]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[32]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[32]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[28]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[28]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_mask[1]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[1025][0]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[1025][0]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[35]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[35]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMin[5]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40957eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodMin[3]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40955eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/la_capture_pattern[1]~FFeftlogic"A
)edb_top_inst/Axi/la_capture_pattern[1]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[41]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[41]~FFeft(0)/ff(0)"EFX_FF
ì
U0_DDR_Reset/cnt[8]~FFeft
arithmetic".
U0_DDR_Reset/cnt[8]~FFeft(0)/ff(1)"EFX_FF"8
U0_DDR_Reset/sub_10/add_2/i9eft(0)/adder(1)"EFX_ADD
p
$edb_top_inst/Axi/la_trig_mask[22]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[22]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMin[2]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40954eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodMin[1]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMin[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40953eft(0)/lut4(0)/lut(1)"names
n
#edb_top_inst/Axi/la_trig_mask[4]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[4]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[61]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[61]~FFeft(0)/ff(0)"EFX_FF
î
U0_DDR_Reset/cnt[9]~FFeft
arithmetic".
U0_DDR_Reset/cnt[9]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i10eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_p1[62]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[62]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[55]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[55]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_mask[9]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[9]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_mask[6]~FFeftlogic";
#edb_top_inst/Axi/la_trig_mask[6]~FFeft(0)/ff(0)"EFX_FF
ì
U0_DDR_Reset/cnt[7]~FFeft
arithmetic".
U0_DDR_Reset/cnt[7]~FFeft(0)/ff(1)"EFX_FF"8
U0_DDR_Reset/sub_10/add_2/i8eft(0)/adder(1)"EFX_ADD
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[7]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40950eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[5]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40948eft(0)/lut4(0)/lut(1)"names
ñ
U0_DDR_Reset/cnt[10]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[10]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i11eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_p1[70]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[70]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[11]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[11]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[89]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[89]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[12]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[12]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[75]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[75]~FFeft(0)/ff(0)"EFX_FF
ñ
U0_DDR_Reset/cnt[11]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[11]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i12eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_p1[81]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[81]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[66]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[66]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[77]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[77]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[2]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40945eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodMax[7]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40941eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[1]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Maximum_Cycle[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40944eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodMax[9]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40943eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[83]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[83]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[90]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[90]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[86]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[86]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[21]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[21]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[33]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[33]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMax[5]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40939eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodMax[4]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40938eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_p1[97]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[97]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[27]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[27]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[26]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[26]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[121]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[121]~FFeft(0)/ff(0)"EFX_FF
ñ
U0_DDR_Reset/cnt[14]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[14]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i15eft(0)/adder(1)"EFX_ADD
p
$edb_top_inst/Axi/la_trig_mask[31]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[31]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_p1[99]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_p1[99]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[28]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[28]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodMax[1]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodMax[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40935eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodReg[8]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40933eft(0)/lut4(0)/lut(1)"names
ñ
U0_DDR_Reset/cnt[15]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[15]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i16eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[129]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[129]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[130]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[130]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[11]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43876eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[132]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[132]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[134]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[134]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[34]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[34]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[37]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[37]~FFeft(0)/ff(0)"EFX_FF
ñ
U0_DDR_Reset/cnt[16]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[16]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i17eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[127]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[127]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodReg[5]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40930eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodReg[1]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40926eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodReg[4]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40929eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodReg[3]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodReg[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40928eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[159]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[159]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[164]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[164]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[162]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[162]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[184]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[184]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[161]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[161]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[257]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[257]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[189]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[189]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[192]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[192]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[45]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[45]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[197]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[197]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[188]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[188]~FFeft(0)/ff(0)"EFX_FF
ñ
U0_DDR_Reset/cnt[19]~FFeft
arithmetic"/
U0_DDR_Reset/cnt[19]~FFeft(0)/ff(1)"EFX_FF"9
U0_DDR_Reset/sub_10/add_2/i20eft(0)/adder(1)"EFX_ADD
†
&U2_DdrTestStatis/CalcRdPeriodCnt[7]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40923eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodCnt[3]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40919eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodCnt[6]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40922eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcRdPeriodCnt[5]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40921eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[218]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[218]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[51]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[51]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[50]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[50]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[223]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[223]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[48]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[48]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[5]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40912eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[226]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[226]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[248]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[248]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[42]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[42]~FFeft(0)/ff(0)"EFX_FF
@
Axi0Rst_N~FFeftlogic"$
Axi0Rst_N~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcRdPeriodCnt[1]~FFeftlogic">
&U2_DdrTestStatis/CalcRdPeriodCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40917eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[9]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40916eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[250]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[250]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[280]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[280]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[253]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[253]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[255]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[255]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[58]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[58]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[61]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[61]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[227]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[227]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[59]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[59]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[6]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40913eft(0)/lut4(0)/lut(1)"names
Z
U1_DdrTest/BurstLen[0]~FFeftlogic"1
U1_DdrTest/BurstLen[0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[282]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[282]~FFeft(0)/ff(0)"EFX_FF
p
$edb_top_inst/Axi/la_trig_mask[63]~FFeftlogic"<
$edb_top_inst/Axi/la_trig_mask[63]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[285]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[285]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[292]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[292]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[186]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[186]~FFeft(0)/ff(0)"EFX_FF
r
%edb_top_inst/Axi/la_num_trigger[2]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[2]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[2]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40909eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/RdPeriodStaCnt[27]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40905eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[1]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_RdPeriod_Average_Cycle[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40908eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/RdPeriodStaCnt[29]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40907eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[313]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[313]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[318]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[318]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[316]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[316]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[319]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[319]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[287]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[287]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[20]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40898eft(0)/lut4(0)/lut(1)"names
r
%edb_top_inst/Axi/la_num_trigger[9]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[9]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[324]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[324]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[317]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[317]~FFeft(0)/ff(0)"EFX_FF
r
%edb_top_inst/Axi/la_num_trigger[1]~FFeftlogic"=
%edb_top_inst/Axi/la_num_trigger[1]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[25]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40903eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/RdPeriodStaCnt[24]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40902eft(0)/lut4(0)/lut(1)"names
t
&edb_top_inst/Axi/la_num_trigger[11]~FFeftlogic">
&edb_top_inst/Axi/la_num_trigger[11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[354]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[354]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_num_trigger[13]~FFeftlogic">
&edb_top_inst/Axi/la_num_trigger[13]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[349]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[349]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestStopEn~FFeftlogic"0
U1_DdrTest/TestStopEn~FFeft(0)/ff(0)"EFX_FF"*

LUT__39550eft(0)/lut4(0)/lut(1)"names
t
&edb_top_inst/Axi/la_window_depth[1]~FFeftlogic">
&edb_top_inst/Axi/la_window_depth[1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[345]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[345]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_num_trigger[15]~FFeftlogic">
&edb_top_inst/Axi/la_num_trigger[15]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[21]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40899eft(0)/lut4(0)/lut(1)"names
û
%U2_DdrTestStatis/RdPeriodStaCnt[6]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40884eft(0)/lut4(0)/lut(1)"names
d
U1_DdrTest/CalcStartAddr[8]~FFeftlogic"6
U1_DdrTest/CalcStartAddr[8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[360]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[360]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/la_window_depth[2]~FFeftlogic">
&edb_top_inst/Axi/la_window_depth[2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[361]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[361]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[18]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40896eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/RdPeriodStaCnt[17]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40895eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[362]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[362]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[374]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[374]~FFeft(0)/ff(0)"EFX_FF
†
&edb_top_inst/Axi/address_counter[2]~FFeftlogic">
&edb_top_inst/Axi/address_counter[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41228eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[369]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[369]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[370]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[370]~FFeft(0)/ff(0)"EFX_FF
†
&edb_top_inst/Axi/address_counter[7]~FFeftlogic">
&edb_top_inst/Axi/address_counter[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41233eft(0)/lut4(0)/lut(1)"names
†
&edb_top_inst/Axi/address_counter[4]~FFeftlogic">
&edb_top_inst/Axi/address_counter[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41230eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[368]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[368]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[14]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40892eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[393]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[393]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcBurstLen[0]~FFeftlogic"5
U1_DdrTest/CalcBurstLen[0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[367]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[367]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/RdPeriodStaCnt[12]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40890eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/RdPeriodStaCnt[10]~FFeftlogic">
&U2_DdrTestStatis/RdPeriodStaCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40888eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[380]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[380]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[382]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[382]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[11]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41237eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[394]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[394]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[385]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[385]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[388]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[388]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[384]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[384]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[390]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[390]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/RdPeriodStaCnt[8]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40886eft(0)/lut4(0)/lut(1)"names
û
%U2_DdrTestStatis/RdPeriodStaCnt[7]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40885eft(0)/lut4(0)/lut(1)"names
¢
'edb_top_inst/Axi/address_counter[15]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41242eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[45]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[45]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54236eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[396]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[396]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[398]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[398]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[19]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41250eft(0)/lut4(0)/lut(1)"names
¢
'edb_top_inst/Axi/address_counter[22]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41256eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[389]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[389]~FFeft(0)/ff(0)"EFX_FF
¢
'edb_top_inst/Axi/address_counter[20]~FFeftlogic"?
'edb_top_inst/Axi/address_counter[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41252eft(0)/lut4(0)/lut(1)"names
û
%U2_DdrTestStatis/RdPeriodStaCnt[3]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40881eft(0)/lut4(0)/lut(1)"names
≠
#U2_DdrTestStatis/RdPeriodCnt[18]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[18]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i19eft(0)/adder(1)"EFX_ADD
û
%U2_DdrTestStatis/RdPeriodStaCnt[2]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40880eft(0)/lut4(0)/lut(1)"names
û
%U2_DdrTestStatis/RdPeriodStaCnt[1]~FFeftlogic"=
%U2_DdrTestStatis/RdPeriodStaCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40879eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[406]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[406]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[413]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[413]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[409]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[409]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[20]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[20]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[366]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[366]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/RdPeriodCnt[11]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[11]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i12eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[416]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[416]~FFeft(0)/ff(0)"EFX_FF
î
 edb_top_inst/Axi/bit_count[2]~FFeftlogic"8
 edb_top_inst/Axi/bit_count[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41276eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[412]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[412]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[411]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[411]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/RdPeriodCnt[16]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[16]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i17eft(0)/adder(1)"EFX_ADD
≠
#U2_DdrTestStatis/RdPeriodCnt[15]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[15]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i16eft(0)/adder(1)"EFX_ADD
î
 edb_top_inst/Axi/bit_count[3]~FFeftlogic"8
 edb_top_inst/Axi/bit_count[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41277eft(0)/lut4(0)/lut(1)"names
ñ
!edb_top_inst/Axi/word_count[3]~FFeftlogic"9
!edb_top_inst/Axi/word_count[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41282eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[423]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[423]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[426]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[426]~FFeft(0)/ff(0)"EFX_FF
ñ
!edb_top_inst/Axi/word_count[1]~FFeftlogic"9
!edb_top_inst/Axi/word_count[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41280eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[431]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[431]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[422]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[422]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[428]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[428]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/RdPeriodCnt[12]~FFeft
arithmetic";
#U2_DdrTestStatis/RdPeriodCnt[12]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i13eft(0)/adder(1)"EFX_ADD
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[6]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40875eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[435]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[435]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[17]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[17]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[434]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[434]~FFeft(0)/ff(0)"EFX_FF
ñ
!edb_top_inst/Axi/word_count[7]~FFeftlogic"9
!edb_top_inst/Axi/word_count[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41286eft(0)/lut4(0)/lut(1)"names
´
"U2_DdrTestStatis/RdPeriodCnt[9]~FFeft
arithmetic":
"U2_DdrTestStatis/RdPeriodCnt[9]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_193/i10eft(0)/adder(1)"EFX_ADD
™
"U2_DdrTestStatis/RdPeriodCnt[8]~FFeft
arithmetic":
"U2_DdrTestStatis/RdPeriodCnt[8]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_193/i9eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[439]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[439]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[450]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[450]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[442]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[442]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[445]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[445]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextWrAddrCnt[0]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39606eft(0)/lut4(0)/lut(1)"names
ò
"edb_top_inst/Axi/word_count[13]~FFeftlogic":
"edb_top_inst/Axi/word_count[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41292eft(0)/lut4(0)/lut(1)"names
ò
"edb_top_inst/Axi/word_count[10]~FFeftlogic":
"edb_top_inst/Axi/word_count[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41289eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[444]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[444]~FFeft(0)/ff(0)"EFX_FF
™
"U2_DdrTestStatis/RdPeriodCnt[5]~FFeft
arithmetic":
"U2_DdrTestStatis/RdPeriodCnt[5]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_193/i6eft(0)/adder(1)"EFX_ADD
¶
)edb_top_inst/Axi/data_out_shift_reg[8]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54017eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[449]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[449]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[185]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[185]~FFeft(0)/ff(0)"EFX_FF
™
"U2_DdrTestStatis/RdPeriodCnt[3]~FFeft
arithmetic":
"U2_DdrTestStatis/RdPeriodCnt[3]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_193/i4eft(0)/adder(1)"EFX_ADD
™
"U2_DdrTestStatis/RdPeriodCnt[1]~FFeft
arithmetic":
"U2_DdrTestStatis/RdPeriodCnt[1]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_193/i2eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[458]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[458]~FFeft(0)/ff(0)"EFX_FF
¶
)edb_top_inst/Axi/data_out_shift_reg[3]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41433eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[461]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[461]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[471]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[471]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[463]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[463]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[466]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[466]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[462]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[462]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[468]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[468]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[8]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40877eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[7]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40876eft(0)/lut4(0)/lut(1)"names
¶
)edb_top_inst/Axi/data_out_shift_reg[7]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41594eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodReg[5]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40847eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[474]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[474]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[11]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41735eft(0)/lut4(0)/lut(1)"names
¶
)edb_top_inst/Axi/data_out_shift_reg[9]~FFeftlogic"A
)edb_top_inst/Axi/data_out_shift_reg[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41667eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[12]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41776eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[4]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40873eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[3]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_minimun_Cycle[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40872eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[479]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[479]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[490]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[490]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[482]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[482]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[15]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41890eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[485]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[485]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[18]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41996eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[484]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[484]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/WrAxiCross4K~FFeftlogic"2
U1_DdrTest/WrAxiCross4K~FFeft(0)/ff(0)"EFX_FF"*

LUT__53906eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[9]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40869eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[509]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[509]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[489]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[489]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[17]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__41963eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[7]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40867eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[5]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40865eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[20]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42072eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[497]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[497]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[498]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[498]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/AxiWrDMode~FFeftlogic"0
U1_DdrTest/AxiWrDMode~FFeft(0)/ff(0)"EFX_FF"*

LUT__39626eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[502]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[502]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[25]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42230eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[501]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[501]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[506]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[506]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[3]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40863eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[2]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Maximum_Cycle[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40862eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[26]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42257eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[47]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[47]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42989eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[500]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[500]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[511]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[511]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMax[9]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40860eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodMax[7]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40858eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[30]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42398eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[517]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[517]~FFeft(0)/ff(0)"EFX_FF
~
U1_DdrTest/AxiWrEn~FFeftlogic"-
U1_DdrTest/AxiWrEn~FFeft(0)/ff(0)"EFX_FF"*

LUT__39628eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[37]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[37]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54216eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[520]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[520]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[524]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[524]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[499]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[499]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[522]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[522]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMax[5]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40856eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodMax[4]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40855eft(0)/lut4(0)/lut(1)"names
\
U1_DdrTest/AxiWrAddr[0]~FFeftlogic"2
U1_DdrTest/AxiWrAddr[0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[549]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[549]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodMax[3]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40854eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodMax[2]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodMax[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40853eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[38]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[38]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42650eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[536]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[536]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[534]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[534]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[41]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[41]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42764eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[533]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[533]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[545]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[545]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[39]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[39]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42686eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[538]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[538]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodReg[8]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40850eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodReg[6]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40848eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[541]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[541]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[546]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[546]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[46]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[46]~FFeft(0)/ff(0)"EFX_FF"*

LUT__42948eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[120]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[120]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[48]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[48]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54247eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[553]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[553]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[554]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[554]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[559]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[559]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[544]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[544]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[556]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[556]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodReg[2]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40844eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodCnt[7]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40840eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodReg[1]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodReg[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40843eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodCnt[9]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40842eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[561]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[561]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[567]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[567]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[55]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[55]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43258eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[568]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[568]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[543]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[543]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[9]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40833eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[58]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[58]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43372eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[573]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[573]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[566]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[566]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[14]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[14]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodCnt[5]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40838eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/CalcWrPeriodCnt[4]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40837eft(0)/lut4(0)/lut(1)"names
®
*edb_top_inst/Axi/data_out_shift_reg[60]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[60]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43440eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[585]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[585]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[578]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[578]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[63]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[63]~FFeft(0)/ff(0)"EFX_FF"*

LUT__54329eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[581]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[581]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[586]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[586]~FFeft(0)/ff(0)"EFX_FF
®
*edb_top_inst/Axi/data_out_shift_reg[61]~FFeftlogic"B
*edb_top_inst/Axi/data_out_shift_reg[61]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43470eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[582]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[582]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/CalcWrPeriodCnt[1]~FFeftlogic">
&U2_DdrTestStatis/CalcWrPeriodCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40834eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[24]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40819eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[590]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[590]~FFeft(0)/ff(0)"EFX_FF
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[2]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43544eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[589]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[589]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[594]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[594]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[7]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40831eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[6]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40830eft(0)/lut4(0)/lut(1)"names
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[3]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43545eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[605]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[605]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[597]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[597]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[600]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[600]~FFeft(0)/ff(0)"EFX_FF
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[6]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43552eft(0)/lut4(0)/lut(1)"names
f
U1_DdrTest/CalcStartAddr[11]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[599]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[599]~FFeft(0)/ff(0)"EFX_FF
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[5]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43551eft(0)/lut4(0)/lut(1)"names
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[3]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40827eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[624]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[624]~FFeft(0)/ff(0)"EFX_FF
–
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[8]~FFeftlogic"V
>edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43554eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[587]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[587]~FFeft(0)/ff(0)"EFX_FF
æ
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[1]~FFeftlogic"M
5U2_DdrTestStatis/DdrTest_WrPeriod_Average_Cycle[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40825eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[28]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40823eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[611]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[611]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[10]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[10]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[614]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[614]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[18]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43564eft(0)/lut4(0)/lut(1)"names
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[14]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43560eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[619]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[619]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[615]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[615]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[621]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[621]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/WrPeriodStaCnt[26]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40821eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[25]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40820eft(0)/lut4(0)/lut(1)"names
d
U1_DdrTest/CalcStartAddr[9]~FFeftlogic"6
U1_DdrTest/CalcStartAddr[9]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/WrPeriodCnt[15]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[15]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i16eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_p1[627]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[627]~FFeft(0)/ff(0)"EFX_FF
à
U1_DdrTest/TestDdrRdEnd~FFeftlogic"2
U1_DdrTest/TestDdrRdEnd~FFeft(0)/ff(0)"EFX_FF"*

LUT__53909eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[626]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[626]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[636]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[636]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/WrPeriodStaCnt[22]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40817eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[21]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40816eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[637]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[637]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[647]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[647]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[639]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[639]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[26]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43572eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[642]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[642]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[29]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43575eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[641]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[641]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[635]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[635]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/WrPeriodStaCnt[18]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40813eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[7]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[7]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/RdBurstLen[0]~FFeftlogic"3
U1_DdrTest/RdBurstLen[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39665eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[646]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[646]~FFeft(0)/ff(0)"EFX_FF
†
&U2_DdrTestStatis/WrPeriodStaCnt[16]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40811eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[14]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40809eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[652]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[652]~FFeft(0)/ff(0)"EFX_FF
î
 U1_DdrTest/TestRdStartAddr[0]~FFeftlogic"8
 U1_DdrTest/TestRdStartAddr[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39633eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[655]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[655]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[666]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[666]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[659]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[659]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[5]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[5]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[3]~FFeftlogic"V
>edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[3]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/RdDdrReturn[0]~FFeftlogic"4
U1_DdrTest/RdDdrReturn[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39666eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[12]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40807eft(0)/lut4(0)/lut(1)"names
†
&U2_DdrTestStatis/WrPeriodStaCnt[11]~FFeftlogic">
&U2_DdrTestStatis/WrPeriodStaCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40806eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[663]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[663]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[1]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43977eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[656]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[656]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[668]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[668]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/WrPeriodStaCnt[9]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40804eft(0)/lut4(0)/lut(1)"names
û
%U2_DdrTestStatis/WrPeriodStaCnt[7]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40802eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[671]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[671]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[11]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[674]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[674]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[686]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[686]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[677]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[677]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[681]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[681]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[22]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43568eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[679]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[679]~FFeft(0)/ff(0)"EFX_FF
û
%U2_DdrTestStatis/WrPeriodStaCnt[5]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40800eft(0)/lut4(0)/lut(1)"names
û
%U2_DdrTestStatis/WrPeriodStaCnt[4]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40799eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[683]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[683]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[2]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43978eft(0)/lut4(0)/lut(1)"names
û
%U2_DdrTestStatis/WrPeriodStaCnt[3]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40798eft(0)/lut4(0)/lut(1)"names
û
%U2_DdrTestStatis/WrPeriodStaCnt[2]~FFeftlogic"=
%U2_DdrTestStatis/WrPeriodStaCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40797eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[18]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[18]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[21]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[21]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[20]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[20]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[694]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[694]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[690]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[690]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[25]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[25]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[19]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[19]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[695]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[695]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/WrPeriodCnt[18]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[18]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i19eft(0)/adder(1)"EFX_ADD
≠
#U2_DdrTestStatis/WrPeriodCnt[16]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[16]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i17eft(0)/adder(1)"EFX_ADD
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp3[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp3[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43949eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[0]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43951eft(0)/lut4(0)/lut(1)"names
`
U1_DdrTest/AxiRdStartA[0]~FFeftlogic"4
U1_DdrTest/AxiRdStartA[0]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[11]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40723eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[28]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[28]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[7]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43983eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[3]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43979eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[30]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[30]~FFeft(0)/ff(0)"EFX_FF
≠
#U2_DdrTestStatis/WrPeriodCnt[13]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[13]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i14eft(0)/adder(1)"EFX_ADD
≠
#U2_DdrTestStatis/WrPeriodCnt[12]~FFeft
arithmetic";
#U2_DdrTestStatis/WrPeriodCnt[12]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i13eft(0)/adder(1)"EFX_ADD
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[9]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43985eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[22]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43998eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[12]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43988eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[33]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[33]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[15]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43991eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[37]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[37]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[14]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43990eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_p1[633]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[633]~FFeft(0)/ff(0)"EFX_FF
´
"U2_DdrTestStatis/WrPeriodCnt[9]~FFeft
arithmetic":
"U2_DdrTestStatis/WrPeriodCnt[9]~FFeft(0)/ff(1)"EFX_FF"8
U2_DdrTestStatis/add_138/i10eft(0)/adder(1)"EFX_ADD
Ç
U1_DdrTest/RdBurstEn~FFeftlogic"/
U1_DdrTest/RdBurstEn~FFeft(0)/ff(0)"EFX_FF"*

LUT__39688eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[21]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43997eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[36]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[36]~FFeft(0)/ff(0)"EFX_FF
™
"U2_DdrTestStatis/WrPeriodCnt[7]~FFeft
arithmetic":
"U2_DdrTestStatis/WrPeriodCnt[7]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_138/i8eft(0)/adder(1)"EFX_ADD
™
"U2_DdrTestStatis/WrPeriodCnt[5]~FFeft
arithmetic":
"U2_DdrTestStatis/WrPeriodCnt[5]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_138/i6eft(0)/adder(1)"EFX_ADD
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[39]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[39]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[29]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44005eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[30]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44006eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[9]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44016eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[42]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[42]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[4]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44011eft(0)/lut4(0)/lut(1)"names
Ç
U1_DdrTest/WrBurstEn~FFeftlogic"/
U1_DdrTest/WrBurstEn~FFeft(0)/ff(0)"EFX_FF"*

LUT__39684eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[44]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[44]~FFeft(0)/ff(0)"EFX_FF
™
"U2_DdrTestStatis/WrPeriodCnt[3]~FFeft
arithmetic":
"U2_DdrTestStatis/WrPeriodCnt[3]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_138/i4eft(0)/adder(1)"EFX_ADD
™
"U2_DdrTestStatis/WrPeriodCnt[2]~FFeft
arithmetic":
"U2_DdrTestStatis/WrPeriodCnt[2]~FFeft(0)/ff(1)"EFX_FF"7
U2_DdrTestStatis/add_138/i3eft(0)/adder(1)"EFX_ADD
º
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[6]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44013eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[65]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[65]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[19]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp2[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43995eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[47]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[47]~FFeft(0)/ff(0)"EFX_FF
l
"U2_DdrTestStatis/WrPeriodCnt[0]~FFeftlogic":
"U2_DdrTestStatis/WrPeriodCnt[0]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[25]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40778eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[15]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44022eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[17]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44024eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[50]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[50]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[28]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44035eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[20]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44027eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[53]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[53]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[10]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44017eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[52]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[52]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[23]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40776eft(0)/lut4(0)/lut(1)"names
ö
#U2_DdrTestStatis/OpCycSecCnt[22]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40775eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[25]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44032eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[16]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[16]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[21]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40774eft(0)/lut4(0)/lut(1)"names
ö
#U2_DdrTestStatis/OpCycSecCnt[20]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40773eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[30]~FFeftlogic"M
5edb_top_inst/Axi/GEN_PROBE[38].trigger_cu/exp1[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44037eft(0)/lut4(0)/lut(1)"names
t
&edb_top_inst/Axi/cap_fifo_din_cu[5]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[5]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_cu[3]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[3]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[60]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[60]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[58]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[58]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[12]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[12]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_cu[1]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[1]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_cu[7]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_cu[7]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[17]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40770eft(0)/lut4(0)/lut(1)"names
ö
#U2_DdrTestStatis/OpCycSecCnt[15]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40768eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[62]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[62]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[13]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[13]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[64]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[64]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[122]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[122]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[63]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[63]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[17]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[17]~FFeft(0)/ff(0)"EFX_FF
ö
#U2_DdrTestStatis/OpCycSecCnt[13]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40766eft(0)/lut4(0)/lut(1)"names
ö
#U2_DdrTestStatis/OpCycSecCnt[11]~FFeftlogic";
#U2_DdrTestStatis/OpCycSecCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40764eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[20]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[20]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[24]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[24]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[27]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[27]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[35]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[35]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[27]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[27]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[72]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[72]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[23]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[23]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[22]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[22]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpCycSecCnt[9]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40762eft(0)/lut4(0)/lut(1)"names
ò
"U2_DdrTestStatis/OpCycSecCnt[8]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40761eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[73]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[73]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[85]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[85]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpCycSecCnt[7]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40760eft(0)/lut4(0)/lut(1)"names
ò
"U2_DdrTestStatis/OpCycSecCnt[6]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40759eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[37]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[37]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[78]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[78]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[40]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[40]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[42]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[42]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[39]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[39]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[83]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[83]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_p1[631]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_p1[631]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[47]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[47]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpCycSecCnt[3]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40756eft(0)/lut4(0)/lut(1)"names
ò
"U2_DdrTestStatis/OpCycSecCnt[1]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40754eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[82]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[82]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[52]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[52]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[53]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[53]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[94]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[94]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpCycSecCnt[0]~FFeftlogic":
"U2_DdrTestStatis/OpCycSecCnt[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40753eft(0)/lut4(0)/lut(1)"names
ò
"U2_DdrTestStatis/OpEfficCnt[24]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40736eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[86]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[86]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[63]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[63]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[61]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[61]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[89]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[89]~FFeft(0)/ff(0)"EFX_FF
f
U1_DdrTest/CalcStartAddr[31]~FFeftlogic"7
U1_DdrTest/CalcStartAddr[31]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[91]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[91]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[62]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[62]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[45]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[45]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[21]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40733eft(0)/lut4(0)/lut(1)"names
ò
"U2_DdrTestStatis/OpEfficCnt[19]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40731eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[69]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[69]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[93]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[93]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[72]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[72]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[90]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[90]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[94]~FFeftlogic"W
?edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[94]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[76]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[76]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[77]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[77]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[82]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[82]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[67]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[67]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[79]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[79]~FFeft(0)/ff(0)"EFX_FF
ò
"U2_DdrTestStatis/OpEfficCnt[16]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40728eft(0)/lut4(0)/lut(1)"names
ò
"U2_DdrTestStatis/OpEfficCnt[12]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40724eft(0)/lut4(0)/lut(1)"names
ò
"U2_DdrTestStatis/OpEfficCnt[15]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40727eft(0)/lut4(0)/lut(1)"names
ò
"U2_DdrTestStatis/OpEfficCnt[14]~FFeftlogic":
"U2_DdrTestStatis/OpEfficCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40726eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_cu[84]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[84]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[91]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[91]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[101]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[101]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[121]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[121]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[44]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[44]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][13]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][13]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[96]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[96]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[98]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[98]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[99]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[99]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[14]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[14]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_cu[89]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_cu[89]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[101]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[101]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/OpEfficCnt[8]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40720eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/OpEfficCnt[4]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40716eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/OpEfficCnt[7]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40719eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/OpEfficCnt[6]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40718eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[124]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[124]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[15]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[15]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[130]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[130]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[131]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[131]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[12]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[12]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[44]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[44]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40709eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[133]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[133]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[153]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[153]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[131]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[131]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[129]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[129]~FFeft(0)/ff(0)"EFX_FF
ñ
!U2_DdrTestStatis/OpEfficCnt[2]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40714eft(0)/lut4(0)/lut(1)"names
ñ
!U2_DdrTestStatis/OpEfficCnt[1]~FFeftlogic"9
!U2_DdrTestStatis/OpEfficCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40713eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[155]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[155]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[184]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[184]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[158]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[158]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[155]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[155]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[161]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[161]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[185]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[185]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[153]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[153]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[156]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[156]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[45]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[45]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40710eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[30]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40695eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[190]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[190]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[192]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[192]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[189]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[189]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[162]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[162]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[42]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[42]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40707eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[41]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[41]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40706eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[194]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[194]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[223]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[223]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[197]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[197]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[184]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[184]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[218]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[218]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[187]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[187]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[217]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[217]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[19]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[19]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[38]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[38]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40703eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[196]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[196]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[222]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[222]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[187]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[187]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[36]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[36]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40701eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[34]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[34]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40699eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[248]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[248]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[191]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[191]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[251]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[251]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[280]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[280]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[253]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[253]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[256]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[256]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[252]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[252]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[258]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[258]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[32]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[32]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40697eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[31]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40696eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[195]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[195]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[283]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[283]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[217]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[217]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[197]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[197]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[288]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[288]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[28]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40693eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[27]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40692eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[289]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[289]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[224]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[224]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[220]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[220]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[313]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[313]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[24]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[319]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[319]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[221]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[221]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[287]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[287]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[23]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40689eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[351]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[351]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[318]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[318]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[317]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[317]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[21]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40687eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[19]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40685eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[323]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[323]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[326]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[326]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[228]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[228]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[27]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[344]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[344]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[250]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[250]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[343]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[343]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[348]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[348]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[17]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40683eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[16]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40682eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[251]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[251]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[49]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[342]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[342]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[353]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[353]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[14]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40680eft(0)/lut4(0)/lut(1)"names
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[12]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40678eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[255]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[255]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[359]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[359]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[28]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[28]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[78]~FFeft(0)/ff(0)"EFX_FF
º
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[11]~FFeftlogic"L
4U2_DdrTestStatis/DdrTest_Operate_Actual_Cycle[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__40677eft(0)/lut4(0)/lut(1)"names
}
PowerOnResetCnt[5]~FFeft
arithmetic"-
PowerOnResetCnt[5]~FFeft(0)/ff(1)"EFX_FF"$
add_5/i6eft(0)/adder(1)"EFX_ADD
“
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[21]~FFeftlogic"W
?edb_top_inst/Axi/axi_crc_i/edb_top_inst/Axi/crc_data_out[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43567eft(0)/lut4(0)/lut(1)"names
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[79]~FFeft(0)/ff(0)"EFX_FF
}
PowerOnResetCnt[3]~FFeft
arithmetic"-
PowerOnResetCnt[3]~FFeft(0)/ff(1)"EFX_FF"$
add_5/i4eft(0)/adder(1)"EFX_ADD
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[80]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[81]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[50]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[76]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[72]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[73]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[65]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[70]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[66]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[67]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[51]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[63]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[59]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[60]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[52]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[57]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[53]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[54]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[211].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[211].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[46]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[42]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[43]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[35]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[40]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[36]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[37]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[21]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[33]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[29]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[30]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[22]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[363]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[363]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[24]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[29]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[29]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[19]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[15]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[16]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[8]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[13]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[9]~FFeft(0)/ff(0)"EFX_FF
û
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FFeftlogic"S
;edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[10]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[30]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[30]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[6]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[2]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[3]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[31]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[31]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/debug_hub_inst/module_id_reg[3]~FFeftlogic"G
/edb_top_inst/debug_hub_inst/module_id_reg[3]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/debug_hub_inst/module_id_reg[0]~FFeftlogic"G
/edb_top_inst/debug_hub_inst/module_id_reg[0]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FFeftlogic"R
:edb_top_inst/debug_hub_inst/edb_top_inst/edb_user_dr[0]~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[5]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[5]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[368]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[368]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[23]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[23]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[24]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[24]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[16]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[16]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[21]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[21]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[17]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[17]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[18]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[18]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[2]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[2]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[14]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[14]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[10]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[10]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[281]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[281]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[3]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[3]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[8]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[8]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[4]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[4]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[5]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[5]~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[6]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[6]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[0]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgEndAddr[0]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[28]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[28]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[29]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[29]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[21]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[21]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[26]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[26]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[22]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[22]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[23]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[23]~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[7]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[7]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[19]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[19]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[15]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[15]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[16]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[16]~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[8]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[8]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[13]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[13]~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[9]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[9]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[10]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[10]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[211].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][3]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[211].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][3]~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[3]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[3]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[31]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[31]~FFeft(0)/ff(0)"EFX_FF
í
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[0]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/CfgStartAddr[0]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[24]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[24]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[29]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[29]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[25]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[25]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[26]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[26]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[10]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[10]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[22]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[22]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[18]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[18]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[19]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[19]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcEndAddr[30]~FFeftlogic"5
U1_DdrTest/CalcEndAddr[30]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[16]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[16]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[12]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[12]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[13]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[13]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[230].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][6]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[230].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][6]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[8]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[8]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[4]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[4]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[5]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[5]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[5]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[5]~FFeft(0)/ff(0)"EFX_FF
é
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[2]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/CfgTestLen[2]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[6]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[6]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[7]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[7]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[230].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[230].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[282]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[282]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgTestMode[1]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgTestMode[1]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[0]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgBurstLen[0]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[231].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[231].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/DdrTest/vio_core_inst/CfgDataMode[1]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/CfgDataMode[1]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[231].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][7]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[231].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][7]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[231].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[231].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[211].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[211].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[229].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[229].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[228].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][4]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[228].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][4]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[228].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[228].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[226].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[226].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[227].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[227].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[226].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][2]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[226].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][2]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[226].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[226].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[221].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][13]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[221].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][13]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[225].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][1]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[225].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[377]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[377]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[224].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][0]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[224].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[14][0]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[221].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[221].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[223].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][15]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[223].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][15]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[222].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[222].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[222].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][14]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[222].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][14]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[212].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[212].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[220].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[220].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[219].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][11]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[219].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][11]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[219].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[219].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[217].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[217].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[380]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[380]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[217].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][9]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[217].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][9]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[217].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[217].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[212].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][4]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[212].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][4]~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[216].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][8]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[216].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][8]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[215].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[215].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[215].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][7]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[215].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][7]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[212].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[212].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[214].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][6]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[214].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][6]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[213].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[213].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[362]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[362]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[61].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[210].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][2]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[210].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][2]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[209].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[209].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[209].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][1]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[209].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][1]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[206].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[206].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[208].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][0]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[208].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[13][0]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[207].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[207].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[207].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][15]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[207].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][15]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[202].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[202].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[206].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[206].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[204].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[204].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[205].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[205].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[202].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][10]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[202].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][10]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[204].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[204].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[383]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[383]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[203].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[203].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[192].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[192].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[201].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][9]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[201].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][9]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[200].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[200].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[200].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][8]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[200].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][8]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[197].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[197].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[199].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][7]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[199].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][7]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[198].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[198].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[198].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][6]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[198].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][6]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[193].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[193].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[197].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[197].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[195].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[195].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[196].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[196].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[193].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][1]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[193].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[12][1]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[195].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[195].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[193].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[193].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[194].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[194].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[174].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[174].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[287]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[287]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[190].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[190].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[191].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[191].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[188].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][12]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[188].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][12]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[190].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[190].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[188].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[188].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[189].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[189].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[183].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[183].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[187].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[187].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[186].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][10]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[186].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][10]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[388]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[388]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[184].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[184].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[185].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[185].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[184].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][8]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[184].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][8]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[184].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[184].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[174].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][14]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[174].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][14]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[183].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[183].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[181].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[181].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[182].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[182].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[179].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][3]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[179].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][3]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[181].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[181].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[179].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[179].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[180].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[180].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[174].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[174].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[178].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[178].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[177].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][1]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[177].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[11][1]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[177].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[177].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[175].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[175].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[176].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[176].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[175].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][15]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[175].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][15]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[175].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[175].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[136].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[136].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[173].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][13]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[173].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][13]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[172].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[172].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[172].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][12]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[172].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][12]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[169].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[169].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[171].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][11]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[171].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][11]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[170].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[170].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ª
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[170].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][10]~FFeftlogic"°
àedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[170].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][10]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[165].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[165].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[169].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[169].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[167].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[167].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[168].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[168].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[292]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[292]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[167].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[167].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[165].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[165].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[166].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[166].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[155].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[155].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[164].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][4]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[164].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][4]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[163].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[163].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[163].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][3]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[163].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][3]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[160].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[160].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[162].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][2]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[162].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][2]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[161].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[161].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[161].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][1]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[161].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[10][1]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[156].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[156].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[392]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[392]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[158].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[158].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[159].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[159].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[156].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][12]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[156].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][12]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[158].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[158].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[156].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[156].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[157].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[157].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[137].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[137].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[155].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[155].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[153].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[153].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[154].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[154].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[151].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][7]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[151].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][7]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[153].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[153].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[151].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[151].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[152].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[152].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[146].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[146].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[150].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[150].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcBurstLen[1]~FFeftlogic"5
U1_DdrTest/CalcBurstLen[1]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[149].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[149].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[147].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[147].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[148].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[148].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[147].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][3]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[147].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[9][3]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[147].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[147].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[137].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][9]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[137].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][9]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[146].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[146].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[144].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[144].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[145].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[145].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[142].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][14]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[142].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][14]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[397]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[397]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[142].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[142].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[143].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[143].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[137].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[137].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[141].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[141].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[140].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][12]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[140].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][12]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[140].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[140].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[138].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[138].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[139].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[139].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[138].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][10]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[138].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][10]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[313]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[313]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[136].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[136].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[134].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[134].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[135].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[135].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[132].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][4]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[132].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][4]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[134].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[134].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[132].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[132].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[133].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[133].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[127].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[127].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[131].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[131].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[130].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][2]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[130].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][2]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[130].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[130].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
N
Axi_RdStartA[22]~FFeftlogic"+
Axi_RdStartA[22]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[129].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[129].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[128].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][0]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[128].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[8][0]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[128].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[128].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[118].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][6]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[118].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][6]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[127].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[127].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[125].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[125].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[126].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[126].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[123].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][11]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[123].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][11]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[125].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[125].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[123].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[123].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[124].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[124].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[118].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[118].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[317]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[317]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[121].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][9]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[121].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][9]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[121].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[121].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[119].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[119].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[120].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[120].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[119].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][7]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[119].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][7]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[119].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[119].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[117].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[117].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[116].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][4]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[116].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][4]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[116].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[116].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[115].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[115].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][2]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][2]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[114].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][13]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][13]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][1]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[113].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][1]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[318]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[318]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][0]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[112].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[7][0]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[109].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][15]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[111].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][15]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][14]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[110].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][14]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[108].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
π
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][11]~FFeftlogic"†
áedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][11]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[107].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[403]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[403]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][9]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][9]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[105].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][4]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][4]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][8]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[104].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][8]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][7]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[103].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][7]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[100].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][6]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[102].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[6][6]~FFeft(0)/ff(0)"EFX_FF
Œ
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FFeftlogic"k
Sedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[101].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[319]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[319]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][14]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][14]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[99].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[98].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][15]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][15]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[97].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[95].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[408]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[408]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[320]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[320]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[94].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][13]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][13]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[93].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[92].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][11]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][11]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[91].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][1]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][1]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[90].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[89].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][6]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][6]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[88].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[86].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[87].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[81].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[85].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][4]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][4]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[84].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[83].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][2]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[5][2]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[82].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[62].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[80].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][15]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][15]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[79].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[78].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][13]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][13]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[77].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][8]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][8]~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][12]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[76].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][12]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][11]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[75].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][11]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[72].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][10]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[74].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][10]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][9]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[73].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][9]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[71].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][6]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][6]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[70].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[69].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][4]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][4]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[68].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][15]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][15]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][3]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[67].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][3]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][2]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[66].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][2]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[63].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][1]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[65].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][1]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[321]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[321]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][0]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[64].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[4][0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[559]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[559]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[446]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[446]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[561]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[561]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[442]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[442]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[563]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[563]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[441]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[441]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[565]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[565]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[434]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[434]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[567]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[567]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[436]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[436]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[569]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[569]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[432]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[432]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[571]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[571]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[431]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[431]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[573]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[573]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[418]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[418]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[575]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[575]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[426]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[426]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[577]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[577]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[421]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[421]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[579]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[579]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp5~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43588eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[581]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[581]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[413]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[413]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[583]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[583]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[416]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[416]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[585]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[585]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[27]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39797eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[587]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[587]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[411]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[411]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[589]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[589]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][51]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[591]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[591]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][60]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[593]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[593]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][58]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[595]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[595]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[400]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[400]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[597]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[597]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][54]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[599]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[599]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[395]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[395]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[601]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[601]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][53]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[603]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[603]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[390]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[390]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[605]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[605]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][46]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[607]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[607]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][50]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[609]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[609]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[380]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[380]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[611]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[611]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[23]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39789eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[613]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[613]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[372]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[372]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[615]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[615]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][45]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[617]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[617]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][43]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[619]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[619]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[370]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[370]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[621]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[621]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[291]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[291]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[623]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[623]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[363]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[363]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[625]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[625]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][37]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[627]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[627]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[358]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[358]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[629]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[629]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][33]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[631]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[631]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[353]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[353]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[633]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[633]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][32]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[635]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[635]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[348]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[348]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[637]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[637]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][25]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[639]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[639]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][29]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[641]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[641]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[643]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[643]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[324]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[324]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[645]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[645]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][23]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[647]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[647]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[649]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[649]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][22]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[651]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[651]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[314]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[314]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[653]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[653]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][9]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[655]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[655]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[289]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[289]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[657]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[657]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][16]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[659]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[659]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[284]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[284]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[661]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[661]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][12]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[663]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[663]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[260]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[260]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[665]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[665]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[256]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[256]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[667]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[667]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[669]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[669]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][4]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[671]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[671]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[673]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[673]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][6]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[675]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[675]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[226]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[226]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[677]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[677]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[679]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[679]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[221]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[221]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[681]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[681]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[683]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[683]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[198]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[198]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[685]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[685]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[55]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[55]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[687]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[687]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][60]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[689]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[689]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][58]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[691]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[691]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[186]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[186]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[693]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[693]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][54]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[695]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[695]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][55]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_tu[1]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[1]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][53]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_tu[3]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[3]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[157]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[157]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_tu[5]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[5]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][46]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_tu[7]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[7]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][50]~FFeft(0)/ff(0)"EFX_FF
t
&edb_top_inst/Axi/cap_fifo_din_tu[9]~FFeftlogic">
&edb_top_inst/Axi/cap_fifo_din_tu[9]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[130]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[130]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[11]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[11]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[129]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[129]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[13]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[13]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[122]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[122]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[15]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][45]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[17]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[17]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[120]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[120]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[19]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[19]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextWrAddrCnt[6]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39760eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_tu[21]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[21]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[77]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[77]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[23]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[23]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[95]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[95]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[25]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[25]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[91]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[91]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[27]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[27]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][37]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[29]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[29]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[83]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[83]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[31]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[31]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextWrAddrCnt[4]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39758eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_tu[33]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[33]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[81]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[81]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[35]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[35]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][32]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[37]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[37]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[67]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[67]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[39]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[39]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[75]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[75]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[41]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[41]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][27]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][27]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[43]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[43]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[70]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[70]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[45]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][23]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][23]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[47]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[47]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[65]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[65]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[49]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[49]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[61]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[61]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[51]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[51]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][22]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[53]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[53]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[14]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[14]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[55]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[55]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[31]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39750eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_tu[57]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[57]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[49]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[49]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[59]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[59]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][16]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[61]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[61]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[41]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[41]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[63]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[63]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[44]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[44]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[65]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[65]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[39]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[39]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[67]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[67]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][11]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[69]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[69]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[25]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[25]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[71]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[71]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[33]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[33]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[73]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[73]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[29]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[29]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[75]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[75]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[257][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][6]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[77]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[77]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[21]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[21]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[79]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[79]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[23]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[23]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[81]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[81]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[19]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[19]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[83]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[83]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[257][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][1]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[85]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[85]~FFeft(0)/ff(0)"EFX_FF
µ
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][7]~FFeft
arithmetic"p
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][7]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i5eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[87]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[87]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/data_in_p1~FFeftlogic"N
6edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/data_in_p1~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[89]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[89]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[8]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[8]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[91]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[91]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[7]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[7]~FFeft(0)/ff(0)"EFX_FF
v
'edb_top_inst/Axi/cap_fifo_din_tu[93]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[93]~FFeft(0)/ff(0)"EFX_FF
∏
Yedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][13]~FFeft
arithmetic"q
Yedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][13]~FFeft(0)/ff(1)"EFX_FF"W
;edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i11eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[95]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[95]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp3~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp3~FFeft(0)/ff(0)"EFX_FF"*

LUT__43578eft(0)/lut4(0)/lut(1)"names
v
'edb_top_inst/Axi/cap_fifo_din_tu[97]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[97]~FFeft(0)/ff(0)"EFX_FF
∑
Yedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][11]~FFeft
arithmetic"q
Yedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][11]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i9eft(0)/adder(1)"EFX_ADD
v
'edb_top_inst/Axi/cap_fifo_din_tu[99]~FFeftlogic"?
'edb_top_inst/Axi/cap_fifo_din_tu[99]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[24]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39743eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[101]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[101]~FFeft(0)/ff(0)"EFX_FF
ó
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[3]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_10/i4eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[121]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[121]~FFeft(0)/ff(0)"EFX_FF
µ
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][5]~FFeft
arithmetic"p
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][5]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i3eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[123]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[123]~FFeft(0)/ff(0)"EFX_FF
ó
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[7]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_10/i8eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[125]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[125]~FFeft(0)/ff(0)"EFX_FF
ó
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[6]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_10/i7eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[127]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[127]~FFeft(0)/ff(0)"EFX_FF
ñ
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[8]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_8/i9eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[129]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[129]~FFeft(0)/ff(0)"EFX_FF
ó
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[1]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_10/i2eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[131]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[131]~FFeft(0)/ff(0)"EFX_FF
ñ
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[6]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_8/i7eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[133]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[133]~FFeft(0)/ff(0)"EFX_FF
ñ
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[5]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_8/i6eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[152]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[152]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][30]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][30]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[154]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[154]~FFeft(0)/ff(0)"EFX_FF
 
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[6]~FFeft
arithmetic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[6]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_7/i7eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[156]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[156]~FFeft(0)/ff(0)"EFX_FF
 
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[2]~FFeft
arithmetic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[2]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_7/i3eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[158]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[158]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][47]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[160]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[160]~FFeft(0)/ff(0)"EFX_FF
∫
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FFeftlogic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[162]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[162]~FFeft(0)/ff(0)"EFX_FF
ÿ
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][3]~FFeftlogic"p
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[164]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[164]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/la_biu_inst/axi_fsm_state[1]~FFeftlogic"H
0edb_top_inst/Axi/la_biu_inst/axi_fsm_state[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44471eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[185]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[185]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][42]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[187]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[187]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[50]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[50]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44393eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[189]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[189]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[58]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[58]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44430eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[191]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[191]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][37]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[193]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[193]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[53]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[53]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44405eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[195]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[195]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][33]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[197]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[197]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[48]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[48]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44385eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[217]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[217]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][32]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[219]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[219]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[43]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[43]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44365eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[221]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[221]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[13]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39732eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[223]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[223]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[37]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[37]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44341eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[225]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[225]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[33]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[33]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44325eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[227]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[227]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[32]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[32]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44321eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[248]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[248]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[25]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44293eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[250]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[250]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[27]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44301eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[252]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[252]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[23]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44285eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[254]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[254]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[22]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44281eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[256]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[256]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[9]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44229eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[258]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[258]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[17]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44261eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[260]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[260]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[12]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44241eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[281]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[281]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][16]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[283]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[283]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[4]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44209eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[285]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[285]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[7]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44221eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[287]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[287]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[11]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39730eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[289]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[289]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[2]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44201eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[291]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[291]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][51]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[312]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[312]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/row_addr[4]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[4]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[314]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[314]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/row_addr[0]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[316]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[316]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/col_addr[3]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/col_addr[3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[318]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[318]~FFeft(0)/ff(0)"EFX_FF
ú
:edb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/biu_ready~FFeftlogic"R
:edb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/biu_ready~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[320]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[320]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[130][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[322]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[322]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/la_biu_inst/axi_fsm_state[0]~FFeftlogic"H
0edb_top_inst/Axi/la_biu_inst/axi_fsm_state[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44170eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[324]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[324]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[0]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44169eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[326]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[326]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/la_biu_inst/run_trig_imdt_p1~FFeftlogic"H
0edb_top_inst/Axi/la_biu_inst/run_trig_imdt_p1~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[342]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[342]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/la_biu_inst/str_sync_wbff2q~FFeftlogic"G
/edb_top_inst/Axi/la_biu_inst/str_sync_wbff2q~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[344]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[344]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstCnt[7]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39726eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[346]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[346]~FFeft(0)/ff(0)"EFX_FF
ê
4edb_top_inst/Axi/la_biu_inst/cap_buf_read_done_p2~FFeftlogic"L
4edb_top_inst/Axi/la_biu_inst/cap_buf_read_done_p2~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[348]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[348]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstCnt[6]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39725eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[350]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[350]~FFeft(0)/ff(0)"EFX_FF
Æ
-edb_top_inst/Axi/la_biu_inst/curr_state[0]~FFeftlogic"E
-edb_top_inst/Axi/la_biu_inst/curr_state[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44160eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[352]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[352]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[693]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[693]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[354]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[354]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[692]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[692]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[356]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[356]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][41]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[358]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[358]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[686]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[686]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[360]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[360]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][48]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[362]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[362]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[681]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[681]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[364]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[364]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][44]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[366]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[366]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[676]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[676]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[368]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[368]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][43]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[370]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[370]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[671]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[671]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[372]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[372]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][36]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[374]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[374]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][40]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[376]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[376]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][38]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][38]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[378]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[378]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[661]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[661]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[380]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[380]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][34]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[382]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[382]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][35]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][35]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[384]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[384]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][33]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][33]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[386]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[386]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[651]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[651]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[388]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[388]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[562]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[562]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[390]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[390]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][29]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][29]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[392]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[392]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[639]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[639]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[394]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[394]~FFeft(0)/ff(0)"EFX_FF
õ
U1_DdrTest/TestBurstLen[11]~FFeft
arithmetic"6
U1_DdrTest/TestBurstLen[11]~FFeft(0)/ff(1)"EFX_FF"0
U1_DdrTest/add_24/i7eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[396]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[396]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[631]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[631]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[398]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[398]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][24]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][24]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[400]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[400]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][22]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[402]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[402]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[629]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[629]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[404]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[404]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[615]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[615]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[406]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[406]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[623]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[623]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[408]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[408]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[619]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[619]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[410]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[410]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[618]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[618]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[412]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[412]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[611]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[611]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[414]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[414]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][14]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[416]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[416]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[609]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[609]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[418]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[418]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[608]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[608]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[420]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[420]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[128][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[128][1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[422]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[422]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[602]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[602]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[424]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[424]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[598]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[598]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[426]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[426]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][6]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[428]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[428]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[590]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[590]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[430]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[430]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[592]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[592]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[432]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[432]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[588]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[588]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[434]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[434]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[436]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[436]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[574]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[574]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[438]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[438]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[582]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[582]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[440]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[440]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[694]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[694]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[442]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[442]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[577]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[577]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[444]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[444]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[690]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[690]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[446]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[446]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[572]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[572]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[448]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[448]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[689]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[689]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[450]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[450]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[567]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[567]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[452]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[452]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[521]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[521]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[454]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[454]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[560]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[560]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[456]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[456]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[556]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[556]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[458]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[458]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[683]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[683]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[460]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[460]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[548]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[548]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[462]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[462]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[27]~FFeftlogic"1
U1_DdrTest/EndAddr[27]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[464]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[464]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[546]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[546]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[466]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[466]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[678]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[678]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[468]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[468]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[532]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[532]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[470]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[470]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[540]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[540]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[472]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[472]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[673]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[673]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[474]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[474]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[535]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[535]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[476]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[476]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[669]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[669]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[478]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[478]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[530]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[530]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[480]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[480]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[526]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[526]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[482]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[482]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[668]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[668]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[484]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[484]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[501]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[501]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[486]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[486]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[519]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[519]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[488]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[488]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[515]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[515]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[490]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[490]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[514]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[514]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[492]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[492]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[507]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[507]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[494]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[494]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[660]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[660]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[496]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[496]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[505]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[505]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[498]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[498]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[504]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[504]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[500]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[500]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[649]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[649]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[657]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[657]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[506]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[506]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[21]~FFeftlogic"1
U1_DdrTest/EndAddr[21]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[659]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[659]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[654]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[654]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[653]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[653]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[508]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[508]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[518]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[518]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[22]~FFeftlogic"1
U1_DdrTest/EndAddr[22]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[513]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[513]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[662]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[662]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[23]~FFeftlogic"1
U1_DdrTest/EndAddr[23]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[512]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[512]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[661]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[661]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[650]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[650]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[424]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[424]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[525]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[525]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[527]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[527]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[667]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[667]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[528]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[528]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[646]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[646]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[645]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[645]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[529]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[529]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[539]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[539]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[671]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[671]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[534]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[534]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[25]~FFeftlogic"1
U1_DdrTest/EndAddr[25]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[675]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[675]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[672]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[672]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[533]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[533]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[642]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[642]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[557]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[557]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[538]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[538]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[666]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[666]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[640]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[640]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[638]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[638]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[544]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[544]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[547]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[547]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[679]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[679]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[684]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[684]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[550]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[550]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[16]~FFeftlogic"1
U1_DdrTest/EndAddr[16]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[549]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[549]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[682]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[682]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[636]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[636]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[635]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[635]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[554]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[554]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][4]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[553]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[553]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[28]~FFeftlogic"1
U1_DdrTest/EndAddr[28]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[633]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[633]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[631]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[631]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[686]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[686]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[566]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[566]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[29]~FFeftlogic"1
U1_DdrTest/EndAddr[29]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[576]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[576]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[569]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[569]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[691]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[691]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[565]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[565]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[564]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[564]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[629]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[629]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[628]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[628]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[692]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[692]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[12]~FFeftlogic"1
U1_DdrTest/EndAddr[12]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[627]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[627]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[626]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[626]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[578]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[578]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[583]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[583]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[696]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[696]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[13]~FFeftlogic"1
U1_DdrTest/EndAddr[13]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[580]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[580]~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/TestBurstLen[5]~FFeftlogic"5
U1_DdrTest/TestBurstLen[5]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[687]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[687]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[128][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[128][2]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[623]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[623]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[621]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[621]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[589]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[589]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[591]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[591]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][3]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[667]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[667]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[584]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[584]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][5]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[619]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[619]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[617]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[617]~FFeft(0)/ff(0)"EFX_FF
ô
U1_DdrTest/TestBurstLen[6]~FFeft
arithmetic"5
U1_DdrTest/TestBurstLen[6]~FFeft(0)/ff(1)"EFX_FF"0
U1_DdrTest/add_24/i2eft(0)/adder(1)"EFX_ADD
x
(edb_top_inst/Axi/cap_fifo_din_tu[601]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[601]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[129][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[129][8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[613]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[613]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/EndAddr[11]~FFeftlogic"1
U1_DdrTest/EndAddr[11]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][11]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][11]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[563]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[563]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[606]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[606]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[615]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[615]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[614]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[614]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][12]~FFeft(0)/ff(0)"EFX_FF
õ
U1_DdrTest/TestBurstLen[10]~FFeft
arithmetic"6
U1_DdrTest/TestBurstLen[10]~FFeft(0)/ff(1)"EFX_FF"0
U1_DdrTest/add_24/i6eft(0)/adder(1)"EFX_ADD
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[613]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[613]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[612]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[612]~FFeft(0)/ff(0)"EFX_FF
ô
U1_DdrTest/TestBurstLen[8]~FFeft
arithmetic"5
U1_DdrTest/TestBurstLen[8]~FFeft(0)/ff(1)"EFX_FF"0
U1_DdrTest/add_24/i4eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[129][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][17]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][16]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][16]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[620]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[620]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[616]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[616]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[627]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[627]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][18]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[609]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[609]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[607]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[607]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[624]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[624]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][21]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[628]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[628]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[29]~FFeftlogic"3
U1_DdrTest/StartAddr[29]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[606]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[606]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[605]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[605]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[632]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[632]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][26]~FFeft(0)/ff(0)"EFX_FF
X
U1_DdrTest/EndAddr[8]~FFeftlogic"0
U1_DdrTest/EndAddr[8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[638]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[638]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][20]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[520]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[520]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[637]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[637]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[636]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[636]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[602]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[602]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[600]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[600]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[642]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[642]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[645]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[645]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[31]~FFeftlogic"3
U1_DdrTest/StartAddr[31]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][39]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][32]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][32]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[652]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[652]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[653]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[653]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[30]~FFeftlogic"3
U1_DdrTest/StartAddr[30]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[648]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[648]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[654]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[654]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[597]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[597]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[593]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[593]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[596]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[596]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[595]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[595]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][37]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][37]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[664]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[664]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstCnt[2]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39721eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_tu[665]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[665]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[658]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[658]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][50]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[647]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[647]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][42]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[591]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[591]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[589]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[589]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[672]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[672]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[675]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[675]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][45]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][50]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][50]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[28]~FFeftlogic"3
U1_DdrTest/StartAddr[28]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[680]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[680]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[668]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[668]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstCnt[4]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39723eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[587]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[587]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[586]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[586]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[682]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[682]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][59]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[585]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[585]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[584]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[584]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[687]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[687]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][54]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][53]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][53]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[694]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[694]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[690]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[690]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/la_biu_inst/run_trig_imdt_p2~FFeftlogic"H
0edb_top_inst/Axi/la_biu_inst/run_trig_imdt_p2~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][52]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[695]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[695]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[581]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[581]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[579]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[579]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/run_trig_p2~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/run_trig_p2~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/la_biu_inst/cap_buf_read_done_p1~FFeftlogic"L
4edb_top_inst/Axi/la_biu_inst/cap_buf_read_done_p1~FFeft(0)/ff(0)"EFX_FF"*

LUT__40981eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[129][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][58]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[22]~FFeftlogic"3
U1_DdrTest/StartAddr[22]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[578]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[578]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[577]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[577]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][60]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][60]~FFeft(0)/ff(0)"EFX_FF
Ñ
.edb_top_inst/Axi/la_biu_inst/rdy_sync_tff2q~FFeftlogic"F
.edb_top_inst/Axi/la_biu_inst/rdy_sync_tff2q~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[25]~FFeftlogic"3
U1_DdrTest/StartAddr[25]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][63]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_tu[688]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_tu[688]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[129][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[129][62]~FFeft(0)/ff(0)"EFX_FF
ä
U1_DdrTest/WrBurstCnt[8]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39727eft(0)/lut4(0)/lut(1)"names
Ç
-edb_top_inst/Axi/la_biu_inst/rdy_sync_tff2~FFeftlogic"E
-edb_top_inst/Axi/la_biu_inst/rdy_sync_tff2~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[574]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[574]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[572]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[572]~FFeft(0)/ff(0)"EFX_FF
Æ
-edb_top_inst/Axi/la_biu_inst/curr_state[1]~FFeftlogic"E
-edb_top_inst/Axi/la_biu_inst/curr_state[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44183eft(0)/lut4(0)/lut(1)"names
ä
U1_DdrTest/WrBurstCnt[9]~FFeftlogic"3
U1_DdrTest/WrBurstCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39728eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/StartAddr[24]~FFeftlogic"3
U1_DdrTest/StartAddr[24]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[5]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44213eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/la_biu_inst/col_addr[2]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/col_addr[2]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[130][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][6]~FFeft(0)/ff(0)"EFX_FF
~
+edb_top_inst/Axi/la_biu_inst/row_addr[1]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[1]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[23]~FFeftlogic"3
U1_DdrTest/StartAddr[23]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[130][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][4]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[130][7]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][7]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[569]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[569]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[565]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[565]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[568]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[568]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[567]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[567]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[1]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44197eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][12]~FFeft(0)/ff(0)"EFX_FF
÷
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[6]~FFeftlogic"Y
Aedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44217eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][10]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[15]~FFeftlogic"3
U1_DdrTest/StartAddr[15]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[564]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[564]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[563]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[563]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[12]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39731eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][17]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[16]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44257eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][15]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][20]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[15]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44253eft(0)/lut4(0)/lut(1)"names
~
+edb_top_inst/Axi/la_biu_inst/row_addr[7]~FFeftlogic"C
+edb_top_inst/Axi/la_biu_inst/row_addr[7]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[560]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[560]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[558]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[558]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[21]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44277eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][22]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][22]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[24]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44289eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][31]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[26]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44297eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[28]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44305eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/StartAddr[20]~FFeftlogic"3
U1_DdrTest/StartAddr[20]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[34]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[34]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44329eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[19]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44269eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[30]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44313eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[555]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[555]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[551]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[551]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[554]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[554]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[553]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[553]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][28]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][28]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[42]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[42]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44361eft(0)/lut4(0)/lut(1)"names
^
U1_DdrTest/StartAddr[19]~FFeftlogic"3
U1_DdrTest/StartAddr[19]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[16]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39735eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[130][9]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[130][9]~FFeft(0)/ff(0)"EFX_FF
 
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[4]~FFeft
arithmetic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[4]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_7/i5eft(0)/adder(1)"EFX_ADD
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[44]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[44]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44369eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[47]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[47]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44381eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][34]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[52]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[52]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44401eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[46]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[46]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44377eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[40]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[40]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44353eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[548]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[548]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[544]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[544]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[547]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[547]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[546]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[546]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[54]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[54]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44409eft(0)/lut4(0)/lut(1)"names
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[59]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[59]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44438eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][39]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[17]~FFeftlogic"3
U1_DdrTest/StartAddr[17]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[56]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[56]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44417eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[537]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[537]~FFeft(0)/ff(0)"EFX_FF
ÿ
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[63]~FFeftlogic"Z
Bedb_top_inst/Axi/la_biu_inst/edb_top_inst/Axi/data_from_biu[63]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44470eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[130][43]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][41]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[19]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39738eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[542]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[542]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[541]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[541]~FFeft(0)/ff(0)"EFX_FF
∫
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FFeftlogic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[0]~FFeft(0)/ff(0)"EFX_FF
 
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[5]~FFeft
arithmetic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[5]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_7/i6eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[130][45]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][45]~FFeft(0)/ff(0)"EFX_FF
Ê
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[0]~FFeftlogic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[0]~FFeft(0)/ff(0)"EFX_FF
 
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[1]~FFeft
arithmetic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[1]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_7/i2eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[130][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][49]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][46]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][46]~FFeft(0)/ff(0)"EFX_FF
î
6edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/re~FFeftlogic"N
6edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/re~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[538]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[538]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[406]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[406]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[648]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[648]~FFeft(0)/ff(0)"EFX_FF
ñ
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[3]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_8/i4eft(0)/adder(1)"EFX_ADD
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[535]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[535]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[533]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[533]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][54]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][54]~FFeft(0)/ff(0)"EFX_FF
ó
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[9]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_8/i10eft(0)/adder(1)"EFX_ADD
å
U1_DdrTest/WrBurstCnt[22]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39741eft(0)/lut4(0)/lut(1)"names
µ
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][4]~FFeft
arithmetic"p
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][4]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i2eft(0)/adder(1)"EFX_ADD
^
U1_DdrTest/StartAddr[14]~FFeftlogic"3
U1_DdrTest/StartAddr[14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][58]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][58]~FFeft(0)/ff(0)"EFX_FF
ñ
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[2]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_8/i3eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[130][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][57]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[531]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[531]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[530]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[530]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][59]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][59]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[9]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[9]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[529]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[529]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[528]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[528]~FFeft(0)/ff(0)"EFX_FF
µ
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][6]~FFeft
arithmetic"p
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][6]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i4eft(0)/adder(1)"EFX_ADD
å
2edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/enable~FFeftlogic"J
2edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/enable~FFeft(0)/ff(0)"EFX_FF
∑
Yedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][10]~FFeft
arithmetic"q
Yedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][10]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i8eft(0)/adder(1)"EFX_ADD
∏
Yedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][12]~FFeft
arithmetic"q
Yedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][12]~FFeft(0)/ff(1)"EFX_FF"W
;edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i10eft(0)/adder(1)"EFX_ADD
µ
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][9]~FFeft
arithmetic"p
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][9]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i7eft(0)/adder(1)"EFX_ADD
å
U1_DdrTest/WrBurstCnt[25]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39744eft(0)/lut4(0)/lut(1)"names
µ
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][8]~FFeft
arithmetic"p
Xedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/register_conn[0][8]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_43/i6eft(0)/adder(1)"EFX_ADD
à
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp1~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[525]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[525]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[523]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[523]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[4]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[4]~FFeft(0)/ff(0)"EFX_FF
¢
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[6]~FFeftlogic"U
=edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[6]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp5~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[0].trigger_cu/exp5~FFeft(0)/ff(0)"EFX_FF"*

LUT__43580eft(0)/lut4(0)/lut(1)"names
\
U1_DdrTest/StartAddr[8]~FFeftlogic"2
U1_DdrTest/StartAddr[8]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[522]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[522]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[521]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[521]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[11]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[11]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[17]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[17]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[11]~FFeftlogic"3
U1_DdrTest/StartAddr[11]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[18]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[18]~FFeft(0)/ff(0)"EFX_FF
ñ
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FFeft
arithmetic"a
Iedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[1]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_8/i2eft(0)/adder(1)"EFX_ADD
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[15]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[15]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[256][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[256][2]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[16]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[16]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[518]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[518]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[516]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[516]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[22]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[22]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[257][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[257][4]~FFeft(0)/ff(0)"EFX_FF
^
U1_DdrTest/StartAddr[10]~FFeftlogic"3
U1_DdrTest/StartAddr[10]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[42]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[42]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[27]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[27]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[28]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39747eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[30]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[30]~FFeft(0)/ff(0)"EFX_FF
\
U1_DdrTest/StartAddr[9]~FFeftlogic"2
U1_DdrTest/StartAddr[9]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[26]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[26]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[31]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[31]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[513]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[513]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[509]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[509]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[512]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[512]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[511]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[511]~FFeft(0)/ff(0)"EFX_FF
å
U1_DdrTest/WrBurstCnt[29]~FFeftlogic"4
U1_DdrTest/WrBurstCnt[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39748eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[257][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][13]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][12]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][12]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[43]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[43]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][10]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][10]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[25]~FFeftlogic"1
U1_DdrTest/TestLen[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39713eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[508]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[508]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[507]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[507]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[47]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][18]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][18]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][17]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][17]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[53]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[53]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[46]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[46]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[58]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[58]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[52]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[52]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[130][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[130][51]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[504]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[504]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[502]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[502]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[59]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[59]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextWrAddrCnt[1]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39752eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[62]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[62]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][31]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[64]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[64]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][25]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][25]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[30]~FFeftlogic"1
U1_DdrTest/TestLen[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39718eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[72]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[72]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[57]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[57]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][26]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[499]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[499]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[495]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[495]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[498]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[498]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[497]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[497]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[74]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[74]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[79]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[79]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[29]~FFeftlogic"1
U1_DdrTest/TestLen[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39717eft(0)/lut4(0)/lut(1)"names
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[80]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[80]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][20]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][49]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[82]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[82]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][34]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[85]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[85]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[90]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[90]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[84]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[84]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextWrAddrCnt[3]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39756eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[492]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[492]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[488]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[488]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[491]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[491]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[490]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[490]~FFeft(0)/ff(0)"EFX_FF
§
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[92]~FFeftlogic"V
>edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[92]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][40]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][39]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[27]~FFeftlogic"1
U1_DdrTest/TestLen[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39715eft(0)/lut4(0)/lut(1)"names
ê
U1_DdrTest/NextWrAddrCnt[5]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39759eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[481]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[481]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[101]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[101]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[121]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[121]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[100]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[100]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][44]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][44]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[486]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[486]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[485]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[485]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[123]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[123]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[133]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[133]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[126]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[126]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[128]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[128]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][47]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[134]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[134]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextWrAddrCnt[7]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39761eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[127]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[127]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[482]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[482]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[11]~FFeftlogic"1
U1_DdrTest/TestLen[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39699eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[480]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[480]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[479]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[479]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][52]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][52]~FFeft(0)/ff(0)"EFX_FF
ê
U1_DdrTest/NextWrAddrCnt[9]~FFeftlogic"6
U1_DdrTest/NextWrAddrCnt[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39763eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[159]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[159]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[161]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[161]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[154]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[154]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[164]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[164]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[160]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[160]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][51]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][51]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[476]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[476]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[474]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[474]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][57]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][57]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[187]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[187]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[10]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39764eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[224]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[224]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[189]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[189]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[192]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[192]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[23]~FFeftlogic"1
U1_DdrTest/TestLen[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39711eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[218]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[218]~FFeft(0)/ff(0)"EFX_FF
À
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[9]~FFeft
arithmetic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[9]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_7/i10eft(0)/adder(1)"EFX_ADD
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[196]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[196]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[471]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[471]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[467]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[467]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[470]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[470]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[469]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[469]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[220]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[220]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[258][5]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[258][5]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[22]~FFeftlogic"1
U1_DdrTest/TestLen[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39710eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[225]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[225]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[195]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[195]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[317]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[317]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[227]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[227]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[13]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39769eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[249]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[249]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[255]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[255]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[248]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[248]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[257][62]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][62]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[464]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[464]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[460]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[460]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[463]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[463]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[462]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[462]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[14]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39771eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[258][14]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][14]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][13]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][13]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[20]~FFeftlogic"1
U1_DdrTest/TestLen[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39708eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[258]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[258]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[453]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[453]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[15]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39773eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[286]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[286]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][15]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][15]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[287]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[287]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[458]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[458]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[457]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[457]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[288]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[288]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[17]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39777eft(0)/lut4(0)/lut(1)"names
|
*edb_top_inst/Axi/register_conn[258][19]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][19]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][21]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][21]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[313]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[313]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[318]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[318]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[312]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[312]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][20]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][20]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[454]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[454]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[403]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[403]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[320]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[320]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][26]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][26]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[323]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[323]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[342]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[342]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[322]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[322]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[321]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[321]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[450]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[450]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[446]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[446]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[449]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[449]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[448]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[448]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[344]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[344]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[349]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[349]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[19]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39781eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[350]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[350]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][31]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][31]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[439]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[439]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][34]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][34]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[16]~FFeftlogic"1
U1_DdrTest/TestLen[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39704eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[351]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[351]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[356]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[356]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[444]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[444]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[443]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[443]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][36]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][36]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][42]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][42]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[359]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[359]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[362]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[362]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][39]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][39]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[369]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[369]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[361]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[361]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[193]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[193]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[440]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[440]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[425]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[425]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[22]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[22]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39787eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[374]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[374]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[367]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[367]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][41]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][41]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[437]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[437]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[436]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[436]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[376]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[376]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[386]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[386]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][47]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][47]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][48]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][48]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[381]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[381]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[13]~FFeftlogic"1
U1_DdrTest/TestLen[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39701eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[377]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[377]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][49]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][49]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[433]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[433]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[26]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39795eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[366]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[366]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[388]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[388]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[431]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[431]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[429]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[429]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[391]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[391]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[394]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[394]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][55]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][55]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[404]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[404]~FFeft(0)/ff(0)"EFX_FF
Ü
U1_DdrTest/TestLen[12]~FFeftlogic"1
U1_DdrTest/TestLen[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39700eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[399]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[399]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[387]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[387]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[397]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[397]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[427]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[427]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[426]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[426]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[401]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[401]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[315]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[315]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][63]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][63]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp1~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp1~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[409]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[409]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[414]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[414]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[422]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[422]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[421]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[421]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp2~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp2~FFeft(0)/ff(0)"EFX_FF
‚
Gedb_top_inst/Axi/GEN_PROBE[1].trigger_cu/edb_top_inst/Axi/tu_data[1]~FFeftlogic"_
Gedb_top_inst/Axi/GEN_PROBE[1].trigger_cu/edb_top_inst/Axi/tu_data[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43593eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[417]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[417]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[28]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39799eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[420]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[420]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[425]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[425]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[419]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[419]~FFeft(0)/ff(0)"EFX_FF
¥
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp4~FFeftlogic"H
0edb_top_inst/Axi/GEN_PROBE[1].trigger_cu/exp4~FFeft(0)/ff(0)"EFX_FF"*

LUT__43587eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[418]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[418]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[385][6]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][6]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[424]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[424]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[407]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[407]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[416]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[416]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[414]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[414]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[430]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[430]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[385][1]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][1]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[433]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[433]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[443]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[443]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[30]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39803eft(0)/lut4(0)/lut(1)"names
Ñ
U1_DdrTest/TestLen[8]~FFeftlogic"0
U1_DdrTest/TestLen[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39696eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[385][2]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][2]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[439]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[439]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[412]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[412]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[411]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[411]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[440]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[440]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[529]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[529]~FFeft(0)/ff(0)"EFX_FF
z
)edb_top_inst/Axi/register_conn[385][4]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][4]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[444]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[444]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[409]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[409]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[556]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[556]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[447]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[447]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[407]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[407]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[557]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[557]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[547]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[547]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[406]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[406]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[552]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[552]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[405]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[405]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[548]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[548]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[551]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[551]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[403]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[403]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[549]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[549]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[530]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[530]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[546]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[546]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestLen[5]~FFeftlogic"0
U1_DdrTest/TestLen[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39693eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[544]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[544]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[539]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[539]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[400]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[400]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[540]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[540]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[399]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[399]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[394]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[394]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[538]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[538]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestLen[4]~FFeftlogic"0
U1_DdrTest/TestLen[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39692eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[536]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[536]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[531]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[531]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[396]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[396]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[532]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[532]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[395]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[395]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[364]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[364]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[528]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[528]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[526]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[526]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[392]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[392]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[521]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[521]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[391]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[391]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[522]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[522]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[390]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[390]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[385]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[385]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[520]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[520]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[518]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[518]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[388]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[388]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[513]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[513]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[387]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[387]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[514]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[514]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[386]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[386]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/BurstLen[6]~FFeftlogic"1
U1_DdrTest/BurstLen[6]~FFeft(0)/ff(0)"EFX_FF
Ñ
U1_DdrTest/TestLen[1]~FFeftlogic"0
U1_DdrTest/TestLen[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39689eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[509]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[509]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[510]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[510]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[381]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[381]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[508]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[508]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[505]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[505]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[506]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[506]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[496]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[496]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/BurstLen[7]~FFeftlogic"1
U1_DdrTest/BurstLen[7]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[501]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[501]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[502]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[502]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[377]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[377]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[500]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[500]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[497]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[497]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[498]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[498]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[471]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[471]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[376]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[376]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[492]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[492]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[375]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[375]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/BurstLen[5]~FFeftlogic"1
U1_DdrTest/BurstLen[5]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[374]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[374]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[488]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[488]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[373]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[373]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[479]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[479]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[372]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[372]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[484]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[484]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[371]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[371]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/BurstLen[4]~FFeftlogic"1
U1_DdrTest/BurstLen[4]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[370]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[370]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[480]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[480]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[369]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[369]~FFeft(0)/ff(0)"EFX_FF
Z
U1_DdrTest/BurstLen[3]~FFeftlogic"1
U1_DdrTest/BurstLen[3]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[478]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[478]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[475]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[475]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[476]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[476]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[365]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[365]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[474]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[474]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[448]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[448]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[449]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[449]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[450]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[450]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[451]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[451]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[452]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[452]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[453]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[453]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[454]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[454]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[455]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[455]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[456]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[456]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[457]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[457]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[359]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[359]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[459]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[459]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[460]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[460]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[461]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[461]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[462]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[462]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[463]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[463]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[464]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[464]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[465]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[465]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[466]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[466]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[467]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[467]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[468]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[468]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[469]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[469]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[470]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[470]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[471]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[471]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[472]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[472]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[473]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[473]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[363]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[363]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[475]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[475]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[476]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[476]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[477]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[477]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[478]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[478]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[479]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[479]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[480]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[480]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[481]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[481]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[482]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[482]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[483]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[483]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[484]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[484]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[485]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[485]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[486]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[486]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[487]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[487]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[488]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[488]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[489]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[489]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[466]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[466]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[491]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[491]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[492]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[492]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[493]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[493]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[494]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[494]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[495]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[495]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[496]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[496]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[497]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[497]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[498]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[498]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[499]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[499]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[500]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[500]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[501]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[501]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[502]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[502]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[503]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[503]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[504]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[504]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[505]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[505]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[362]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[362]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[507]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[507]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[508]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[508]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[509]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[509]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[510]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[510]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[511]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[511]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[512]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[512]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[513]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[513]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[514]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[514]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[515]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[515]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[516]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[516]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[517]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[517]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[518]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[518]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[519]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[519]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[520]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[520]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[521]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[521]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[461]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[461]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[523]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[523]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[524]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[524]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[525]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[525]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[526]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[526]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[527]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[527]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[528]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[528]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[529]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[529]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[530]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[530]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[531]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[531]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[532]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[532]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[533]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[533]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[534]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[534]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[535]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[535]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[536]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[536]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[537]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[537]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[464]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[464]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[539]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[539]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[540]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[540]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[541]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[541]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[542]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[542]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[543]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[543]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[544]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[544]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[545]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[545]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[546]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[546]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[547]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[547]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[548]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[548]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[549]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[549]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[550]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[550]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[551]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[551]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[552]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[552]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[553]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[553]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[462]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[462]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[555]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[555]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[556]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[556]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[557]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[557]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[558]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[558]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[559]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[559]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[560]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[560]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[561]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[561]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[562]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[562]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[563]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[563]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[564]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[564]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[565]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[565]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[566]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[566]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[567]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[567]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[568]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[568]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[569]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[569]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[360]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[360]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[571]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[571]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[572]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[572]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[573]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[573]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[574]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[574]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[575]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[575]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[576]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[576]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[577]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[577]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[578]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[578]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[579]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[579]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[580]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[580]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[581]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[581]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[582]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[582]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[583]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[583]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[584]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[584]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[585]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[585]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[349]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[349]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[587]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[587]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[588]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[588]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[589]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[589]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[590]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[590]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[591]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[591]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[592]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[592]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[593]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[593]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[594]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[594]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[595]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[595]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[596]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[596]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[597]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[597]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[598]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[598]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[599]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[599]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[600]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[600]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[601]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[601]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[358]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[358]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[603]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[603]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[604]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[604]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[605]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[605]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[606]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[606]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[607]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[607]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[608]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[608]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[609]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[609]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[610]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[610]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[611]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[611]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[612]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[612]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[613]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[613]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[614]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[614]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[615]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[615]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[616]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[616]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[617]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[617]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[456]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[456]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[619]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[619]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[620]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[620]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[621]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[621]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[622]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[622]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[623]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[623]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[624]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[624]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[625]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[625]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[626]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[626]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[627]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[627]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[628]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[628]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[629]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[629]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[630]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[630]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[631]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[631]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[632]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[632]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[633]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[633]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[357]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[357]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[635]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[635]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[636]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[636]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[637]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[637]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[638]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[638]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[639]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[639]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[640]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[640]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[641]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[641]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[642]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[642]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[643]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[643]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[644]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[644]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[645]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[645]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[646]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[646]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[647]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[647]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[648]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[648]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[649]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[649]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[451]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[451]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[651]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[651]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[652]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[652]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[653]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[653]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[654]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[654]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[655]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[655]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[656]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[656]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[657]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[657]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[658]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[658]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[659]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[659]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[660]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[660]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[661]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[661]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[662]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[662]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[663]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[663]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[664]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[664]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[665]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[665]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[356]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[356]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[667]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[667]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[668]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[668]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[669]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[669]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[670]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[670]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[671]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[671]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[672]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[672]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[673]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[673]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[674]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[674]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[675]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[675]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[676]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[676]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[677]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[677]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[678]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[678]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[679]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[679]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[680]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[680]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[681]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[681]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[452]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[452]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[683]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[683]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[684]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[684]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[685]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[685]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[686]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[686]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[687]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[687]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[688]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[688]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[689]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[689]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[690]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[690]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[691]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[691]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[692]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[692]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[693]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[693]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[694]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[694]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[695]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[695]~FFeft(0)/ff(0)"EFX_FF
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[696]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[696]~FFeft(0)/ff(0)"EFX_FF
“
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[697]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[697]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44475eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[355]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[355]~FFeft(0)/ff(0)"EFX_FF
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44485eft(0)/lut4(0)/lut(1)"names
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44488eft(0)/lut4(0)/lut(1)"names
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44493eft(0)/lut4(0)/lut(1)"names
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44501eft(0)/lut4(0)/lut(1)"names
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44506eft(0)/lut4(0)/lut(1)"names
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44510eft(0)/lut4(0)/lut(1)"names
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44515eft(0)/lut4(0)/lut(1)"names
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44520eft(0)/lut4(0)/lut(1)"names
Â
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FFeftlogic"†
áedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_write_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/wr_pointer[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44526eft(0)/lut4(0)/lut(1)"names
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44527eft(0)/lut4(0)/lut(1)"names
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44528eft(0)/lut4(0)/lut(1)"names
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44529eft(0)/lut4(0)/lut(1)"names
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44530eft(0)/lut4(0)/lut(1)"names
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44531eft(0)/lut4(0)/lut(1)"names
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44532eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[441]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[441]~FFeft(0)/ff(0)"EFX_FF
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44534eft(0)/lut4(0)/lut(1)"names
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44535eft(0)/lut4(0)/lut(1)"names
„
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FFeftlogic"ü
Üedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/rd_pointer[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44536eft(0)/lut4(0)/lut(1)"names
√
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[1]~FFeft
arithmetic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[1]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i2eft(0)/adder(1)"EFX_ADD
√
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[2]~FFeft
arithmetic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[2]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i3eft(0)/adder(1)"EFX_ADD
√
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[3]~FFeft
arithmetic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[3]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i4eft(0)/adder(1)"EFX_ADD
√
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[4]~FFeft
arithmetic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[4]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i5eft(0)/adder(1)"EFX_ADD
√
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[5]~FFeft
arithmetic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[5]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i6eft(0)/adder(1)"EFX_ADD
√
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[6]~FFeft
arithmetic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[6]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i7eft(0)/adder(1)"EFX_ADD
√
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[7]~FFeft
arithmetic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[7]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i8eft(0)/adder(1)"EFX_ADD
√
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[8]~FFeft
arithmetic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[8]~FFeft(0)/ff(1)"EFX_FF"V
:edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i9eft(0)/adder(1)"EFX_ADD
ƒ
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[9]~FFeft
arithmetic"w
_edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/pos_counter[9]~FFeft(0)/ff(1)"EFX_FF"W
;edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i10eft(0)/adder(1)"EFX_ADD
Ñ
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/counter[10]~FFeft
arithmetic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/counter[10]~FFeft(0)/ff(1)"EFX_FF"W
;edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_19/i11eft(0)/adder(1)"EFX_ADD
Ü
/edb_top_inst/Axi/internal_register_select[1]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[1]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/internal_register_select[2]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[2]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[449]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[449]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/internal_register_select[4]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[4]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/internal_register_select[5]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[5]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/internal_register_select[6]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[6]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/internal_register_select[7]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[7]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/internal_register_select[8]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[8]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/Axi/internal_register_select[9]~FFeftlogic"G
/edb_top_inst/Axi/internal_register_select[9]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/internal_register_select[10]~FFeftlogic"H
0edb_top_inst/Axi/internal_register_select[10]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/internal_register_select[11]~FFeftlogic"H
0edb_top_inst/Axi/internal_register_select[11]~FFeft(0)/ff(0)"EFX_FF
à
0edb_top_inst/Axi/internal_register_select[12]~FFeftlogic"H
0edb_top_inst/Axi/internal_register_select[12]~FFeft(0)/ff(0)"EFX_FF
l
"edb_top_inst/Axi/la_trig_pos[1]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[1]~FFeft(0)/ff(0)"EFX_FF
l
"edb_top_inst/Axi/la_trig_pos[2]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[2]~FFeft(0)/ff(0)"EFX_FF
l
"edb_top_inst/Axi/la_trig_pos[3]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[3]~FFeft(0)/ff(0)"EFX_FF
l
"edb_top_inst/Axi/la_trig_pos[4]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[4]~FFeft(0)/ff(0)"EFX_FF
l
"edb_top_inst/Axi/la_trig_pos[5]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[5]~FFeft(0)/ff(0)"EFX_FF
l
"edb_top_inst/Axi/la_trig_pos[6]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[6]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[447]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[447]~FFeft(0)/ff(0)"EFX_FF
l
"edb_top_inst/Axi/la_trig_pos[8]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[8]~FFeft(0)/ff(0)"EFX_FF
l
"edb_top_inst/Axi/la_trig_pos[9]~FFeftlogic":
"edb_top_inst/Axi/la_trig_pos[9]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_pos[10]~FFeftlogic";
#edb_top_inst/Axi/la_trig_pos[10]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_pos[11]~FFeftlogic";
#edb_top_inst/Axi/la_trig_pos[11]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_pos[12]~FFeftlogic";
#edb_top_inst/Axi/la_trig_pos[12]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_pos[13]~FFeftlogic";
#edb_top_inst/Axi/la_trig_pos[13]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_pos[14]~FFeftlogic";
#edb_top_inst/Axi/la_trig_pos[14]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_pos[15]~FFeftlogic";
#edb_top_inst/Axi/la_trig_pos[15]~FFeft(0)/ff(0)"EFX_FF
n
#edb_top_inst/Axi/la_trig_pos[16]~FFeftlogic";
#edb_top_inst/Axi/la_trig_pos[16]~FFeft(0)/ff(0)"EFX_FF
ò
8edb_top_inst/DdrTest/vio_core_inst/internal_reg_r0[0]~FFeftlogic"P
8edb_top_inst/DdrTest/vio_core_inst/internal_reg_r0[0]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/DdrTest/vio_core_inst/opcode[0]~FFeftlogic"G
/edb_top_inst/DdrTest/vio_core_inst/opcode[0]~FFeft(0)/ff(0)"EFX_FF
∏
2edb_top_inst/DdrTest/vio_core_inst/bit_count[0]~FFeftlogic"J
2edb_top_inst/DdrTest/vio_core_inst/bit_count[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44611eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[0]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44616eft(0)/lut4(0)/lut(1)"names
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[0]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44623eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/DdrTest/vio_core_inst/module_state[0]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/module_state[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44630eft(0)/lut4(0)/lut(1)"names
Z
U1_DdrTest/TestMode[1]~FFeftlogic"1
U1_DdrTest/TestMode[1]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[0]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[0]~FFeft(0)/ff(0)"EFX_FF
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][5]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][5]~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[109]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[109]~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[108]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[108]~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[107]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[107]~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[106]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[106]~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[105]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[105]~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[104]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[104]~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[103]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[103]~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[102]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[102]~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[101]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[101]~FFeft(0)/ff(0)"EFX_FF
ˆ
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[100]~FFeftlogic"
gedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[100]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[99]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[99]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[98]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[98]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[442]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[442]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[96]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[96]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[95]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[95]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[94]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[94]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[93]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[93]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[92]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[92]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[91]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[91]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[90]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[90]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[89]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[89]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[88]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[88]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[87]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[87]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[86]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[86]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[85]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[85]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[84]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[84]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[83]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[83]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[82]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[82]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[445]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[445]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[80]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[80]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[79]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[79]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[78]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[78]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[77]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[77]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[76]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[76]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[75]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[75]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[74]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[74]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[73]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[73]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[72]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[72]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[71]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[71]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[70]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[70]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[69]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[69]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[68]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[68]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[67]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[67]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[66]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[66]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[350]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[350]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[64]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[64]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[63]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[63]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[62]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[62]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[61]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[61]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[60]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[60]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[59]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[59]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[58]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[58]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[57]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[57]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[56]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[56]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[55]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[55]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[54]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[54]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[53]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[53]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[52]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[52]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[51]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[51]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[50]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[50]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[443]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[443]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[48]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[48]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[47]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[47]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[46]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[46]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[45]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[45]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[44]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[44]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[43]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[43]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[42]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[42]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[41]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[41]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[40]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[40]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[39]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[39]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[38]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[38]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[37]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[37]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[36]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[36]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[35]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[35]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[34]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[34]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[401]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[401]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[32]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[32]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[31]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[31]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[30]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[30]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[29]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[29]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[28]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[28]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[27]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[27]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[26]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[26]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[25]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[25]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[24]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[24]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[23]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[23]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[22]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[22]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[21]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[21]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[20]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[20]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[19]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[19]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[18]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[18]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[439]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[439]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[16]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[16]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[15]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[15]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[14]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[14]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[13]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[13]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[12]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[12]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[11]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[11]~FFeft(0)/ff(0)"EFX_FF
Ù
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[10]~FFeftlogic"~
fedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[10]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[9]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[9]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[8]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[8]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[7]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[7]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[6]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[6]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[5]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[5]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[4]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[4]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[3]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[3]~FFeft(0)/ff(0)"EFX_FF
Ú
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[2]~FFeftlogic"}
eedb_top_inst/DdrTest/vio_core_inst/dffrs_1148/edb_top_inst/DdrTest/vio_core_inst/probe_out_sync[2]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[347]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[347]~FFeft(0)/ff(0)"EFX_FF
¬
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[15]~FFeftlogic"O
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44669eft(0)/lut4(0)/lut(1)"names
¬
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[14]~FFeftlogic"O
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44679eft(0)/lut4(0)/lut(1)"names
¬
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[13]~FFeftlogic"O
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44689eft(0)/lut4(0)/lut(1)"names
¬
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[12]~FFeftlogic"O
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44700eft(0)/lut4(0)/lut(1)"names
¬
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[11]~FFeftlogic"O
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44710eft(0)/lut4(0)/lut(1)"names
¬
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[10]~FFeftlogic"O
7edb_top_inst/DdrTest/vio_core_inst/data_from_biu[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44721eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[9]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44731eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[8]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44742eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[7]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44754eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[6]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44766eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[5]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44777eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[4]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44787eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[3]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44798eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[2]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44809eft(0)/lut4(0)/lut(1)"names
¿
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[1]~FFeftlogic"N
6edb_top_inst/DdrTest/vio_core_inst/data_from_biu[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44819eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[437]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[437]~FFeft(0)/ff(0)"EFX_FF
å
2edb_top_inst/DdrTest/vio_core_inst/commit_sync2~FFeftlogic"J
2edb_top_inst/DdrTest/vio_core_inst/commit_sync2~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][4]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][4]~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[4].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][3]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][3]~FFeft(0)/ff(0)"EFX_FF
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[31]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44821eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[30]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[30]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44823eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[29]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44824eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[28]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[28]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44825eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[27]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[27]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44826eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[26]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[26]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44827eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[25]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[25]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44828eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[24]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[24]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44829eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[23]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[23]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44830eft(0)/lut4(0)/lut(1)"names
b
U1_DdrTest/CalcBurstLen[6]~FFeftlogic"5
U1_DdrTest/CalcBurstLen[6]~FFeft(0)/ff(0)"EFX_FF
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[21]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[21]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44832eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[20]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[20]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44833eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[19]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[19]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44834eft(0)/lut4(0)/lut(1)"names
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[3].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[18]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[18]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44835eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[17]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[17]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44836eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[16]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[16]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44837eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[15]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44838eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[14]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44839eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[13]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44840eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[12]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44841eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[11]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44842eft(0)/lut4(0)/lut(1)"names
ö
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[10]~FFeftlogic"{
cedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44843eft(0)/lut4(0)/lut(1)"names
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[9]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44844eft(0)/lut4(0)/lut(1)"names
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[8]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44845eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[346]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[346]~FFeft(0)/ff(0)"EFX_FF
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[6]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44847eft(0)/lut4(0)/lut(1)"names
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[5]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44848eft(0)/lut4(0)/lut(1)"names
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[4]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44849eft(0)/lut4(0)/lut(1)"names
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[3]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44850eft(0)/lut4(0)/lut(1)"names
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[2]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44851eft(0)/lut4(0)/lut(1)"names
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[1]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44852eft(0)/lut4(0)/lut(1)"names
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][2]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][2]~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[2].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ˆ
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF"*

LUT__39509eft(0)/lut4(0)/lut(1)"names
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][1]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][1]~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[1].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
ò
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[0]~FFeftlogic"z
bedb_top_inst/DdrTest/vio_core_inst/axi_crc_i/edb_top_inst/DdrTest/vio_core_inst/crc_data_out[0]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44853eft(0)/lut4(0)/lut(1)"names
ˆ
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF"*

LUT__39499eft(0)/lut4(0)/lut(1)"names
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][0]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[0].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][0]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[432]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[432]~FFeft(0)/ff(0)"EFX_FF
æ
5edb_top_inst/DdrTest/vio_core_inst/module_state[3]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/module_state[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44855eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/DdrTest/vio_core_inst/module_state[2]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/module_state[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44861eft(0)/lut4(0)/lut(1)"names
æ
5edb_top_inst/DdrTest/vio_core_inst/module_state[1]~FFeftlogic"M
5edb_top_inst/DdrTest/vio_core_inst/module_state[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44865eft(0)/lut4(0)/lut(1)"names
ƒ
8edb_top_inst/DdrTest/vio_core_inst/address_counter[4]~FFeftlogic"P
8edb_top_inst/DdrTest/vio_core_inst/address_counter[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44870eft(0)/lut4(0)/lut(1)"names
Ã
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[15]~FFeftlogic"T
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44871eft(0)/lut4(0)/lut(1)"names
Ã
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[14]~FFeftlogic"T
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44872eft(0)/lut4(0)/lut(1)"names
Ã
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[13]~FFeftlogic"T
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44873eft(0)/lut4(0)/lut(1)"names
Ã
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[12]~FFeftlogic"T
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44874eft(0)/lut4(0)/lut(1)"names
ƒ
8edb_top_inst/DdrTest/vio_core_inst/address_counter[3]~FFeftlogic"P
8edb_top_inst/DdrTest/vio_core_inst/address_counter[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44875eft(0)/lut4(0)/lut(1)"names
Ã
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[11]~FFeftlogic"T
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44876eft(0)/lut4(0)/lut(1)"names
Ã
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[10]~FFeftlogic"T
<edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44877eft(0)/lut4(0)/lut(1)"names
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[9]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44878eft(0)/lut4(0)/lut(1)"names
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[8]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[8]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44879eft(0)/lut4(0)/lut(1)"names
ƒ
8edb_top_inst/DdrTest/vio_core_inst/address_counter[2]~FFeftlogic"P
8edb_top_inst/DdrTest/vio_core_inst/address_counter[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44880eft(0)/lut4(0)/lut(1)"names
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[7]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44881eft(0)/lut4(0)/lut(1)"names
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[345]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[345]~FFeft(0)/ff(0)"EFX_FF
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[5]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44883eft(0)/lut4(0)/lut(1)"names
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[4]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44884eft(0)/lut4(0)/lut(1)"names
ƒ
8edb_top_inst/DdrTest/vio_core_inst/address_counter[1]~FFeftlogic"P
8edb_top_inst/DdrTest/vio_core_inst/address_counter[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44885eft(0)/lut4(0)/lut(1)"names
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[3]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44886eft(0)/lut4(0)/lut(1)"names
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[2]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44888eft(0)/lut4(0)/lut(1)"names
 
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[1]~FFeftlogic"S
;edb_top_inst/DdrTest/vio_core_inst/data_out_shift_reg[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44890eft(0)/lut4(0)/lut(1)"names
é
3edb_top_inst/DdrTest/vio_core_inst/hold_probe_in~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/hold_probe_in~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/DdrTest/vio_core_inst/clear_int~FFeftlogic"G
/edb_top_inst/DdrTest/vio_core_inst/clear_int~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/DdrTest/vio_core_inst/word_count[15]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/word_count[15]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44897eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/DdrTest/vio_core_inst/word_count[14]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/word_count[14]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44899eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/DdrTest/vio_core_inst/word_count[13]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/word_count[13]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44900eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/DdrTest/vio_core_inst/word_count[12]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/word_count[12]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44901eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/DdrTest/vio_core_inst/word_count[11]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/word_count[11]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44902eft(0)/lut4(0)/lut(1)"names
º
4edb_top_inst/DdrTest/vio_core_inst/word_count[10]~FFeftlogic"L
4edb_top_inst/DdrTest/vio_core_inst/word_count[10]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44904eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[9]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44905eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[422]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[422]~FFeft(0)/ff(0)"EFX_FF
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[7]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[7]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44907eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[6]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[6]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44909eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[5]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44910eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[4]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44911eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[3]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44912eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[2]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44914eft(0)/lut4(0)/lut(1)"names
∫
3edb_top_inst/DdrTest/vio_core_inst/word_count[1]~FFeftlogic"K
3edb_top_inst/DdrTest/vio_core_inst/word_count[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44915eft(0)/lut4(0)/lut(1)"names
∏
2edb_top_inst/DdrTest/vio_core_inst/bit_count[5]~FFeftlogic"J
2edb_top_inst/DdrTest/vio_core_inst/bit_count[5]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44919eft(0)/lut4(0)/lut(1)"names
∏
2edb_top_inst/DdrTest/vio_core_inst/bit_count[4]~FFeftlogic"J
2edb_top_inst/DdrTest/vio_core_inst/bit_count[4]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44920eft(0)/lut4(0)/lut(1)"names
∏
2edb_top_inst/DdrTest/vio_core_inst/bit_count[3]~FFeftlogic"J
2edb_top_inst/DdrTest/vio_core_inst/bit_count[3]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44921eft(0)/lut4(0)/lut(1)"names
∏
2edb_top_inst/DdrTest/vio_core_inst/bit_count[2]~FFeftlogic"J
2edb_top_inst/DdrTest/vio_core_inst/bit_count[2]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44922eft(0)/lut4(0)/lut(1)"names
∏
2edb_top_inst/DdrTest/vio_core_inst/bit_count[1]~FFeftlogic"J
2edb_top_inst/DdrTest/vio_core_inst/bit_count[1]~FFeft(0)/ff(0)"EFX_FF"*

LUT__44924eft(0)/lut4(0)/lut(1)"names
Ü
/edb_top_inst/DdrTest/vio_core_inst/opcode[3]~FFeftlogic"G
/edb_top_inst/DdrTest/vio_core_inst/opcode[3]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/DdrTest/vio_core_inst/opcode[2]~FFeftlogic"G
/edb_top_inst/DdrTest/vio_core_inst/opcode[2]~FFeft(0)/ff(0)"EFX_FF
Ü
/edb_top_inst/DdrTest/vio_core_inst/opcode[1]~FFeftlogic"G
/edb_top_inst/DdrTest/vio_core_inst/opcode[1]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[430]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[430]~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[5].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][6]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][6]~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[6].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][7]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][7]~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[7].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][8]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][8]~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[8].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
≥
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][9]~FFeftlogic"ù
Ñedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][9]~FFeft(0)/ff(0)"EFX_FF
 
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FFeftlogic"i
Qedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[9].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][10]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[10].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][10]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[427]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[427]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][11]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][11]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[11].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][12]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][12]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[12].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][13]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][13]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[13].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][14]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][14]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[14].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][15]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[0][15]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[15].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[428]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[428]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][0]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][0]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[16].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][1]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][1]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[17].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][2]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][2]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[18].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][3]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][3]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[19].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][4]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][4]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[20].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[326]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[326]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[21].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][6]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][6]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[22].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][7]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][7]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[23].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][8]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][8]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[24].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][9]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][9]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[25].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][10]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[26].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][10]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[425]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[425]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][11]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][11]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[27].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][12]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][12]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[28].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][13]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][13]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[29].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][14]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][14]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[30].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][15]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[1][15]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[31].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[423]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[423]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][0]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][0]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[32].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][1]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][1]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[33].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][2]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][2]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[34].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][3]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][3]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[35].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][4]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][4]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[36].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
b
U1_DdrTest/CalcBurstLen[5]~FFeftlogic"5
U1_DdrTest/CalcBurstLen[5]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[37].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][6]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][6]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[38].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][7]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][7]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[39].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][8]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][8]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[40].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][9]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][9]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[41].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][10]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[42].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][10]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[402]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[402]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][11]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][11]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[43].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][12]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][12]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[44].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][13]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][13]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[45].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][14]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][14]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[46].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][15]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[2][15]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[47].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[420]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[420]~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][0]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][0]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[48].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][1]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][1]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[49].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][2]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][2]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[50].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][3]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][3]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[51].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][4]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][4]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[52].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[417]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[417]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[53].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][6]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][6]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[54].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][7]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][7]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[55].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][8]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][8]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[56].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
µ
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][9]~FFeftlogic"û
Öedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][9]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[57].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][10]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[58].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][10]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[418]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[418]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][11]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][11]~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[59].sync_probe_in_U/d_clka~FFeft(0)/ff(0)"EFX_FF
Ã
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FFeftlogic"j
Redb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/d_clkb~FFeft(0)/ff(0)"EFX_FF
∑
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][12]~FFeftlogic"ü
Üedb_top_inst/DdrTest/vio_core_inst/gen_probe_in_sync[60].sync_probe_in_U/edb_top_inst/DdrTest/vio_core_inst/probe_in_sync_2d[3][12]~FFeft(0)/ff(0)"EFX_FF
º
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[9]~FFeftlogic"L
4edb_top_inst/Axi/GEN_PROBE[37].trigger_cu/exp1[9]~FFeft(0)/ff(0)"EFX_FF"*

LUT__43874eft(0)/lut4(0)/lut(1)"names
x
(edb_top_inst/Axi/cap_fifo_din_cu[400]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[400]~FFeft(0)/ff(0)"EFX_FF
®
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[664]~FFeftlogic"X
@edb_top_inst/Axi/dffrs_567/edb_top_inst/Axi/cap_fifo_din[664]~FFeft(0)/ff(0)"EFX_FF
 
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[8]~FFeft
arithmetic"{
cedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/edb_top_inst/Axi/la_biu_inst/fifo_window_cnt[8]~FFeft(0)/ff(1)"EFX_FF"U
9edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/add_7/i9eft(0)/adder(1)"EFX_ADD
|
*edb_top_inst/Axi/register_conn[257][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[257][61]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][40]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][40]~FFeft(0)/ff(0)"EFX_FF
|
*edb_top_inst/Axi/register_conn[258][61]~FFeftlogic"B
*edb_top_inst/Axi/register_conn[258][61]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[29]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[29]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39801eft(0)/lut4(0)/lut(1)"names
¶
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[438]~FFeftlogic"W
?edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/din_p2[438]~FFeft(0)/ff(0)"EFX_FF
í
U1_DdrTest/NextWrAddrCnt[31]~FFeftlogic"7
U1_DdrTest/NextWrAddrCnt[31]~FFeft(0)/ff(0)"EFX_FF"*

LUT__39805eft(0)/lut4(0)/lut(1)"names
z
)edb_top_inst/Axi/register_conn[385][8]~FFeftlogic"A
)edb_top_inst/Axi/register_conn[385][8]~FFeft(0)/ff(0)"EFX_FF
x
(edb_top_inst/Axi/cap_fifo_din_cu[558]~FFeftlogic"@
(edb_top_inst/Axi/cap_fifo_din_cu[558]~FFeft(0)/ff(0)"EFX_FF
é
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[24]~FFeftlogic"K
3U1_DdrTest/U2_DdrRdCtrl/U1_DdrTest/RamRdAddr[24]~FFeft(0)/ff(0)"EFX_FF
D

LUT__43388efllogic"*

LUT__43388efl(0)/lut4(0)/lut(1)"names
D

LUT__43387efllogic"*

LUT__43387efl(0)/lut4(0)/lut(1)"names
D

LUT__43386efllogic"*

LUT__43386efl(0)/lut4(0)/lut(1)"names
D

LUT__43384efllogic"*

LUT__43384efl(0)/lut4(0)/lut(1)"names
D

LUT__43383efllogic"*

LUT__43383efl(0)/lut4(0)/lut(1)"names
D

LUT__43382efllogic"*

LUT__43382efl(0)/lut4(0)/lut(1)"names
D

LUT__43380efllogic"*

LUT__43380efl(0)/lut4(0)/lut(1)"names
D

LUT__43379efllogic"*

LUT__43379efl(0)/lut4(0)/lut(1)"names
D

LUT__43378efllogic"*

LUT__43378efl(0)/lut4(0)/lut(1)"names
D

LUT__43377efllogic"*

LUT__43377efl(0)/lut4(0)/lut(1)"names
D

LUT__43376efllogic"*

LUT__43376efl(0)/lut4(0)/lut(1)"names
D

LUT__43375efllogic"*

LUT__43375efl(0)/lut4(0)/lut(1)"names
D

LUT__43374efllogic"*

LUT__43374efl(0)/lut4(0)/lut(1)"names
D

LUT__43371efllogic"*

LUT__43371efl(0)/lut4(0)/lut(1)"names
D

LUT__43370efllogic"*

LUT__43370efl(0)/lut4(0)/lut(1)"names
D

LUT__43368efllogic"*

LUT__43368efl(0)/lut4(0)/lut(1)"names
D

LUT__43367efllogic"*

LUT__43367efl(0)/lut4(0)/lut(1)"names
D

LUT__43366efllogic"*

LUT__43366efl(0)/lut4(0)/lut(1)"names
D

LUT__43364efllogic"*

LUT__43364efl(0)/lut4(0)/lut(1)"names
D

LUT__43363efllogic"*

LUT__43363efl(0)/lut4(0)/lut(1)"names
D

LUT__43362efllogic"*

LUT__43362efl(0)/lut4(0)/lut(1)"names
D

LUT__43361efllogic"*

LUT__43361efl(0)/lut4(0)/lut(1)"names
D

LUT__43360efllogic"*

LUT__43360efl(0)/lut4(0)/lut(1)"names
D

LUT__43359efllogic"*

LUT__43359efl(0)/lut4(0)/lut(1)"names
D

LUT__43358efllogic"*

LUT__43358efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[118]ioinpad"-
DdrCtrl_RDATA_0[118]io(0)/inpad(0)"input
D

LUT__43356efllogic"*

LUT__43356efl(0)/lut4(0)/lut(1)"names
D

LUT__43355efllogic"*

LUT__43355efl(0)/lut4(0)/lut(1)"names
D

LUT__43354efllogic"*

LUT__43354efl(0)/lut4(0)/lut(1)"names
D

LUT__43352efllogic"*

LUT__43352efl(0)/lut4(0)/lut(1)"names
D

LUT__43351efllogic"*

LUT__43351efl(0)/lut4(0)/lut(1)"names
D

LUT__43350efllogic"*

LUT__43350efl(0)/lut4(0)/lut(1)"names
D

LUT__43348efllogic"*

LUT__43348efl(0)/lut4(0)/lut(1)"names
D

LUT__43347efllogic"*

LUT__43347efl(0)/lut4(0)/lut(1)"names
D

LUT__43346efllogic"*

LUT__43346efl(0)/lut4(0)/lut(1)"names
D

LUT__43345efllogic"*

LUT__43345efl(0)/lut4(0)/lut(1)"names
D

LUT__43344efllogic"*

LUT__43344efl(0)/lut4(0)/lut(1)"names
D

LUT__43343efllogic"*

LUT__43343efl(0)/lut4(0)/lut(1)"names
D

LUT__43342efllogic"*

LUT__43342efl(0)/lut4(0)/lut(1)"names
D

LUT__43340efllogic"*

LUT__43340efl(0)/lut4(0)/lut(1)"names
D

LUT__43339efllogic"*

LUT__43339efl(0)/lut4(0)/lut(1)"names
D

LUT__43338efllogic"*

LUT__43338efl(0)/lut4(0)/lut(1)"names
D

LUT__43336efllogic"*

LUT__43336efl(0)/lut4(0)/lut(1)"names
D

LUT__43335efllogic"*

LUT__43335efl(0)/lut4(0)/lut(1)"names
D

LUT__43334efllogic"*

LUT__43334efl(0)/lut4(0)/lut(1)"names
D

LUT__43331efllogic"*

LUT__43331efl(0)/lut4(0)/lut(1)"names
D

LUT__43330efllogic"*

LUT__43330efl(0)/lut4(0)/lut(1)"names
D

LUT__43329efllogic"*

LUT__43329efl(0)/lut4(0)/lut(1)"names
D

LUT__43328efllogic"*

LUT__43328efl(0)/lut4(0)/lut(1)"names
D

LUT__43327efllogic"*

LUT__43327efl(0)/lut4(0)/lut(1)"names
D

LUT__43326efllogic"*

LUT__43326efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[119]ioinpad"-
DdrCtrl_RDATA_0[119]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[83]iooutpad".
DdrCtrl_WDATA_0[83]io(0)/outpad(1)"output
D

LUT__43324efllogic"*

LUT__43324efl(0)/lut4(0)/lut(1)"names
D

LUT__43323efllogic"*

LUT__43323efl(0)/lut4(0)/lut(1)"names
D

LUT__43322efllogic"*

LUT__43322efl(0)/lut4(0)/lut(1)"names
D

LUT__43320efllogic"*

LUT__43320efl(0)/lut4(0)/lut(1)"names
D

LUT__43319efllogic"*

LUT__43319efl(0)/lut4(0)/lut(1)"names
D

LUT__43318efllogic"*

LUT__43318efl(0)/lut4(0)/lut(1)"names
D

LUT__43316efllogic"*

LUT__43316efl(0)/lut4(0)/lut(1)"names
D

LUT__43315efllogic"*

LUT__43315efl(0)/lut4(0)/lut(1)"names
D

LUT__43314efllogic"*

LUT__43314efl(0)/lut4(0)/lut(1)"names
D

LUT__43313efllogic"*

LUT__43313efl(0)/lut4(0)/lut(1)"names
D

LUT__43312efllogic"*

LUT__43312efl(0)/lut4(0)/lut(1)"names
D

LUT__43311efllogic"*

LUT__43311efl(0)/lut4(0)/lut(1)"names
D

LUT__43310efllogic"*

LUT__43310efl(0)/lut4(0)/lut(1)"names
D

LUT__43308efllogic"*

LUT__43308efl(0)/lut4(0)/lut(1)"names
D

LUT__43307efllogic"*

LUT__43307efl(0)/lut4(0)/lut(1)"names
D

LUT__43306efllogic"*

LUT__43306efl(0)/lut4(0)/lut(1)"names
D

LUT__43304efllogic"*

LUT__43304efl(0)/lut4(0)/lut(1)"names
D

LUT__43303efllogic"*

LUT__43303efl(0)/lut4(0)/lut(1)"names
D

LUT__43302efllogic"*

LUT__43302efl(0)/lut4(0)/lut(1)"names
D

LUT__43300efllogic"*

LUT__43300efl(0)/lut4(0)/lut(1)"names
D

LUT__43299efllogic"*

LUT__43299efl(0)/lut4(0)/lut(1)"names
D

LUT__43298efllogic"*

LUT__43298efl(0)/lut4(0)/lut(1)"names
D

LUT__43297efllogic"*

LUT__43297efl(0)/lut4(0)/lut(1)"names
D

LUT__43296efllogic"*

LUT__43296efl(0)/lut4(0)/lut(1)"names
D

LUT__43295efllogic"*

LUT__43295efl(0)/lut4(0)/lut(1)"names
D

LUT__43294efllogic"*

LUT__43294efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[120]ioinpad"-
DdrCtrl_RDATA_0[120]io(0)/inpad(0)"input
D

LUT__43292efllogic"*

LUT__43292efl(0)/lut4(0)/lut(1)"names
D

LUT__43291efllogic"*

LUT__43291efl(0)/lut4(0)/lut(1)"names
D

LUT__43290efllogic"*

LUT__43290efl(0)/lut4(0)/lut(1)"names
D

LUT__43288efllogic"*

LUT__43288efl(0)/lut4(0)/lut(1)"names
D

LUT__43287efllogic"*

LUT__43287efl(0)/lut4(0)/lut(1)"names
D

LUT__43286efllogic"*

LUT__43286efl(0)/lut4(0)/lut(1)"names
D

LUT__43284efllogic"*

LUT__43284efl(0)/lut4(0)/lut(1)"names
D

LUT__43283efllogic"*

LUT__43283efl(0)/lut4(0)/lut(1)"names
D

LUT__43282efllogic"*

LUT__43282efl(0)/lut4(0)/lut(1)"names
D

LUT__43281efllogic"*

LUT__43281efl(0)/lut4(0)/lut(1)"names
D

LUT__43280efllogic"*

LUT__43280efl(0)/lut4(0)/lut(1)"names
D

LUT__43279efllogic"*

LUT__43279efl(0)/lut4(0)/lut(1)"names
D

LUT__43278efllogic"*

LUT__43278efl(0)/lut4(0)/lut(1)"names
D

LUT__43276efllogic"*

LUT__43276efl(0)/lut4(0)/lut(1)"names
D

LUT__43275efllogic"*

LUT__43275efl(0)/lut4(0)/lut(1)"names
D

LUT__43274efllogic"*

LUT__43274efl(0)/lut4(0)/lut(1)"names
D

LUT__43272efllogic"*

LUT__43272efl(0)/lut4(0)/lut(1)"names
D

LUT__43271efllogic"*

LUT__43271efl(0)/lut4(0)/lut(1)"names
D

LUT__43270efllogic"*

LUT__43270efl(0)/lut4(0)/lut(1)"names
D

LUT__43268efllogic"*

LUT__43268efl(0)/lut4(0)/lut(1)"names
D

LUT__43267efllogic"*

LUT__43267efl(0)/lut4(0)/lut(1)"names
D

LUT__43266efllogic"*

LUT__43266efl(0)/lut4(0)/lut(1)"names
D

LUT__43265efllogic"*

LUT__43265efl(0)/lut4(0)/lut(1)"names
D

LUT__43264efllogic"*

LUT__43264efl(0)/lut4(0)/lut(1)"names
D

LUT__43263efllogic"*

LUT__43263efl(0)/lut4(0)/lut(1)"names
D

LUT__43262efllogic"*

LUT__43262efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[121]ioinpad"-
DdrCtrl_RDATA_0[121]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[84]iooutpad".
DdrCtrl_WDATA_0[84]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[211]iooutpad"/
DdrCtrl_WDATA_0[211]io(0)/outpad(1)"output
D

LUT__43260efllogic"*

LUT__43260efl(0)/lut4(0)/lut(1)"names
D

LUT__43259efllogic"*

LUT__43259efl(0)/lut4(0)/lut(1)"names
D

LUT__43256efllogic"*

LUT__43256efl(0)/lut4(0)/lut(1)"names
D

LUT__43255efllogic"*

LUT__43255efl(0)/lut4(0)/lut(1)"names
D

LUT__43254efllogic"*

LUT__43254efl(0)/lut4(0)/lut(1)"names
D

LUT__43252efllogic"*

LUT__43252efl(0)/lut4(0)/lut(1)"names
D

LUT__43251efllogic"*

LUT__43251efl(0)/lut4(0)/lut(1)"names
D

LUT__43250efllogic"*

LUT__43250efl(0)/lut4(0)/lut(1)"names
D

LUT__43249efllogic"*

LUT__43249efl(0)/lut4(0)/lut(1)"names
D

LUT__43248efllogic"*

LUT__43248efl(0)/lut4(0)/lut(1)"names
D

LUT__43247efllogic"*

LUT__43247efl(0)/lut4(0)/lut(1)"names
D

LUT__43246efllogic"*

LUT__43246efl(0)/lut4(0)/lut(1)"names
D

LUT__43244efllogic"*

LUT__43244efl(0)/lut4(0)/lut(1)"names
D

LUT__43243efllogic"*

LUT__43243efl(0)/lut4(0)/lut(1)"names
D

LUT__43242efllogic"*

LUT__43242efl(0)/lut4(0)/lut(1)"names
D

LUT__43240efllogic"*

LUT__43240efl(0)/lut4(0)/lut(1)"names
D

LUT__43239efllogic"*

LUT__43239efl(0)/lut4(0)/lut(1)"names
D

LUT__43238efllogic"*

LUT__43238efl(0)/lut4(0)/lut(1)"names
D

LUT__43236efllogic"*

LUT__43236efl(0)/lut4(0)/lut(1)"names
D

LUT__43235efllogic"*

LUT__43235efl(0)/lut4(0)/lut(1)"names
D

LUT__43234efllogic"*

LUT__43234efl(0)/lut4(0)/lut(1)"names
D

LUT__43233efllogic"*

LUT__43233efl(0)/lut4(0)/lut(1)"names
D

LUT__43232efllogic"*

LUT__43232efl(0)/lut4(0)/lut(1)"names
D

LUT__43231efllogic"*

LUT__43231efl(0)/lut4(0)/lut(1)"names
D

LUT__43230efllogic"*

LUT__43230efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[122]ioinpad"-
DdrCtrl_RDATA_0[122]io(0)/inpad(0)"input
D

LUT__43227efllogic"*

LUT__43227efl(0)/lut4(0)/lut(1)"names
D

LUT__43226efllogic"*

LUT__43226efl(0)/lut4(0)/lut(1)"names
D

LUT__43224efllogic"*

LUT__43224efl(0)/lut4(0)/lut(1)"names
D

LUT__43223efllogic"*

LUT__43223efl(0)/lut4(0)/lut(1)"names
D

LUT__43222efllogic"*

LUT__43222efl(0)/lut4(0)/lut(1)"names
D

LUT__43220efllogic"*

LUT__43220efl(0)/lut4(0)/lut(1)"names
D

LUT__43219efllogic"*

LUT__43219efl(0)/lut4(0)/lut(1)"names
D

LUT__43218efllogic"*

LUT__43218efl(0)/lut4(0)/lut(1)"names
D

LUT__43217efllogic"*

LUT__43217efl(0)/lut4(0)/lut(1)"names
D

LUT__43216efllogic"*

LUT__43216efl(0)/lut4(0)/lut(1)"names
D

LUT__43215efllogic"*

LUT__43215efl(0)/lut4(0)/lut(1)"names
D

LUT__43214efllogic"*

LUT__43214efl(0)/lut4(0)/lut(1)"names
D

LUT__43212efllogic"*

LUT__43212efl(0)/lut4(0)/lut(1)"names
D

LUT__43211efllogic"*

LUT__43211efl(0)/lut4(0)/lut(1)"names
D

LUT__43210efllogic"*

LUT__43210efl(0)/lut4(0)/lut(1)"names
D

LUT__43208efllogic"*

LUT__43208efl(0)/lut4(0)/lut(1)"names
D

LUT__43207efllogic"*

LUT__43207efl(0)/lut4(0)/lut(1)"names
D

LUT__43206efllogic"*

LUT__43206efl(0)/lut4(0)/lut(1)"names
D

LUT__43204efllogic"*

LUT__43204efl(0)/lut4(0)/lut(1)"names
D

LUT__43203efllogic"*

LUT__43203efl(0)/lut4(0)/lut(1)"names
D

LUT__43202efllogic"*

LUT__43202efl(0)/lut4(0)/lut(1)"names
D

LUT__43201efllogic"*

LUT__43201efl(0)/lut4(0)/lut(1)"names
D

LUT__43200efllogic"*

LUT__43200efl(0)/lut4(0)/lut(1)"names
D

LUT__43199efllogic"*

LUT__43199efl(0)/lut4(0)/lut(1)"names
D

LUT__43198efllogic"*

LUT__43198efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[123]ioinpad"-
DdrCtrl_RDATA_0[123]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[85]iooutpad".
DdrCtrl_WDATA_0[85]io(0)/outpad(1)"output
D

LUT__43196efllogic"*

LUT__43196efl(0)/lut4(0)/lut(1)"names
D

LUT__43195efllogic"*

LUT__43195efl(0)/lut4(0)/lut(1)"names
D

LUT__43194efllogic"*

LUT__43194efl(0)/lut4(0)/lut(1)"names
D

LUT__43192efllogic"*

LUT__43192efl(0)/lut4(0)/lut(1)"names
D

LUT__43191efllogic"*

LUT__43191efl(0)/lut4(0)/lut(1)"names
D

LUT__43190efllogic"*

LUT__43190efl(0)/lut4(0)/lut(1)"names
D

LUT__43187efllogic"*

LUT__43187efl(0)/lut4(0)/lut(1)"names
D

LUT__43186efllogic"*

LUT__43186efl(0)/lut4(0)/lut(1)"names
D

LUT__43185efllogic"*

LUT__43185efl(0)/lut4(0)/lut(1)"names
D

LUT__43184efllogic"*

LUT__43184efl(0)/lut4(0)/lut(1)"names
D

LUT__43183efllogic"*

LUT__43183efl(0)/lut4(0)/lut(1)"names
D

LUT__43182efllogic"*

LUT__43182efl(0)/lut4(0)/lut(1)"names
D

LUT__43180efllogic"*

LUT__43180efl(0)/lut4(0)/lut(1)"names
D

LUT__43179efllogic"*

LUT__43179efl(0)/lut4(0)/lut(1)"names
D

LUT__43178efllogic"*

LUT__43178efl(0)/lut4(0)/lut(1)"names
D

LUT__43176efllogic"*

LUT__43176efl(0)/lut4(0)/lut(1)"names
D

LUT__43175efllogic"*

LUT__43175efl(0)/lut4(0)/lut(1)"names
D

LUT__43174efllogic"*

LUT__43174efl(0)/lut4(0)/lut(1)"names
D

LUT__43172efllogic"*

LUT__43172efl(0)/lut4(0)/lut(1)"names
D

LUT__43171efllogic"*

LUT__43171efl(0)/lut4(0)/lut(1)"names
D

LUT__43170efllogic"*

LUT__43170efl(0)/lut4(0)/lut(1)"names
D

LUT__43169efllogic"*

LUT__43169efl(0)/lut4(0)/lut(1)"names
D

LUT__43168efllogic"*

LUT__43168efl(0)/lut4(0)/lut(1)"names
D

LUT__43167efllogic"*

LUT__43167efl(0)/lut4(0)/lut(1)"names
D

LUT__43166efllogic"*

LUT__43166efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[124]ioinpad"-
DdrCtrl_RDATA_0[124]io(0)/inpad(0)"input
D

LUT__43164efllogic"*

LUT__43164efl(0)/lut4(0)/lut(1)"names
D

LUT__43163efllogic"*

LUT__43163efl(0)/lut4(0)/lut(1)"names
D

LUT__43162efllogic"*

LUT__43162efl(0)/lut4(0)/lut(1)"names
D

LUT__43160efllogic"*

LUT__43160efl(0)/lut4(0)/lut(1)"names
D

LUT__43159efllogic"*

LUT__43159efl(0)/lut4(0)/lut(1)"names
D

LUT__43158efllogic"*

LUT__43158efl(0)/lut4(0)/lut(1)"names
D

LUT__43156efllogic"*

LUT__43156efl(0)/lut4(0)/lut(1)"names
D

LUT__43155efllogic"*

LUT__43155efl(0)/lut4(0)/lut(1)"names
D

LUT__43154efllogic"*

LUT__43154efl(0)/lut4(0)/lut(1)"names
D

LUT__43153efllogic"*

LUT__43153efl(0)/lut4(0)/lut(1)"names
D

LUT__43152efllogic"*

LUT__43152efl(0)/lut4(0)/lut(1)"names
D

LUT__43151efllogic"*

LUT__43151efl(0)/lut4(0)/lut(1)"names
D

LUT__43150efllogic"*

LUT__43150efl(0)/lut4(0)/lut(1)"names
D

LUT__43148efllogic"*

LUT__43148efl(0)/lut4(0)/lut(1)"names
D

LUT__43147efllogic"*

LUT__43147efl(0)/lut4(0)/lut(1)"names
D

LUT__43146efllogic"*

LUT__43146efl(0)/lut4(0)/lut(1)"names
D

LUT__43144efllogic"*

LUT__43144efl(0)/lut4(0)/lut(1)"names
D

LUT__43143efllogic"*

LUT__43143efl(0)/lut4(0)/lut(1)"names
D

LUT__43142efllogic"*

LUT__43142efl(0)/lut4(0)/lut(1)"names
D

LUT__43140efllogic"*

LUT__43140efl(0)/lut4(0)/lut(1)"names
D

LUT__43139efllogic"*

LUT__43139efl(0)/lut4(0)/lut(1)"names
D

LUT__43138efllogic"*

LUT__43138efl(0)/lut4(0)/lut(1)"names
D

LUT__43137efllogic"*

LUT__43137efl(0)/lut4(0)/lut(1)"names
D

LUT__43136efllogic"*

LUT__43136efl(0)/lut4(0)/lut(1)"names
D

LUT__43135efllogic"*

LUT__43135efl(0)/lut4(0)/lut(1)"names
D

LUT__43134efllogic"*

LUT__43134efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[125]ioinpad"-
DdrCtrl_RDATA_0[125]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[86]iooutpad".
DdrCtrl_WDATA_0[86]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[212]iooutpad"/
DdrCtrl_WDATA_0[212]io(0)/outpad(1)"output
M
DdrCtrl_ALEN_0[1]iooutpad",
DdrCtrl_ALEN_0[1]io(0)/outpad(1)"output
D

LUT__43132efllogic"*

LUT__43132efl(0)/lut4(0)/lut(1)"names
D

LUT__43131efllogic"*

LUT__43131efl(0)/lut4(0)/lut(1)"names
D

LUT__43130efllogic"*

LUT__43130efl(0)/lut4(0)/lut(1)"names
D

LUT__43128efllogic"*

LUT__43128efl(0)/lut4(0)/lut(1)"names
D

LUT__43127efllogic"*

LUT__43127efl(0)/lut4(0)/lut(1)"names
D

LUT__43126efllogic"*

LUT__43126efl(0)/lut4(0)/lut(1)"names
D

LUT__43124efllogic"*

LUT__43124efl(0)/lut4(0)/lut(1)"names
D

LUT__43123efllogic"*

LUT__43123efl(0)/lut4(0)/lut(1)"names
D

LUT__43122efllogic"*

LUT__43122efl(0)/lut4(0)/lut(1)"names
D

LUT__43121efllogic"*

LUT__43121efl(0)/lut4(0)/lut(1)"names
D

LUT__43120efllogic"*

LUT__43120efl(0)/lut4(0)/lut(1)"names
D

LUT__43119efllogic"*

LUT__43119efl(0)/lut4(0)/lut(1)"names
D

LUT__43118efllogic"*

LUT__43118efl(0)/lut4(0)/lut(1)"names
D

LUT__43116efllogic"*

LUT__43116efl(0)/lut4(0)/lut(1)"names
D

LUT__43115efllogic"*

LUT__43115efl(0)/lut4(0)/lut(1)"names
D

LUT__43114efllogic"*

LUT__43114efl(0)/lut4(0)/lut(1)"names
D

LUT__43112efllogic"*

LUT__43112efl(0)/lut4(0)/lut(1)"names
D

LUT__43111efllogic"*

LUT__43111efl(0)/lut4(0)/lut(1)"names
D

LUT__43110efllogic"*

LUT__43110efl(0)/lut4(0)/lut(1)"names
D

LUT__43108efllogic"*

LUT__43108efl(0)/lut4(0)/lut(1)"names
D

LUT__43107efllogic"*

LUT__43107efl(0)/lut4(0)/lut(1)"names
D

LUT__43106efllogic"*

LUT__43106efl(0)/lut4(0)/lut(1)"names
D

LUT__43105efllogic"*

LUT__43105efl(0)/lut4(0)/lut(1)"names
D

LUT__43104efllogic"*

LUT__43104efl(0)/lut4(0)/lut(1)"names
D

LUT__43103efllogic"*

LUT__43103efl(0)/lut4(0)/lut(1)"names
D

LUT__43102efllogic"*

LUT__43102efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[126]ioinpad"-
DdrCtrl_RDATA_0[126]io(0)/inpad(0)"input
D

LUT__43100efllogic"*

LUT__43100efl(0)/lut4(0)/lut(1)"names
D

LUT__43099efllogic"*

LUT__43099efl(0)/lut4(0)/lut(1)"names
D

LUT__43098efllogic"*

LUT__43098efl(0)/lut4(0)/lut(1)"names
D

LUT__43096efllogic"*

LUT__43096efl(0)/lut4(0)/lut(1)"names
D

LUT__43095efllogic"*

LUT__43095efl(0)/lut4(0)/lut(1)"names
D

LUT__43094efllogic"*

LUT__43094efl(0)/lut4(0)/lut(1)"names
D

LUT__43092efllogic"*

LUT__43092efl(0)/lut4(0)/lut(1)"names
D

LUT__43091efllogic"*

LUT__43091efl(0)/lut4(0)/lut(1)"names
D

LUT__43090efllogic"*

LUT__43090efl(0)/lut4(0)/lut(1)"names
D

LUT__43089efllogic"*

LUT__43089efl(0)/lut4(0)/lut(1)"names
D

LUT__43088efllogic"*

LUT__43088efl(0)/lut4(0)/lut(1)"names
D

LUT__43087efllogic"*

LUT__43087efl(0)/lut4(0)/lut(1)"names
D

LUT__43086efllogic"*

LUT__43086efl(0)/lut4(0)/lut(1)"names
D

LUT__43084efllogic"*

LUT__43084efl(0)/lut4(0)/lut(1)"names
D

LUT__43083efllogic"*

LUT__43083efl(0)/lut4(0)/lut(1)"names
D

LUT__43082efllogic"*

LUT__43082efl(0)/lut4(0)/lut(1)"names
D

LUT__43080efllogic"*

LUT__43080efl(0)/lut4(0)/lut(1)"names
D

LUT__43079efllogic"*

LUT__43079efl(0)/lut4(0)/lut(1)"names
D

LUT__43078efllogic"*

LUT__43078efl(0)/lut4(0)/lut(1)"names
D

LUT__43076efllogic"*

LUT__43076efl(0)/lut4(0)/lut(1)"names
D

LUT__43075efllogic"*

LUT__43075efl(0)/lut4(0)/lut(1)"names
D

LUT__43074efllogic"*

LUT__43074efl(0)/lut4(0)/lut(1)"names
D

LUT__43073efllogic"*

LUT__43073efl(0)/lut4(0)/lut(1)"names
D

LUT__43072efllogic"*

LUT__43072efl(0)/lut4(0)/lut(1)"names
D

LUT__43071efllogic"*

LUT__43071efl(0)/lut4(0)/lut(1)"names
D

LUT__43070efllogic"*

LUT__43070efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[127]ioinpad"-
DdrCtrl_RDATA_0[127]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[87]iooutpad".
DdrCtrl_WDATA_0[87]io(0)/outpad(1)"output
D

LUT__43068efllogic"*

LUT__43068efl(0)/lut4(0)/lut(1)"names
D

LUT__43067efllogic"*

LUT__43067efl(0)/lut4(0)/lut(1)"names
D

LUT__43066efllogic"*

LUT__43066efl(0)/lut4(0)/lut(1)"names
D

LUT__43064efllogic"*

LUT__43064efl(0)/lut4(0)/lut(1)"names
D

LUT__43063efllogic"*

LUT__43063efl(0)/lut4(0)/lut(1)"names
D

LUT__43062efllogic"*

LUT__43062efl(0)/lut4(0)/lut(1)"names
D

LUT__43060efllogic"*

LUT__43060efl(0)/lut4(0)/lut(1)"names
D

LUT__43059efllogic"*

LUT__43059efl(0)/lut4(0)/lut(1)"names
D

LUT__43058efllogic"*

LUT__43058efl(0)/lut4(0)/lut(1)"names
D

LUT__43057efllogic"*

LUT__43057efl(0)/lut4(0)/lut(1)"names
D

LUT__43056efllogic"*

LUT__43056efl(0)/lut4(0)/lut(1)"names
D

LUT__43055efllogic"*

LUT__43055efl(0)/lut4(0)/lut(1)"names
D

LUT__43054efllogic"*

LUT__43054efl(0)/lut4(0)/lut(1)"names
D

LUT__43052efllogic"*

LUT__43052efl(0)/lut4(0)/lut(1)"names
D

LUT__43051efllogic"*

LUT__43051efl(0)/lut4(0)/lut(1)"names
D

LUT__43048efllogic"*

LUT__43048efl(0)/lut4(0)/lut(1)"names
D

LUT__43047efllogic"*

LUT__43047efl(0)/lut4(0)/lut(1)"names
D

LUT__43046efllogic"*

LUT__43046efl(0)/lut4(0)/lut(1)"names
D

LUT__43044efllogic"*

LUT__43044efl(0)/lut4(0)/lut(1)"names
D

LUT__43043efllogic"*

LUT__43043efl(0)/lut4(0)/lut(1)"names
D

LUT__43042efllogic"*

LUT__43042efl(0)/lut4(0)/lut(1)"names
D

LUT__43041efllogic"*

LUT__43041efl(0)/lut4(0)/lut(1)"names
D

LUT__43040efllogic"*

LUT__43040efl(0)/lut4(0)/lut(1)"names
D

LUT__43039efllogic"*

LUT__43039efl(0)/lut4(0)/lut(1)"names
D

LUT__43038efllogic"*

LUT__43038efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[128]ioinpad"-
DdrCtrl_RDATA_0[128]io(0)/inpad(0)"input
D

LUT__43036efllogic"*

LUT__43036efl(0)/lut4(0)/lut(1)"names
D

LUT__43035efllogic"*

LUT__43035efl(0)/lut4(0)/lut(1)"names
D

LUT__43034efllogic"*

LUT__43034efl(0)/lut4(0)/lut(1)"names
D

LUT__43032efllogic"*

LUT__43032efl(0)/lut4(0)/lut(1)"names
D

LUT__43031efllogic"*

LUT__43031efl(0)/lut4(0)/lut(1)"names
D

LUT__43030efllogic"*

LUT__43030efl(0)/lut4(0)/lut(1)"names
D

LUT__43028efllogic"*

LUT__43028efl(0)/lut4(0)/lut(1)"names
D

LUT__43027efllogic"*

LUT__43027efl(0)/lut4(0)/lut(1)"names
D

LUT__43026efllogic"*

LUT__43026efl(0)/lut4(0)/lut(1)"names
D

LUT__43025efllogic"*

LUT__43025efl(0)/lut4(0)/lut(1)"names
D

LUT__43024efllogic"*

LUT__43024efl(0)/lut4(0)/lut(1)"names
D

LUT__43023efllogic"*

LUT__43023efl(0)/lut4(0)/lut(1)"names
D

LUT__43022efllogic"*

LUT__43022efl(0)/lut4(0)/lut(1)"names
D

LUT__43020efllogic"*

LUT__43020efl(0)/lut4(0)/lut(1)"names
D

LUT__43019efllogic"*

LUT__43019efl(0)/lut4(0)/lut(1)"names
D

LUT__43018efllogic"*

LUT__43018efl(0)/lut4(0)/lut(1)"names
D

LUT__43016efllogic"*

LUT__43016efl(0)/lut4(0)/lut(1)"names
D

LUT__43015efllogic"*

LUT__43015efl(0)/lut4(0)/lut(1)"names
D

LUT__43014efllogic"*

LUT__43014efl(0)/lut4(0)/lut(1)"names
D

LUT__43012efllogic"*

LUT__43012efl(0)/lut4(0)/lut(1)"names
D

LUT__43011efllogic"*

LUT__43011efl(0)/lut4(0)/lut(1)"names
D

LUT__43010efllogic"*

LUT__43010efl(0)/lut4(0)/lut(1)"names
D

LUT__43009efllogic"*

LUT__43009efl(0)/lut4(0)/lut(1)"names
D

LUT__43008efllogic"*

LUT__43008efl(0)/lut4(0)/lut(1)"names
D

LUT__43007efllogic"*

LUT__43007efl(0)/lut4(0)/lut(1)"names
D

LUT__43006efllogic"*

LUT__43006efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[129]ioinpad"-
DdrCtrl_RDATA_0[129]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[88]iooutpad".
DdrCtrl_WDATA_0[88]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[213]iooutpad"/
DdrCtrl_WDATA_0[213]io(0)/outpad(1)"output
D

LUT__43004efllogic"*

LUT__43004efl(0)/lut4(0)/lut(1)"names
D

LUT__43003efllogic"*

LUT__43003efl(0)/lut4(0)/lut(1)"names
D

LUT__43002efllogic"*

LUT__43002efl(0)/lut4(0)/lut(1)"names
D

LUT__43000efllogic"*

LUT__43000efl(0)/lut4(0)/lut(1)"names
D

LUT__42999efllogic"*

LUT__42999efl(0)/lut4(0)/lut(1)"names
D

LUT__42998efllogic"*

LUT__42998efl(0)/lut4(0)/lut(1)"names
D

LUT__42996efllogic"*

LUT__42996efl(0)/lut4(0)/lut(1)"names
D

LUT__42995efllogic"*

LUT__42995efl(0)/lut4(0)/lut(1)"names
D

LUT__42994efllogic"*

LUT__42994efl(0)/lut4(0)/lut(1)"names
D

LUT__42993efllogic"*

LUT__42993efl(0)/lut4(0)/lut(1)"names
D

LUT__42992efllogic"*

LUT__42992efl(0)/lut4(0)/lut(1)"names
D

LUT__42991efllogic"*

LUT__42991efl(0)/lut4(0)/lut(1)"names
D

LUT__42990efllogic"*

LUT__42990efl(0)/lut4(0)/lut(1)"names
D

LUT__42988efllogic"*

LUT__42988efl(0)/lut4(0)/lut(1)"names
D

LUT__42987efllogic"*

LUT__42987efl(0)/lut4(0)/lut(1)"names
D

LUT__42986efllogic"*

LUT__42986efl(0)/lut4(0)/lut(1)"names
D

LUT__42984efllogic"*

LUT__42984efl(0)/lut4(0)/lut(1)"names
D

LUT__42983efllogic"*

LUT__42983efl(0)/lut4(0)/lut(1)"names
D

LUT__42982efllogic"*

LUT__42982efl(0)/lut4(0)/lut(1)"names
D

LUT__42980efllogic"*

LUT__42980efl(0)/lut4(0)/lut(1)"names
D

LUT__42979efllogic"*

LUT__42979efl(0)/lut4(0)/lut(1)"names
D

LUT__42978efllogic"*

LUT__42978efl(0)/lut4(0)/lut(1)"names
D

LUT__42977efllogic"*

LUT__42977efl(0)/lut4(0)/lut(1)"names
D

LUT__42976efllogic"*

LUT__42976efl(0)/lut4(0)/lut(1)"names
D

LUT__42975efllogic"*

LUT__42975efl(0)/lut4(0)/lut(1)"names
D

LUT__42974efllogic"*

LUT__42974efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[130]ioinpad"-
DdrCtrl_RDATA_0[130]io(0)/inpad(0)"input
D

LUT__42972efllogic"*

LUT__42972efl(0)/lut4(0)/lut(1)"names
D

LUT__42971efllogic"*

LUT__42971efl(0)/lut4(0)/lut(1)"names
D

LUT__42970efllogic"*

LUT__42970efl(0)/lut4(0)/lut(1)"names
D

LUT__42968efllogic"*

LUT__42968efl(0)/lut4(0)/lut(1)"names
D

LUT__42967efllogic"*

LUT__42967efl(0)/lut4(0)/lut(1)"names
D

LUT__42966efllogic"*

LUT__42966efl(0)/lut4(0)/lut(1)"names
D

LUT__42964efllogic"*

LUT__42964efl(0)/lut4(0)/lut(1)"names
D

LUT__42963efllogic"*

LUT__42963efl(0)/lut4(0)/lut(1)"names
D

LUT__42962efllogic"*

LUT__42962efl(0)/lut4(0)/lut(1)"names
D

LUT__42961efllogic"*

LUT__42961efl(0)/lut4(0)/lut(1)"names
D

LUT__42960efllogic"*

LUT__42960efl(0)/lut4(0)/lut(1)"names
D

LUT__42959efllogic"*

LUT__42959efl(0)/lut4(0)/lut(1)"names
D

LUT__42958efllogic"*

LUT__42958efl(0)/lut4(0)/lut(1)"names
D

LUT__42956efllogic"*

LUT__42956efl(0)/lut4(0)/lut(1)"names
D

LUT__42955efllogic"*

LUT__42955efl(0)/lut4(0)/lut(1)"names
D

LUT__42954efllogic"*

LUT__42954efl(0)/lut4(0)/lut(1)"names
D

LUT__42952efllogic"*

LUT__42952efl(0)/lut4(0)/lut(1)"names
D

LUT__42951efllogic"*

LUT__42951efl(0)/lut4(0)/lut(1)"names
D

LUT__42950efllogic"*

LUT__42950efl(0)/lut4(0)/lut(1)"names
D

LUT__42947efllogic"*

LUT__42947efl(0)/lut4(0)/lut(1)"names
D

LUT__42946efllogic"*

LUT__42946efl(0)/lut4(0)/lut(1)"names
D

LUT__42945efllogic"*

LUT__42945efl(0)/lut4(0)/lut(1)"names
D

LUT__42944efllogic"*

LUT__42944efl(0)/lut4(0)/lut(1)"names
D

LUT__42943efllogic"*

LUT__42943efl(0)/lut4(0)/lut(1)"names
D

LUT__42942efllogic"*

LUT__42942efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[131]ioinpad"-
DdrCtrl_RDATA_0[131]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[89]iooutpad".
DdrCtrl_WDATA_0[89]io(0)/outpad(1)"output
D

LUT__42940efllogic"*

LUT__42940efl(0)/lut4(0)/lut(1)"names
D

LUT__42939efllogic"*

LUT__42939efl(0)/lut4(0)/lut(1)"names
D

LUT__42938efllogic"*

LUT__42938efl(0)/lut4(0)/lut(1)"names
D

LUT__42936efllogic"*

LUT__42936efl(0)/lut4(0)/lut(1)"names
D

LUT__42935efllogic"*

LUT__42935efl(0)/lut4(0)/lut(1)"names
D

LUT__42934efllogic"*

LUT__42934efl(0)/lut4(0)/lut(1)"names
D

LUT__42932efllogic"*

LUT__42932efl(0)/lut4(0)/lut(1)"names
D

LUT__42931efllogic"*

LUT__42931efl(0)/lut4(0)/lut(1)"names
D

LUT__42930efllogic"*

LUT__42930efl(0)/lut4(0)/lut(1)"names
D

LUT__42929efllogic"*

LUT__42929efl(0)/lut4(0)/lut(1)"names
D

LUT__42928efllogic"*

LUT__42928efl(0)/lut4(0)/lut(1)"names
D

LUT__42927efllogic"*

LUT__42927efl(0)/lut4(0)/lut(1)"names
D

LUT__42926efllogic"*

LUT__42926efl(0)/lut4(0)/lut(1)"names
D

LUT__42924efllogic"*

LUT__42924efl(0)/lut4(0)/lut(1)"names
D

LUT__42923efllogic"*

LUT__42923efl(0)/lut4(0)/lut(1)"names
D

LUT__42922efllogic"*

LUT__42922efl(0)/lut4(0)/lut(1)"names
D

LUT__42920efllogic"*

LUT__42920efl(0)/lut4(0)/lut(1)"names
D

LUT__42919efllogic"*

LUT__42919efl(0)/lut4(0)/lut(1)"names
D

LUT__42918efllogic"*

LUT__42918efl(0)/lut4(0)/lut(1)"names
D

LUT__42916efllogic"*

LUT__42916efl(0)/lut4(0)/lut(1)"names
D

LUT__42915efllogic"*

LUT__42915efl(0)/lut4(0)/lut(1)"names
D

LUT__42914efllogic"*

LUT__42914efl(0)/lut4(0)/lut(1)"names
D

LUT__42913efllogic"*

LUT__42913efl(0)/lut4(0)/lut(1)"names
D

LUT__42912efllogic"*

LUT__42912efl(0)/lut4(0)/lut(1)"names
D

LUT__42911efllogic"*

LUT__42911efl(0)/lut4(0)/lut(1)"names
D

LUT__42910efllogic"*

LUT__42910efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[132]ioinpad"-
DdrCtrl_RDATA_0[132]io(0)/inpad(0)"input
D

LUT__42908efllogic"*

LUT__42908efl(0)/lut4(0)/lut(1)"names
D

LUT__42907efllogic"*

LUT__42907efl(0)/lut4(0)/lut(1)"names
D

LUT__42906efllogic"*

LUT__42906efl(0)/lut4(0)/lut(1)"names
D

LUT__42904efllogic"*

LUT__42904efl(0)/lut4(0)/lut(1)"names
D

LUT__42903efllogic"*

LUT__42903efl(0)/lut4(0)/lut(1)"names
D

LUT__42902efllogic"*

LUT__42902efl(0)/lut4(0)/lut(1)"names
D

LUT__42900efllogic"*

LUT__42900efl(0)/lut4(0)/lut(1)"names
D

LUT__42899efllogic"*

LUT__42899efl(0)/lut4(0)/lut(1)"names
D

LUT__42898efllogic"*

LUT__42898efl(0)/lut4(0)/lut(1)"names
D

LUT__42897efllogic"*

LUT__42897efl(0)/lut4(0)/lut(1)"names
D

LUT__42896efllogic"*

LUT__42896efl(0)/lut4(0)/lut(1)"names
D

LUT__42895efllogic"*

LUT__42895efl(0)/lut4(0)/lut(1)"names
D

LUT__42894efllogic"*

LUT__42894efl(0)/lut4(0)/lut(1)"names
D

LUT__42892efllogic"*

LUT__42892efl(0)/lut4(0)/lut(1)"names
D

LUT__42891efllogic"*

LUT__42891efl(0)/lut4(0)/lut(1)"names
D

LUT__42890efllogic"*

LUT__42890efl(0)/lut4(0)/lut(1)"names
D

LUT__42888efllogic"*

LUT__42888efl(0)/lut4(0)/lut(1)"names
D

LUT__42887efllogic"*

LUT__42887efl(0)/lut4(0)/lut(1)"names
D

LUT__42886efllogic"*

LUT__42886efl(0)/lut4(0)/lut(1)"names
D

LUT__42884efllogic"*

LUT__42884efl(0)/lut4(0)/lut(1)"names
D

LUT__42883efllogic"*

LUT__42883efl(0)/lut4(0)/lut(1)"names
D

LUT__42882efllogic"*

LUT__42882efl(0)/lut4(0)/lut(1)"names
D

LUT__42881efllogic"*

LUT__42881efl(0)/lut4(0)/lut(1)"names
D

LUT__42880efllogic"*

LUT__42880efl(0)/lut4(0)/lut(1)"names
D

LUT__42879efllogic"*

LUT__42879efl(0)/lut4(0)/lut(1)"names
D

LUT__42878efllogic"*

LUT__42878efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[133]ioinpad"-
DdrCtrl_RDATA_0[133]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[90]iooutpad".
DdrCtrl_WDATA_0[90]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[214]iooutpad"/
DdrCtrl_WDATA_0[214]io(0)/outpad(1)"output
M
DdrCtrl_ALEN_0[2]iooutpad",
DdrCtrl_ALEN_0[2]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[25]iooutpad".
DdrCtrl_AADDR_0[25]io(0)/outpad(1)"output
D

LUT__42876efllogic"*

LUT__42876efl(0)/lut4(0)/lut(1)"names
D

LUT__42875efllogic"*

LUT__42875efl(0)/lut4(0)/lut(1)"names
D

LUT__42874efllogic"*

LUT__42874efl(0)/lut4(0)/lut(1)"names
D

LUT__42872efllogic"*

LUT__42872efl(0)/lut4(0)/lut(1)"names
D

LUT__42871efllogic"*

LUT__42871efl(0)/lut4(0)/lut(1)"names
D

LUT__42870efllogic"*

LUT__42870efl(0)/lut4(0)/lut(1)"names
D

LUT__42868efllogic"*

LUT__42868efl(0)/lut4(0)/lut(1)"names
D

LUT__42867efllogic"*

LUT__42867efl(0)/lut4(0)/lut(1)"names
D

LUT__42866efllogic"*

LUT__42866efl(0)/lut4(0)/lut(1)"names
D

LUT__42865efllogic"*

LUT__42865efl(0)/lut4(0)/lut(1)"names
D

LUT__42864efllogic"*

LUT__42864efl(0)/lut4(0)/lut(1)"names
D

LUT__42863efllogic"*

LUT__42863efl(0)/lut4(0)/lut(1)"names
D

LUT__42862efllogic"*

LUT__42862efl(0)/lut4(0)/lut(1)"names
D

LUT__42860efllogic"*

LUT__42860efl(0)/lut4(0)/lut(1)"names
D

LUT__42859efllogic"*

LUT__42859efl(0)/lut4(0)/lut(1)"names
D

LUT__42858efllogic"*

LUT__42858efl(0)/lut4(0)/lut(1)"names
D

LUT__42856efllogic"*

LUT__42856efl(0)/lut4(0)/lut(1)"names
D

LUT__42855efllogic"*

LUT__42855efl(0)/lut4(0)/lut(1)"names
D

LUT__42854efllogic"*

LUT__42854efl(0)/lut4(0)/lut(1)"names
D

LUT__42852efllogic"*

LUT__42852efl(0)/lut4(0)/lut(1)"names
D

LUT__42851efllogic"*

LUT__42851efl(0)/lut4(0)/lut(1)"names
D

LUT__42850efllogic"*

LUT__42850efl(0)/lut4(0)/lut(1)"names
D

LUT__42849efllogic"*

LUT__42849efl(0)/lut4(0)/lut(1)"names
D

LUT__42848efllogic"*

LUT__42848efl(0)/lut4(0)/lut(1)"names
D

LUT__42847efllogic"*

LUT__42847efl(0)/lut4(0)/lut(1)"names
D

LUT__42846efllogic"*

LUT__42846efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[134]ioinpad"-
DdrCtrl_RDATA_0[134]io(0)/inpad(0)"input
D

LUT__42844efllogic"*

LUT__42844efl(0)/lut4(0)/lut(1)"names
D

LUT__42843efllogic"*

LUT__42843efl(0)/lut4(0)/lut(1)"names
D

LUT__42842efllogic"*

LUT__42842efl(0)/lut4(0)/lut(1)"names
D

LUT__42839efllogic"*

LUT__42839efl(0)/lut4(0)/lut(1)"names
D

LUT__42838efllogic"*

LUT__42838efl(0)/lut4(0)/lut(1)"names
D

LUT__42836efllogic"*

LUT__42836efl(0)/lut4(0)/lut(1)"names
D

LUT__42835efllogic"*

LUT__42835efl(0)/lut4(0)/lut(1)"names
D

LUT__42834efllogic"*

LUT__42834efl(0)/lut4(0)/lut(1)"names
D

LUT__42833efllogic"*

LUT__42833efl(0)/lut4(0)/lut(1)"names
D

LUT__42832efllogic"*

LUT__42832efl(0)/lut4(0)/lut(1)"names
D

LUT__42831efllogic"*

LUT__42831efl(0)/lut4(0)/lut(1)"names
D

LUT__42830efllogic"*

LUT__42830efl(0)/lut4(0)/lut(1)"names
D

LUT__42828efllogic"*

LUT__42828efl(0)/lut4(0)/lut(1)"names
D

LUT__42827efllogic"*

LUT__42827efl(0)/lut4(0)/lut(1)"names
D

LUT__42826efllogic"*

LUT__42826efl(0)/lut4(0)/lut(1)"names
D

LUT__42824efllogic"*

LUT__42824efl(0)/lut4(0)/lut(1)"names
D

LUT__42823efllogic"*

LUT__42823efl(0)/lut4(0)/lut(1)"names
D

LUT__42822efllogic"*

LUT__42822efl(0)/lut4(0)/lut(1)"names
D

LUT__42820efllogic"*

LUT__42820efl(0)/lut4(0)/lut(1)"names
D

LUT__42819efllogic"*

LUT__42819efl(0)/lut4(0)/lut(1)"names
D

LUT__42818efllogic"*

LUT__42818efl(0)/lut4(0)/lut(1)"names
D

LUT__42817efllogic"*

LUT__42817efl(0)/lut4(0)/lut(1)"names
D

LUT__42816efllogic"*

LUT__42816efl(0)/lut4(0)/lut(1)"names
D

LUT__42815efllogic"*

LUT__42815efl(0)/lut4(0)/lut(1)"names
D

LUT__42814efllogic"*

LUT__42814efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[135]ioinpad"-
DdrCtrl_RDATA_0[135]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[91]iooutpad".
DdrCtrl_WDATA_0[91]io(0)/outpad(1)"output
D

LUT__42812efllogic"*

LUT__42812efl(0)/lut4(0)/lut(1)"names
D

LUT__42811efllogic"*

LUT__42811efl(0)/lut4(0)/lut(1)"names
D

LUT__42810efllogic"*

LUT__42810efl(0)/lut4(0)/lut(1)"names
D

LUT__42808efllogic"*

LUT__42808efl(0)/lut4(0)/lut(1)"names
D

LUT__42807efllogic"*

LUT__42807efl(0)/lut4(0)/lut(1)"names
D

LUT__42806efllogic"*

LUT__42806efl(0)/lut4(0)/lut(1)"names
D

LUT__42804efllogic"*

LUT__42804efl(0)/lut4(0)/lut(1)"names
D

LUT__42803efllogic"*

LUT__42803efl(0)/lut4(0)/lut(1)"names
D

LUT__42802efllogic"*

LUT__42802efl(0)/lut4(0)/lut(1)"names
D

LUT__42801efllogic"*

LUT__42801efl(0)/lut4(0)/lut(1)"names
D

LUT__42800efllogic"*

LUT__42800efl(0)/lut4(0)/lut(1)"names
D

LUT__42799efllogic"*

LUT__42799efl(0)/lut4(0)/lut(1)"names
D

LUT__42798efllogic"*

LUT__42798efl(0)/lut4(0)/lut(1)"names
D

LUT__42796efllogic"*

LUT__42796efl(0)/lut4(0)/lut(1)"names
D

LUT__42795efllogic"*

LUT__42795efl(0)/lut4(0)/lut(1)"names
D

LUT__42794efllogic"*

LUT__42794efl(0)/lut4(0)/lut(1)"names
D

LUT__42792efllogic"*

LUT__42792efl(0)/lut4(0)/lut(1)"names
D

LUT__42791efllogic"*

LUT__42791efl(0)/lut4(0)/lut(1)"names
D

LUT__42790efllogic"*

LUT__42790efl(0)/lut4(0)/lut(1)"names
D

LUT__42788efllogic"*

LUT__42788efl(0)/lut4(0)/lut(1)"names
D

LUT__42787efllogic"*

LUT__42787efl(0)/lut4(0)/lut(1)"names
D

LUT__42786efllogic"*

LUT__42786efl(0)/lut4(0)/lut(1)"names
D

LUT__42785efllogic"*

LUT__42785efl(0)/lut4(0)/lut(1)"names
D

LUT__42784efllogic"*

LUT__42784efl(0)/lut4(0)/lut(1)"names
D

LUT__42783efllogic"*

LUT__42783efl(0)/lut4(0)/lut(1)"names
D

LUT__42782efllogic"*

LUT__42782efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[136]ioinpad"-
DdrCtrl_RDATA_0[136]io(0)/inpad(0)"input
D

LUT__42780efllogic"*

LUT__42780efl(0)/lut4(0)/lut(1)"names
D

LUT__42779efllogic"*

LUT__42779efl(0)/lut4(0)/lut(1)"names
D

LUT__42778efllogic"*

LUT__42778efl(0)/lut4(0)/lut(1)"names
D

LUT__42776efllogic"*

LUT__42776efl(0)/lut4(0)/lut(1)"names
D

LUT__42775efllogic"*

LUT__42775efl(0)/lut4(0)/lut(1)"names
D

LUT__42774efllogic"*

LUT__42774efl(0)/lut4(0)/lut(1)"names
D

LUT__42772efllogic"*

LUT__42772efl(0)/lut4(0)/lut(1)"names
D

LUT__42771efllogic"*

LUT__42771efl(0)/lut4(0)/lut(1)"names
D

LUT__42770efllogic"*

LUT__42770efl(0)/lut4(0)/lut(1)"names
D

LUT__42769efllogic"*

LUT__42769efl(0)/lut4(0)/lut(1)"names
D

LUT__42768efllogic"*

LUT__42768efl(0)/lut4(0)/lut(1)"names
D

LUT__42767efllogic"*

LUT__42767efl(0)/lut4(0)/lut(1)"names
D

LUT__42766efllogic"*

LUT__42766efl(0)/lut4(0)/lut(1)"names
D

LUT__42763efllogic"*

LUT__42763efl(0)/lut4(0)/lut(1)"names
D

LUT__42762efllogic"*

LUT__42762efl(0)/lut4(0)/lut(1)"names
D

LUT__42760efllogic"*

LUT__42760efl(0)/lut4(0)/lut(1)"names
D

LUT__42759efllogic"*

LUT__42759efl(0)/lut4(0)/lut(1)"names
D

LUT__42758efllogic"*

LUT__42758efl(0)/lut4(0)/lut(1)"names
D

LUT__42756efllogic"*

LUT__42756efl(0)/lut4(0)/lut(1)"names
D

LUT__42755efllogic"*

LUT__42755efl(0)/lut4(0)/lut(1)"names
D

LUT__42754efllogic"*

LUT__42754efl(0)/lut4(0)/lut(1)"names
D

LUT__42753efllogic"*

LUT__42753efl(0)/lut4(0)/lut(1)"names
D

LUT__42752efllogic"*

LUT__42752efl(0)/lut4(0)/lut(1)"names
D

LUT__42751efllogic"*

LUT__42751efl(0)/lut4(0)/lut(1)"names
D

LUT__42750efllogic"*

LUT__42750efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[137]ioinpad"-
DdrCtrl_RDATA_0[137]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[92]iooutpad".
DdrCtrl_WDATA_0[92]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[215]iooutpad"/
DdrCtrl_WDATA_0[215]io(0)/outpad(1)"output
D

LUT__42748efllogic"*

LUT__42748efl(0)/lut4(0)/lut(1)"names
D

LUT__42747efllogic"*

LUT__42747efl(0)/lut4(0)/lut(1)"names
D

LUT__42746efllogic"*

LUT__42746efl(0)/lut4(0)/lut(1)"names
D

LUT__42744efllogic"*

LUT__42744efl(0)/lut4(0)/lut(1)"names
D

LUT__42743efllogic"*

LUT__42743efl(0)/lut4(0)/lut(1)"names
D

LUT__42742efllogic"*

LUT__42742efl(0)/lut4(0)/lut(1)"names
D

LUT__42740efllogic"*

LUT__42740efl(0)/lut4(0)/lut(1)"names
D

LUT__42739efllogic"*

LUT__42739efl(0)/lut4(0)/lut(1)"names
D

LUT__42738efllogic"*

LUT__42738efl(0)/lut4(0)/lut(1)"names
D

LUT__42737efllogic"*

LUT__42737efl(0)/lut4(0)/lut(1)"names
D

LUT__42736efllogic"*

LUT__42736efl(0)/lut4(0)/lut(1)"names
D

LUT__42735efllogic"*

LUT__42735efl(0)/lut4(0)/lut(1)"names
D

LUT__42734efllogic"*

LUT__42734efl(0)/lut4(0)/lut(1)"names
D

LUT__42732efllogic"*

LUT__42732efl(0)/lut4(0)/lut(1)"names
D

LUT__42731efllogic"*

LUT__42731efl(0)/lut4(0)/lut(1)"names
D

LUT__42730efllogic"*

LUT__42730efl(0)/lut4(0)/lut(1)"names
D

LUT__42728efllogic"*

LUT__42728efl(0)/lut4(0)/lut(1)"names
D

LUT__42727efllogic"*

LUT__42727efl(0)/lut4(0)/lut(1)"names
D

LUT__42724efllogic"*

LUT__42724efl(0)/lut4(0)/lut(1)"names
D

LUT__42723efllogic"*

LUT__42723efl(0)/lut4(0)/lut(1)"names
D

LUT__42722efllogic"*

LUT__42722efl(0)/lut4(0)/lut(1)"names
D

LUT__42721efllogic"*

LUT__42721efl(0)/lut4(0)/lut(1)"names
D

LUT__42720efllogic"*

LUT__42720efl(0)/lut4(0)/lut(1)"names
D

LUT__42719efllogic"*

LUT__42719efl(0)/lut4(0)/lut(1)"names
D

LUT__42718efllogic"*

LUT__42718efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[138]ioinpad"-
DdrCtrl_RDATA_0[138]io(0)/inpad(0)"input
D

LUT__42716efllogic"*

LUT__42716efl(0)/lut4(0)/lut(1)"names
D

LUT__42715efllogic"*

LUT__42715efl(0)/lut4(0)/lut(1)"names
D

LUT__42714efllogic"*

LUT__42714efl(0)/lut4(0)/lut(1)"names
D

LUT__42712efllogic"*

LUT__42712efl(0)/lut4(0)/lut(1)"names
D

LUT__42711efllogic"*

LUT__42711efl(0)/lut4(0)/lut(1)"names
D

LUT__42710efllogic"*

LUT__42710efl(0)/lut4(0)/lut(1)"names
D

LUT__42708efllogic"*

LUT__42708efl(0)/lut4(0)/lut(1)"names
D

LUT__42707efllogic"*

LUT__42707efl(0)/lut4(0)/lut(1)"names
D

LUT__42706efllogic"*

LUT__42706efl(0)/lut4(0)/lut(1)"names
D

LUT__42705efllogic"*

LUT__42705efl(0)/lut4(0)/lut(1)"names
D

LUT__42704efllogic"*

LUT__42704efl(0)/lut4(0)/lut(1)"names
D

LUT__42703efllogic"*

LUT__42703efl(0)/lut4(0)/lut(1)"names
D

LUT__42702efllogic"*

LUT__42702efl(0)/lut4(0)/lut(1)"names
D

LUT__42700efllogic"*

LUT__42700efl(0)/lut4(0)/lut(1)"names
D

LUT__42699efllogic"*

LUT__42699efl(0)/lut4(0)/lut(1)"names
D

LUT__42698efllogic"*

LUT__42698efl(0)/lut4(0)/lut(1)"names
D

LUT__42696efllogic"*

LUT__42696efl(0)/lut4(0)/lut(1)"names
D

LUT__42695efllogic"*

LUT__42695efl(0)/lut4(0)/lut(1)"names
D

LUT__42694efllogic"*

LUT__42694efl(0)/lut4(0)/lut(1)"names
D

LUT__42692efllogic"*

LUT__42692efl(0)/lut4(0)/lut(1)"names
D

LUT__42691efllogic"*

LUT__42691efl(0)/lut4(0)/lut(1)"names
D

LUT__42690efllogic"*

LUT__42690efl(0)/lut4(0)/lut(1)"names
D

LUT__42689efllogic"*

LUT__42689efl(0)/lut4(0)/lut(1)"names
D

LUT__42688efllogic"*

LUT__42688efl(0)/lut4(0)/lut(1)"names
D

LUT__42687efllogic"*

LUT__42687efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[139]ioinpad"-
DdrCtrl_RDATA_0[139]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[93]iooutpad".
DdrCtrl_WDATA_0[93]io(0)/outpad(1)"output
D

LUT__42684efllogic"*

LUT__42684efl(0)/lut4(0)/lut(1)"names
D

LUT__42683efllogic"*

LUT__42683efl(0)/lut4(0)/lut(1)"names
D

LUT__42682efllogic"*

LUT__42682efl(0)/lut4(0)/lut(1)"names
D

LUT__42680efllogic"*

LUT__42680efl(0)/lut4(0)/lut(1)"names
D

LUT__42679efllogic"*

LUT__42679efl(0)/lut4(0)/lut(1)"names
D

LUT__42678efllogic"*

LUT__42678efl(0)/lut4(0)/lut(1)"names
D

LUT__42676efllogic"*

LUT__42676efl(0)/lut4(0)/lut(1)"names
D

LUT__42675efllogic"*

LUT__42675efl(0)/lut4(0)/lut(1)"names
D

LUT__42674efllogic"*

LUT__42674efl(0)/lut4(0)/lut(1)"names
D

LUT__42673efllogic"*

LUT__42673efl(0)/lut4(0)/lut(1)"names
D

LUT__42672efllogic"*

LUT__42672efl(0)/lut4(0)/lut(1)"names
D

LUT__42671efllogic"*

LUT__42671efl(0)/lut4(0)/lut(1)"names
D

LUT__42670efllogic"*

LUT__42670efl(0)/lut4(0)/lut(1)"names
D

LUT__42668efllogic"*

LUT__42668efl(0)/lut4(0)/lut(1)"names
D

LUT__42667efllogic"*

LUT__42667efl(0)/lut4(0)/lut(1)"names
D

LUT__42666efllogic"*

LUT__42666efl(0)/lut4(0)/lut(1)"names
D

LUT__42664efllogic"*

LUT__42664efl(0)/lut4(0)/lut(1)"names
D

LUT__42663efllogic"*

LUT__42663efl(0)/lut4(0)/lut(1)"names
D

LUT__42662efllogic"*

LUT__42662efl(0)/lut4(0)/lut(1)"names
D

LUT__42660efllogic"*

LUT__42660efl(0)/lut4(0)/lut(1)"names
D

LUT__42659efllogic"*

LUT__42659efl(0)/lut4(0)/lut(1)"names
D

LUT__42658efllogic"*

LUT__42658efl(0)/lut4(0)/lut(1)"names
D

LUT__42657efllogic"*

LUT__42657efl(0)/lut4(0)/lut(1)"names
D

LUT__42656efllogic"*

LUT__42656efl(0)/lut4(0)/lut(1)"names
D

LUT__42655efllogic"*

LUT__42655efl(0)/lut4(0)/lut(1)"names
D

LUT__42654efllogic"*

LUT__42654efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[140]ioinpad"-
DdrCtrl_RDATA_0[140]io(0)/inpad(0)"input
D

LUT__42652efllogic"*

LUT__42652efl(0)/lut4(0)/lut(1)"names
D

LUT__42651efllogic"*

LUT__42651efl(0)/lut4(0)/lut(1)"names
D

LUT__42648efllogic"*

LUT__42648efl(0)/lut4(0)/lut(1)"names
D

LUT__42647efllogic"*

LUT__42647efl(0)/lut4(0)/lut(1)"names
D

LUT__42646efllogic"*

LUT__42646efl(0)/lut4(0)/lut(1)"names
D

LUT__42644efllogic"*

LUT__42644efl(0)/lut4(0)/lut(1)"names
D

LUT__42643efllogic"*

LUT__42643efl(0)/lut4(0)/lut(1)"names
D

LUT__42642efllogic"*

LUT__42642efl(0)/lut4(0)/lut(1)"names
D

LUT__42641efllogic"*

LUT__42641efl(0)/lut4(0)/lut(1)"names
D

LUT__42640efllogic"*

LUT__42640efl(0)/lut4(0)/lut(1)"names
D

LUT__42639efllogic"*

LUT__42639efl(0)/lut4(0)/lut(1)"names
D

LUT__42638efllogic"*

LUT__42638efl(0)/lut4(0)/lut(1)"names
D

LUT__42636efllogic"*

LUT__42636efl(0)/lut4(0)/lut(1)"names
D

LUT__42635efllogic"*

LUT__42635efl(0)/lut4(0)/lut(1)"names
D

LUT__42634efllogic"*

LUT__42634efl(0)/lut4(0)/lut(1)"names
D

LUT__42632efllogic"*

LUT__42632efl(0)/lut4(0)/lut(1)"names
D

LUT__42631efllogic"*

LUT__42631efl(0)/lut4(0)/lut(1)"names
D

LUT__42630efllogic"*

LUT__42630efl(0)/lut4(0)/lut(1)"names
D

LUT__42628efllogic"*

LUT__42628efl(0)/lut4(0)/lut(1)"names
D

LUT__42627efllogic"*

LUT__42627efl(0)/lut4(0)/lut(1)"names
D

LUT__42626efllogic"*

LUT__42626efl(0)/lut4(0)/lut(1)"names
D

LUT__42625efllogic"*

LUT__42625efl(0)/lut4(0)/lut(1)"names
D

LUT__42624efllogic"*

LUT__42624efl(0)/lut4(0)/lut(1)"names
D

LUT__42623efllogic"*

LUT__42623efl(0)/lut4(0)/lut(1)"names
D

LUT__42622efllogic"*

LUT__42622efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[141]ioinpad"-
DdrCtrl_RDATA_0[141]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[94]iooutpad".
DdrCtrl_WDATA_0[94]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[216]iooutpad"/
DdrCtrl_WDATA_0[216]io(0)/outpad(1)"output
M
DdrCtrl_ALEN_0[3]iooutpad",
DdrCtrl_ALEN_0[3]io(0)/outpad(1)"output
D

LUT__42620efllogic"*

LUT__42620efl(0)/lut4(0)/lut(1)"names
D

LUT__42619efllogic"*

LUT__42619efl(0)/lut4(0)/lut(1)"names
D

LUT__42618efllogic"*

LUT__42618efl(0)/lut4(0)/lut(1)"names
D

LUT__42616efllogic"*

LUT__42616efl(0)/lut4(0)/lut(1)"names
D

LUT__42615efllogic"*

LUT__42615efl(0)/lut4(0)/lut(1)"names
D

LUT__42614efllogic"*

LUT__42614efl(0)/lut4(0)/lut(1)"names
D

LUT__42612efllogic"*

LUT__42612efl(0)/lut4(0)/lut(1)"names
D

LUT__42611efllogic"*

LUT__42611efl(0)/lut4(0)/lut(1)"names
D

LUT__42610efllogic"*

LUT__42610efl(0)/lut4(0)/lut(1)"names
D

LUT__42609efllogic"*

LUT__42609efl(0)/lut4(0)/lut(1)"names
D

LUT__42608efllogic"*

LUT__42608efl(0)/lut4(0)/lut(1)"names
D

LUT__42607efllogic"*

LUT__42607efl(0)/lut4(0)/lut(1)"names
D

LUT__42606efllogic"*

LUT__42606efl(0)/lut4(0)/lut(1)"names
D

LUT__42604efllogic"*

LUT__42604efl(0)/lut4(0)/lut(1)"names
D

LUT__42603efllogic"*

LUT__42603efl(0)/lut4(0)/lut(1)"names
D

LUT__42602efllogic"*

LUT__42602efl(0)/lut4(0)/lut(1)"names
D

LUT__42600efllogic"*

LUT__42600efl(0)/lut4(0)/lut(1)"names
D

LUT__42599efllogic"*

LUT__42599efl(0)/lut4(0)/lut(1)"names
D

LUT__42598efllogic"*

LUT__42598efl(0)/lut4(0)/lut(1)"names
D

LUT__42596efllogic"*

LUT__42596efl(0)/lut4(0)/lut(1)"names
D

LUT__42595efllogic"*

LUT__42595efl(0)/lut4(0)/lut(1)"names
D

LUT__42594efllogic"*

LUT__42594efl(0)/lut4(0)/lut(1)"names
D

LUT__42593efllogic"*

LUT__42593efl(0)/lut4(0)/lut(1)"names
D

LUT__42592efllogic"*

LUT__42592efl(0)/lut4(0)/lut(1)"names
D

LUT__42591efllogic"*

LUT__42591efl(0)/lut4(0)/lut(1)"names
D

LUT__42590efllogic"*

LUT__42590efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[142]ioinpad"-
DdrCtrl_RDATA_0[142]io(0)/inpad(0)"input
D

LUT__42588efllogic"*

LUT__42588efl(0)/lut4(0)/lut(1)"names
D

LUT__42587efllogic"*

LUT__42587efl(0)/lut4(0)/lut(1)"names
D

LUT__42586efllogic"*

LUT__42586efl(0)/lut4(0)/lut(1)"names
D

LUT__42584efllogic"*

LUT__42584efl(0)/lut4(0)/lut(1)"names
D

LUT__42583efllogic"*

LUT__42583efl(0)/lut4(0)/lut(1)"names
D

LUT__42582efllogic"*

LUT__42582efl(0)/lut4(0)/lut(1)"names
D

LUT__42580efllogic"*

LUT__42580efl(0)/lut4(0)/lut(1)"names
D

LUT__42579efllogic"*

LUT__42579efl(0)/lut4(0)/lut(1)"names
D

LUT__42578efllogic"*

LUT__42578efl(0)/lut4(0)/lut(1)"names
D

LUT__42577efllogic"*

LUT__42577efl(0)/lut4(0)/lut(1)"names
D

LUT__42576efllogic"*

LUT__42576efl(0)/lut4(0)/lut(1)"names
D

LUT__42575efllogic"*

LUT__42575efl(0)/lut4(0)/lut(1)"names
D

LUT__42574efllogic"*

LUT__42574efl(0)/lut4(0)/lut(1)"names
D

LUT__42572efllogic"*

LUT__42572efl(0)/lut4(0)/lut(1)"names
D

LUT__42571efllogic"*

LUT__42571efl(0)/lut4(0)/lut(1)"names
D

LUT__42570efllogic"*

LUT__42570efl(0)/lut4(0)/lut(1)"names
D

LUT__42568efllogic"*

LUT__42568efl(0)/lut4(0)/lut(1)"names
D

LUT__42567efllogic"*

LUT__42567efl(0)/lut4(0)/lut(1)"names
D

LUT__42566efllogic"*

LUT__42566efl(0)/lut4(0)/lut(1)"names
D

LUT__42564efllogic"*

LUT__42564efl(0)/lut4(0)/lut(1)"names
D

LUT__42563efllogic"*

LUT__42563efl(0)/lut4(0)/lut(1)"names
D

LUT__42562efllogic"*

LUT__42562efl(0)/lut4(0)/lut(1)"names
D

LUT__42561efllogic"*

LUT__42561efl(0)/lut4(0)/lut(1)"names
D

LUT__42560efllogic"*

LUT__42560efl(0)/lut4(0)/lut(1)"names
D

LUT__42559efllogic"*

LUT__42559efl(0)/lut4(0)/lut(1)"names
D

LUT__42558efllogic"*

LUT__42558efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[143]ioinpad"-
DdrCtrl_RDATA_0[143]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[95]iooutpad".
DdrCtrl_WDATA_0[95]io(0)/outpad(1)"output
D

LUT__42556efllogic"*

LUT__42556efl(0)/lut4(0)/lut(1)"names
D

LUT__42555efllogic"*

LUT__42555efl(0)/lut4(0)/lut(1)"names
D

LUT__42554efllogic"*

LUT__42554efl(0)/lut4(0)/lut(1)"names
D

LUT__42552efllogic"*

LUT__42552efl(0)/lut4(0)/lut(1)"names
D

LUT__42551efllogic"*

LUT__42551efl(0)/lut4(0)/lut(1)"names
D

LUT__42550efllogic"*

LUT__42550efl(0)/lut4(0)/lut(1)"names
D

LUT__42548efllogic"*

LUT__42548efl(0)/lut4(0)/lut(1)"names
D

LUT__42547efllogic"*

LUT__42547efl(0)/lut4(0)/lut(1)"names
D

LUT__42546efllogic"*

LUT__42546efl(0)/lut4(0)/lut(1)"names
D

LUT__42545efllogic"*

LUT__42545efl(0)/lut4(0)/lut(1)"names
D

LUT__42544efllogic"*

LUT__42544efl(0)/lut4(0)/lut(1)"names
D

LUT__42543efllogic"*

LUT__42543efl(0)/lut4(0)/lut(1)"names
D

LUT__42542efllogic"*

LUT__42542efl(0)/lut4(0)/lut(1)"names
D

LUT__42540efllogic"*

LUT__42540efl(0)/lut4(0)/lut(1)"names
D

LUT__42539efllogic"*

LUT__42539efl(0)/lut4(0)/lut(1)"names
D

LUT__42538efllogic"*

LUT__42538efl(0)/lut4(0)/lut(1)"names
D

LUT__42536efllogic"*

LUT__42536efl(0)/lut4(0)/lut(1)"names
D

LUT__42535efllogic"*

LUT__42535efl(0)/lut4(0)/lut(1)"names
D

LUT__42534efllogic"*

LUT__42534efl(0)/lut4(0)/lut(1)"names
D

LUT__42532efllogic"*

LUT__42532efl(0)/lut4(0)/lut(1)"names
D

LUT__42531efllogic"*

LUT__42531efl(0)/lut4(0)/lut(1)"names
D

LUT__42529efllogic"*

LUT__42529efl(0)/lut4(0)/lut(1)"names
D

LUT__42528efllogic"*

LUT__42528efl(0)/lut4(0)/lut(1)"names
D

LUT__42527efllogic"*

LUT__42527efl(0)/lut4(0)/lut(1)"names
D

LUT__42526efllogic"*

LUT__42526efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[144]ioinpad"-
DdrCtrl_RDATA_0[144]io(0)/inpad(0)"input
D

LUT__42524efllogic"*

LUT__42524efl(0)/lut4(0)/lut(1)"names
D

LUT__42523efllogic"*

LUT__42523efl(0)/lut4(0)/lut(1)"names
D

LUT__42522efllogic"*

LUT__42522efl(0)/lut4(0)/lut(1)"names
D

LUT__42520efllogic"*

LUT__42520efl(0)/lut4(0)/lut(1)"names
D

LUT__42519efllogic"*

LUT__42519efl(0)/lut4(0)/lut(1)"names
D

LUT__42518efllogic"*

LUT__42518efl(0)/lut4(0)/lut(1)"names
D

LUT__42516efllogic"*

LUT__42516efl(0)/lut4(0)/lut(1)"names
D

LUT__42515efllogic"*

LUT__42515efl(0)/lut4(0)/lut(1)"names
D

LUT__42514efllogic"*

LUT__42514efl(0)/lut4(0)/lut(1)"names
D

LUT__42513efllogic"*

LUT__42513efl(0)/lut4(0)/lut(1)"names
D

LUT__42512efllogic"*

LUT__42512efl(0)/lut4(0)/lut(1)"names
D

LUT__42511efllogic"*

LUT__42511efl(0)/lut4(0)/lut(1)"names
D

LUT__42510efllogic"*

LUT__42510efl(0)/lut4(0)/lut(1)"names
D

LUT__42508efllogic"*

LUT__42508efl(0)/lut4(0)/lut(1)"names
D

LUT__42507efllogic"*

LUT__42507efl(0)/lut4(0)/lut(1)"names
D

LUT__42506efllogic"*

LUT__42506efl(0)/lut4(0)/lut(1)"names
D

LUT__42504efllogic"*

LUT__42504efl(0)/lut4(0)/lut(1)"names
D

LUT__42503efllogic"*

LUT__42503efl(0)/lut4(0)/lut(1)"names
D

LUT__42502efllogic"*

LUT__42502efl(0)/lut4(0)/lut(1)"names
D

LUT__42500efllogic"*

LUT__42500efl(0)/lut4(0)/lut(1)"names
D

LUT__42499efllogic"*

LUT__42499efl(0)/lut4(0)/lut(1)"names
D

LUT__42498efllogic"*

LUT__42498efl(0)/lut4(0)/lut(1)"names
D

LUT__42496efllogic"*

LUT__42496efl(0)/lut4(0)/lut(1)"names
D

LUT__42495efllogic"*

LUT__42495efl(0)/lut4(0)/lut(1)"names
D

LUT__42494efllogic"*

LUT__42494efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[145]ioinpad"-
DdrCtrl_RDATA_0[145]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[96]iooutpad".
DdrCtrl_WDATA_0[96]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[217]iooutpad"/
DdrCtrl_WDATA_0[217]io(0)/outpad(1)"output
D

LUT__42492efllogic"*

LUT__42492efl(0)/lut4(0)/lut(1)"names
D

LUT__42491efllogic"*

LUT__42491efl(0)/lut4(0)/lut(1)"names
D

LUT__42490efllogic"*

LUT__42490efl(0)/lut4(0)/lut(1)"names
D

LUT__42488efllogic"*

LUT__42488efl(0)/lut4(0)/lut(1)"names
D

LUT__42487efllogic"*

LUT__42487efl(0)/lut4(0)/lut(1)"names
D

LUT__42486efllogic"*

LUT__42486efl(0)/lut4(0)/lut(1)"names
D

LUT__42484efllogic"*

LUT__42484efl(0)/lut4(0)/lut(1)"names
D

LUT__42483efllogic"*

LUT__42483efl(0)/lut4(0)/lut(1)"names
D

LUT__42482efllogic"*

LUT__42482efl(0)/lut4(0)/lut(1)"names
D

LUT__42481efllogic"*

LUT__42481efl(0)/lut4(0)/lut(1)"names
D

LUT__42480efllogic"*

LUT__42480efl(0)/lut4(0)/lut(1)"names
D

LUT__42479efllogic"*

LUT__42479efl(0)/lut4(0)/lut(1)"names
D

LUT__42478efllogic"*

LUT__42478efl(0)/lut4(0)/lut(1)"names
D

LUT__42476efllogic"*

LUT__42476efl(0)/lut4(0)/lut(1)"names
D

LUT__42475efllogic"*

LUT__42475efl(0)/lut4(0)/lut(1)"names
D

LUT__42474efllogic"*

LUT__42474efl(0)/lut4(0)/lut(1)"names
D

LUT__42472efllogic"*

LUT__42472efl(0)/lut4(0)/lut(1)"names
D

LUT__42471efllogic"*

LUT__42471efl(0)/lut4(0)/lut(1)"names
D

LUT__42470efllogic"*

LUT__42470efl(0)/lut4(0)/lut(1)"names
D

LUT__42468efllogic"*

LUT__42468efl(0)/lut4(0)/lut(1)"names
D

LUT__42467efllogic"*

LUT__42467efl(0)/lut4(0)/lut(1)"names
D

LUT__42465efllogic"*

LUT__42465efl(0)/lut4(0)/lut(1)"names
D

LUT__42464efllogic"*

LUT__42464efl(0)/lut4(0)/lut(1)"names
D

LUT__42463efllogic"*

LUT__42463efl(0)/lut4(0)/lut(1)"names
D

LUT__42462efllogic"*

LUT__42462efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[146]ioinpad"-
DdrCtrl_RDATA_0[146]io(0)/inpad(0)"input
D

LUT__42460efllogic"*

LUT__42460efl(0)/lut4(0)/lut(1)"names
D

LUT__42459efllogic"*

LUT__42459efl(0)/lut4(0)/lut(1)"names
D

LUT__42458efllogic"*

LUT__42458efl(0)/lut4(0)/lut(1)"names
D

LUT__42456efllogic"*

LUT__42456efl(0)/lut4(0)/lut(1)"names
D

LUT__42455efllogic"*

LUT__42455efl(0)/lut4(0)/lut(1)"names
D

LUT__42454efllogic"*

LUT__42454efl(0)/lut4(0)/lut(1)"names
D

LUT__42452efllogic"*

LUT__42452efl(0)/lut4(0)/lut(1)"names
D

LUT__42451efllogic"*

LUT__42451efl(0)/lut4(0)/lut(1)"names
D

LUT__42450efllogic"*

LUT__42450efl(0)/lut4(0)/lut(1)"names
D

LUT__42449efllogic"*

LUT__42449efl(0)/lut4(0)/lut(1)"names
D

LUT__42448efllogic"*

LUT__42448efl(0)/lut4(0)/lut(1)"names
D

LUT__42447efllogic"*

LUT__42447efl(0)/lut4(0)/lut(1)"names
D

LUT__42446efllogic"*

LUT__42446efl(0)/lut4(0)/lut(1)"names
D

LUT__42444efllogic"*

LUT__42444efl(0)/lut4(0)/lut(1)"names
D

LUT__42443efllogic"*

LUT__42443efl(0)/lut4(0)/lut(1)"names
D

LUT__42442efllogic"*

LUT__42442efl(0)/lut4(0)/lut(1)"names
D

LUT__42440efllogic"*

LUT__42440efl(0)/lut4(0)/lut(1)"names
D

LUT__42439efllogic"*

LUT__42439efl(0)/lut4(0)/lut(1)"names
D

LUT__42438efllogic"*

LUT__42438efl(0)/lut4(0)/lut(1)"names
D

LUT__42436efllogic"*

LUT__42436efl(0)/lut4(0)/lut(1)"names
D

LUT__42435efllogic"*

LUT__42435efl(0)/lut4(0)/lut(1)"names
D

LUT__42434efllogic"*

LUT__42434efl(0)/lut4(0)/lut(1)"names
D

LUT__42432efllogic"*

LUT__42432efl(0)/lut4(0)/lut(1)"names
D

LUT__42431efllogic"*

LUT__42431efl(0)/lut4(0)/lut(1)"names
D

LUT__42430efllogic"*

LUT__42430efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[147]ioinpad"-
DdrCtrl_RDATA_0[147]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[97]iooutpad".
DdrCtrl_WDATA_0[97]io(0)/outpad(1)"output
D

LUT__42428efllogic"*

LUT__42428efl(0)/lut4(0)/lut(1)"names
D

LUT__42427efllogic"*

LUT__42427efl(0)/lut4(0)/lut(1)"names
D

LUT__42426efllogic"*

LUT__42426efl(0)/lut4(0)/lut(1)"names
D

LUT__42424efllogic"*

LUT__42424efl(0)/lut4(0)/lut(1)"names
D

LUT__42423efllogic"*

LUT__42423efl(0)/lut4(0)/lut(1)"names
D

LUT__42422efllogic"*

LUT__42422efl(0)/lut4(0)/lut(1)"names
D

LUT__42420efllogic"*

LUT__42420efl(0)/lut4(0)/lut(1)"names
D

LUT__42419efllogic"*

LUT__42419efl(0)/lut4(0)/lut(1)"names
D

LUT__42418efllogic"*

LUT__42418efl(0)/lut4(0)/lut(1)"names
D

LUT__42417efllogic"*

LUT__42417efl(0)/lut4(0)/lut(1)"names
D

LUT__42416efllogic"*

LUT__42416efl(0)/lut4(0)/lut(1)"names
D

LUT__42415efllogic"*

LUT__42415efl(0)/lut4(0)/lut(1)"names
D

LUT__42414efllogic"*

LUT__42414efl(0)/lut4(0)/lut(1)"names
D

LUT__42412efllogic"*

LUT__42412efl(0)/lut4(0)/lut(1)"names
D

LUT__42411efllogic"*

LUT__42411efl(0)/lut4(0)/lut(1)"names
D

LUT__42410efllogic"*

LUT__42410efl(0)/lut4(0)/lut(1)"names
D

LUT__42408efllogic"*

LUT__42408efl(0)/lut4(0)/lut(1)"names
D

LUT__42407efllogic"*

LUT__42407efl(0)/lut4(0)/lut(1)"names
D

LUT__42406efllogic"*

LUT__42406efl(0)/lut4(0)/lut(1)"names
D

LUT__42404efllogic"*

LUT__42404efl(0)/lut4(0)/lut(1)"names
D

LUT__42403efllogic"*

LUT__42403efl(0)/lut4(0)/lut(1)"names
D

LUT__42402efllogic"*

LUT__42402efl(0)/lut4(0)/lut(1)"names
D

LUT__42401efllogic"*

LUT__42401efl(0)/lut4(0)/lut(1)"names
D

LUT__42400efllogic"*

LUT__42400efl(0)/lut4(0)/lut(1)"names
D

LUT__42399efllogic"*

LUT__42399efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[148]ioinpad"-
DdrCtrl_RDATA_0[148]io(0)/inpad(0)"input
D

LUT__42396efllogic"*

LUT__42396efl(0)/lut4(0)/lut(1)"names
D

LUT__42395efllogic"*

LUT__42395efl(0)/lut4(0)/lut(1)"names
D

LUT__42394efllogic"*

LUT__42394efl(0)/lut4(0)/lut(1)"names
D

LUT__42392efllogic"*

LUT__42392efl(0)/lut4(0)/lut(1)"names
D

LUT__42391efllogic"*

LUT__42391efl(0)/lut4(0)/lut(1)"names
D

LUT__42390efllogic"*

LUT__42390efl(0)/lut4(0)/lut(1)"names
D

LUT__42388efllogic"*

LUT__42388efl(0)/lut4(0)/lut(1)"names
D

LUT__42387efllogic"*

LUT__42387efl(0)/lut4(0)/lut(1)"names
D

LUT__42386efllogic"*

LUT__42386efl(0)/lut4(0)/lut(1)"names
D

LUT__42385efllogic"*

LUT__42385efl(0)/lut4(0)/lut(1)"names
D

LUT__42384efllogic"*

LUT__42384efl(0)/lut4(0)/lut(1)"names
D

LUT__42383efllogic"*

LUT__42383efl(0)/lut4(0)/lut(1)"names
D

LUT__42382efllogic"*

LUT__42382efl(0)/lut4(0)/lut(1)"names
D

LUT__42380efllogic"*

LUT__42380efl(0)/lut4(0)/lut(1)"names
D

LUT__42379efllogic"*

LUT__42379efl(0)/lut4(0)/lut(1)"names
D

LUT__42378efllogic"*

LUT__42378efl(0)/lut4(0)/lut(1)"names
D

LUT__42376efllogic"*

LUT__42376efl(0)/lut4(0)/lut(1)"names
D

LUT__42375efllogic"*

LUT__42375efl(0)/lut4(0)/lut(1)"names
D

LUT__42374efllogic"*

LUT__42374efl(0)/lut4(0)/lut(1)"names
D

LUT__42372efllogic"*

LUT__42372efl(0)/lut4(0)/lut(1)"names
D

LUT__42371efllogic"*

LUT__42371efl(0)/lut4(0)/lut(1)"names
D

LUT__42370efllogic"*

LUT__42370efl(0)/lut4(0)/lut(1)"names
D

LUT__42369efllogic"*

LUT__42369efl(0)/lut4(0)/lut(1)"names
D

LUT__42368efllogic"*

LUT__42368efl(0)/lut4(0)/lut(1)"names
D

LUT__42367efllogic"*

LUT__42367efl(0)/lut4(0)/lut(1)"names
D

LUT__42366efllogic"*

LUT__42366efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[149]ioinpad"-
DdrCtrl_RDATA_0[149]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[98]iooutpad".
DdrCtrl_WDATA_0[98]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[218]iooutpad"/
DdrCtrl_WDATA_0[218]io(0)/outpad(1)"output
M
DdrCtrl_ALEN_0[4]iooutpad",
DdrCtrl_ALEN_0[4]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[26]iooutpad".
DdrCtrl_AADDR_0[26]io(0)/outpad(1)"output
Q
DdrCtrl_CFG_SEQ_RSTiooutpad".
DdrCtrl_CFG_SEQ_RSTio(0)/outpad(1)"output
D

LUT__42364efllogic"*

LUT__42364efl(0)/lut4(0)/lut(1)"names
D

LUT__42363efllogic"*

LUT__42363efl(0)/lut4(0)/lut(1)"names
D

LUT__42362efllogic"*

LUT__42362efl(0)/lut4(0)/lut(1)"names
D

LUT__42360efllogic"*

LUT__42360efl(0)/lut4(0)/lut(1)"names
D

LUT__42359efllogic"*

LUT__42359efl(0)/lut4(0)/lut(1)"names
D

LUT__42358efllogic"*

LUT__42358efl(0)/lut4(0)/lut(1)"names
D

LUT__42356efllogic"*

LUT__42356efl(0)/lut4(0)/lut(1)"names
D

LUT__42354efllogic"*

LUT__42354efl(0)/lut4(0)/lut(1)"names
D

LUT__42353efllogic"*

LUT__42353efl(0)/lut4(0)/lut(1)"names
D

LUT__42352efllogic"*

LUT__42352efl(0)/lut4(0)/lut(1)"names
D

LUT__42351efllogic"*

LUT__42351efl(0)/lut4(0)/lut(1)"names
D

LUT__42350efllogic"*

LUT__42350efl(0)/lut4(0)/lut(1)"names
D

LUT__42348efllogic"*

LUT__42348efl(0)/lut4(0)/lut(1)"names
D

LUT__42347efllogic"*

LUT__42347efl(0)/lut4(0)/lut(1)"names
D

LUT__42346efllogic"*

LUT__42346efl(0)/lut4(0)/lut(1)"names
D

LUT__42344efllogic"*

LUT__42344efl(0)/lut4(0)/lut(1)"names
D

LUT__42343efllogic"*

LUT__42343efl(0)/lut4(0)/lut(1)"names
D

LUT__42342efllogic"*

LUT__42342efl(0)/lut4(0)/lut(1)"names
D

LUT__42340efllogic"*

LUT__42340efl(0)/lut4(0)/lut(1)"names
D

LUT__42339efllogic"*

LUT__42339efl(0)/lut4(0)/lut(1)"names
D

LUT__42338efllogic"*

LUT__42338efl(0)/lut4(0)/lut(1)"names
D

LUT__42337efllogic"*

LUT__42337efl(0)/lut4(0)/lut(1)"names
D

LUT__42336efllogic"*

LUT__42336efl(0)/lut4(0)/lut(1)"names
D

LUT__42335efllogic"*

LUT__42335efl(0)/lut4(0)/lut(1)"names
D

LUT__42334efllogic"*

LUT__42334efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[150]ioinpad"-
DdrCtrl_RDATA_0[150]io(0)/inpad(0)"input
D

LUT__42331efllogic"*

LUT__42331efl(0)/lut4(0)/lut(1)"names
D

LUT__42330efllogic"*

LUT__42330efl(0)/lut4(0)/lut(1)"names
D

LUT__42328efllogic"*

LUT__42328efl(0)/lut4(0)/lut(1)"names
D

LUT__42327efllogic"*

LUT__42327efl(0)/lut4(0)/lut(1)"names
D

LUT__42326efllogic"*

LUT__42326efl(0)/lut4(0)/lut(1)"names
D

LUT__42324efllogic"*

LUT__42324efl(0)/lut4(0)/lut(1)"names
D

LUT__42323efllogic"*

LUT__42323efl(0)/lut4(0)/lut(1)"names
D

LUT__42322efllogic"*

LUT__42322efl(0)/lut4(0)/lut(1)"names
D

LUT__42321efllogic"*

LUT__42321efl(0)/lut4(0)/lut(1)"names
D

LUT__42320efllogic"*

LUT__42320efl(0)/lut4(0)/lut(1)"names
D

LUT__42319efllogic"*

LUT__42319efl(0)/lut4(0)/lut(1)"names
D

LUT__42318efllogic"*

LUT__42318efl(0)/lut4(0)/lut(1)"names
D

LUT__42316efllogic"*

LUT__42316efl(0)/lut4(0)/lut(1)"names
D

LUT__42315efllogic"*

LUT__42315efl(0)/lut4(0)/lut(1)"names
D

LUT__42314efllogic"*

LUT__42314efl(0)/lut4(0)/lut(1)"names
D

LUT__42312efllogic"*

LUT__42312efl(0)/lut4(0)/lut(1)"names
D

LUT__42311efllogic"*

LUT__42311efl(0)/lut4(0)/lut(1)"names
D

LUT__42310efllogic"*

LUT__42310efl(0)/lut4(0)/lut(1)"names
D

LUT__42308efllogic"*

LUT__42308efl(0)/lut4(0)/lut(1)"names
D

LUT__42307efllogic"*

LUT__42307efl(0)/lut4(0)/lut(1)"names
D

LUT__42306efllogic"*

LUT__42306efl(0)/lut4(0)/lut(1)"names
D

LUT__42305efllogic"*

LUT__42305efl(0)/lut4(0)/lut(1)"names
D

LUT__42304efllogic"*

LUT__42304efl(0)/lut4(0)/lut(1)"names
D

LUT__42303efllogic"*

LUT__42303efl(0)/lut4(0)/lut(1)"names
D

LUT__42302efllogic"*

LUT__42302efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[151]ioinpad"-
DdrCtrl_RDATA_0[151]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[99]iooutpad".
DdrCtrl_WDATA_0[99]io(0)/outpad(1)"output
D

LUT__42300efllogic"*

LUT__42300efl(0)/lut4(0)/lut(1)"names
D

LUT__42299efllogic"*

LUT__42299efl(0)/lut4(0)/lut(1)"names
D

LUT__42298efllogic"*

LUT__42298efl(0)/lut4(0)/lut(1)"names
D

LUT__42296efllogic"*

LUT__42296efl(0)/lut4(0)/lut(1)"names
D

LUT__42295efllogic"*

LUT__42295efl(0)/lut4(0)/lut(1)"names
D

LUT__42292efllogic"*

LUT__42292efl(0)/lut4(0)/lut(1)"names
D

LUT__42291efllogic"*

LUT__42291efl(0)/lut4(0)/lut(1)"names
D

LUT__42290efllogic"*

LUT__42290efl(0)/lut4(0)/lut(1)"names
D

LUT__42289efllogic"*

LUT__42289efl(0)/lut4(0)/lut(1)"names
D

LUT__42288efllogic"*

LUT__42288efl(0)/lut4(0)/lut(1)"names
D

LUT__42287efllogic"*

LUT__42287efl(0)/lut4(0)/lut(1)"names
D

LUT__42286efllogic"*

LUT__42286efl(0)/lut4(0)/lut(1)"names
D

LUT__42284efllogic"*

LUT__42284efl(0)/lut4(0)/lut(1)"names
D

LUT__42283efllogic"*

LUT__42283efl(0)/lut4(0)/lut(1)"names
D

LUT__42282efllogic"*

LUT__42282efl(0)/lut4(0)/lut(1)"names
D

LUT__42280efllogic"*

LUT__42280efl(0)/lut4(0)/lut(1)"names
D

LUT__42279efllogic"*

LUT__42279efl(0)/lut4(0)/lut(1)"names
D

LUT__42278efllogic"*

LUT__42278efl(0)/lut4(0)/lut(1)"names
D

LUT__42276efllogic"*

LUT__42276efl(0)/lut4(0)/lut(1)"names
D

LUT__42275efllogic"*

LUT__42275efl(0)/lut4(0)/lut(1)"names
D

LUT__42274efllogic"*

LUT__42274efl(0)/lut4(0)/lut(1)"names
D

LUT__42273efllogic"*

LUT__42273efl(0)/lut4(0)/lut(1)"names
D

LUT__42272efllogic"*

LUT__42272efl(0)/lut4(0)/lut(1)"names
D

LUT__42271efllogic"*

LUT__42271efl(0)/lut4(0)/lut(1)"names
D

LUT__42270efllogic"*

LUT__42270efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[152]ioinpad"-
DdrCtrl_RDATA_0[152]io(0)/inpad(0)"input
D

LUT__42268efllogic"*

LUT__42268efl(0)/lut4(0)/lut(1)"names
D

LUT__42267efllogic"*

LUT__42267efl(0)/lut4(0)/lut(1)"names
D

LUT__42266efllogic"*

LUT__42266efl(0)/lut4(0)/lut(1)"names
D

LUT__42264efllogic"*

LUT__42264efl(0)/lut4(0)/lut(1)"names
D

LUT__42263efllogic"*

LUT__42263efl(0)/lut4(0)/lut(1)"names
D

LUT__42262efllogic"*

LUT__42262efl(0)/lut4(0)/lut(1)"names
D

LUT__42260efllogic"*

LUT__42260efl(0)/lut4(0)/lut(1)"names
D

LUT__42259efllogic"*

LUT__42259efl(0)/lut4(0)/lut(1)"names
D

LUT__42258efllogic"*

LUT__42258efl(0)/lut4(0)/lut(1)"names
D

LUT__42256efllogic"*

LUT__42256efl(0)/lut4(0)/lut(1)"names
D

LUT__42255efllogic"*

LUT__42255efl(0)/lut4(0)/lut(1)"names
D

LUT__42254efllogic"*

LUT__42254efl(0)/lut4(0)/lut(1)"names
D

LUT__42252efllogic"*

LUT__42252efl(0)/lut4(0)/lut(1)"names
D

LUT__42251efllogic"*

LUT__42251efl(0)/lut4(0)/lut(1)"names
D

LUT__42250efllogic"*

LUT__42250efl(0)/lut4(0)/lut(1)"names
D

LUT__42248efllogic"*

LUT__42248efl(0)/lut4(0)/lut(1)"names
D

LUT__42247efllogic"*

LUT__42247efl(0)/lut4(0)/lut(1)"names
D

LUT__42246efllogic"*

LUT__42246efl(0)/lut4(0)/lut(1)"names
D

LUT__42244efllogic"*

LUT__42244efl(0)/lut4(0)/lut(1)"names
D

LUT__42243efllogic"*

LUT__42243efl(0)/lut4(0)/lut(1)"names
D

LUT__42242efllogic"*

LUT__42242efl(0)/lut4(0)/lut(1)"names
D

LUT__42241efllogic"*

LUT__42241efl(0)/lut4(0)/lut(1)"names
D

LUT__42240efllogic"*

LUT__42240efl(0)/lut4(0)/lut(1)"names
D

LUT__42239efllogic"*

LUT__42239efl(0)/lut4(0)/lut(1)"names
D

LUT__42238efllogic"*

LUT__42238efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[153]ioinpad"-
DdrCtrl_RDATA_0[153]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[100]iooutpad"/
DdrCtrl_WDATA_0[100]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[219]iooutpad"/
DdrCtrl_WDATA_0[219]io(0)/outpad(1)"output
D

LUT__42236efllogic"*

LUT__42236efl(0)/lut4(0)/lut(1)"names
D

LUT__42235efllogic"*

LUT__42235efl(0)/lut4(0)/lut(1)"names
D

LUT__42234efllogic"*

LUT__42234efl(0)/lut4(0)/lut(1)"names
D

LUT__42232efllogic"*

LUT__42232efl(0)/lut4(0)/lut(1)"names
D

LUT__42231efllogic"*

LUT__42231efl(0)/lut4(0)/lut(1)"names
D

LUT__42228efllogic"*

LUT__42228efl(0)/lut4(0)/lut(1)"names
D

LUT__42227efllogic"*

LUT__42227efl(0)/lut4(0)/lut(1)"names
D

LUT__42226efllogic"*

LUT__42226efl(0)/lut4(0)/lut(1)"names
D

LUT__42225efllogic"*

LUT__42225efl(0)/lut4(0)/lut(1)"names
D

LUT__42224efllogic"*

LUT__42224efl(0)/lut4(0)/lut(1)"names
D

LUT__42223efllogic"*

LUT__42223efl(0)/lut4(0)/lut(1)"names
D

LUT__42222efllogic"*

LUT__42222efl(0)/lut4(0)/lut(1)"names
D

LUT__42220efllogic"*

LUT__42220efl(0)/lut4(0)/lut(1)"names
D

LUT__42219efllogic"*

LUT__42219efl(0)/lut4(0)/lut(1)"names
D

LUT__42218efllogic"*

LUT__42218efl(0)/lut4(0)/lut(1)"names
D

LUT__42216efllogic"*

LUT__42216efl(0)/lut4(0)/lut(1)"names
D

LUT__42215efllogic"*

LUT__42215efl(0)/lut4(0)/lut(1)"names
D

LUT__42214efllogic"*

LUT__42214efl(0)/lut4(0)/lut(1)"names
D

LUT__42212efllogic"*

LUT__42212efl(0)/lut4(0)/lut(1)"names
D

LUT__42211efllogic"*

LUT__42211efl(0)/lut4(0)/lut(1)"names
D

LUT__42210efllogic"*

LUT__42210efl(0)/lut4(0)/lut(1)"names
D

LUT__42209efllogic"*

LUT__42209efl(0)/lut4(0)/lut(1)"names
D

LUT__42208efllogic"*

LUT__42208efl(0)/lut4(0)/lut(1)"names
D

LUT__42207efllogic"*

LUT__42207efl(0)/lut4(0)/lut(1)"names
D

LUT__42206efllogic"*

LUT__42206efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[154]ioinpad"-
DdrCtrl_RDATA_0[154]io(0)/inpad(0)"input
D

LUT__42204efllogic"*

LUT__42204efl(0)/lut4(0)/lut(1)"names
D

LUT__42203efllogic"*

LUT__42203efl(0)/lut4(0)/lut(1)"names
D

LUT__42202efllogic"*

LUT__42202efl(0)/lut4(0)/lut(1)"names
D

LUT__42200efllogic"*

LUT__42200efl(0)/lut4(0)/lut(1)"names
D

LUT__42199efllogic"*

LUT__42199efl(0)/lut4(0)/lut(1)"names
D

LUT__42196efllogic"*

LUT__42196efl(0)/lut4(0)/lut(1)"names
D

LUT__42195efllogic"*

LUT__42195efl(0)/lut4(0)/lut(1)"names
D

LUT__42194efllogic"*

LUT__42194efl(0)/lut4(0)/lut(1)"names
D

LUT__42193efllogic"*

LUT__42193efl(0)/lut4(0)/lut(1)"names
D

LUT__42192efllogic"*

LUT__42192efl(0)/lut4(0)/lut(1)"names
D

LUT__42191efllogic"*

LUT__42191efl(0)/lut4(0)/lut(1)"names
D

LUT__42190efllogic"*

LUT__42190efl(0)/lut4(0)/lut(1)"names
D

LUT__42188efllogic"*

LUT__42188efl(0)/lut4(0)/lut(1)"names
D

LUT__42187efllogic"*

LUT__42187efl(0)/lut4(0)/lut(1)"names
D

LUT__42186efllogic"*

LUT__42186efl(0)/lut4(0)/lut(1)"names
D

LUT__42184efllogic"*

LUT__42184efl(0)/lut4(0)/lut(1)"names
D

LUT__42183efllogic"*

LUT__42183efl(0)/lut4(0)/lut(1)"names
D

LUT__42182efllogic"*

LUT__42182efl(0)/lut4(0)/lut(1)"names
D

LUT__42180efllogic"*

LUT__42180efl(0)/lut4(0)/lut(1)"names
D

LUT__42179efllogic"*

LUT__42179efl(0)/lut4(0)/lut(1)"names
D

LUT__42178efllogic"*

LUT__42178efl(0)/lut4(0)/lut(1)"names
D

LUT__42177efllogic"*

LUT__42177efl(0)/lut4(0)/lut(1)"names
D

LUT__42176efllogic"*

LUT__42176efl(0)/lut4(0)/lut(1)"names
D

LUT__42175efllogic"*

LUT__42175efl(0)/lut4(0)/lut(1)"names
D

LUT__42174efllogic"*

LUT__42174efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[155]ioinpad"-
DdrCtrl_RDATA_0[155]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[101]iooutpad"/
DdrCtrl_WDATA_0[101]io(0)/outpad(1)"output
D

LUT__42172efllogic"*

LUT__42172efl(0)/lut4(0)/lut(1)"names
D

LUT__42171efllogic"*

LUT__42171efl(0)/lut4(0)/lut(1)"names
D

LUT__42170efllogic"*

LUT__42170efl(0)/lut4(0)/lut(1)"names
D

LUT__42168efllogic"*

LUT__42168efl(0)/lut4(0)/lut(1)"names
D

LUT__42166efllogic"*

LUT__42166efl(0)/lut4(0)/lut(1)"names
D

LUT__42164efllogic"*

LUT__42164efl(0)/lut4(0)/lut(1)"names
D

LUT__42163efllogic"*

LUT__42163efl(0)/lut4(0)/lut(1)"names
D

LUT__42162efllogic"*

LUT__42162efl(0)/lut4(0)/lut(1)"names
D

LUT__42161efllogic"*

LUT__42161efl(0)/lut4(0)/lut(1)"names
D

LUT__42160efllogic"*

LUT__42160efl(0)/lut4(0)/lut(1)"names
D

LUT__42159efllogic"*

LUT__42159efl(0)/lut4(0)/lut(1)"names
D

LUT__42158efllogic"*

LUT__42158efl(0)/lut4(0)/lut(1)"names
D

LUT__42156efllogic"*

LUT__42156efl(0)/lut4(0)/lut(1)"names
D

LUT__42155efllogic"*

LUT__42155efl(0)/lut4(0)/lut(1)"names
D

LUT__42154efllogic"*

LUT__42154efl(0)/lut4(0)/lut(1)"names
D

LUT__42152efllogic"*

LUT__42152efl(0)/lut4(0)/lut(1)"names
D

LUT__42151efllogic"*

LUT__42151efl(0)/lut4(0)/lut(1)"names
D

LUT__42150efllogic"*

LUT__42150efl(0)/lut4(0)/lut(1)"names
D

LUT__42148efllogic"*

LUT__42148efl(0)/lut4(0)/lut(1)"names
D

LUT__42147efllogic"*

LUT__42147efl(0)/lut4(0)/lut(1)"names
D

LUT__42146efllogic"*

LUT__42146efl(0)/lut4(0)/lut(1)"names
D

LUT__42145efllogic"*

LUT__42145efl(0)/lut4(0)/lut(1)"names
D

LUT__42144efllogic"*

LUT__42144efl(0)/lut4(0)/lut(1)"names
D

LUT__42143efllogic"*

LUT__42143efl(0)/lut4(0)/lut(1)"names
D

LUT__42142efllogic"*

LUT__42142efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[156]ioinpad"-
DdrCtrl_RDATA_0[156]io(0)/inpad(0)"input
D

LUT__42140efllogic"*

LUT__42140efl(0)/lut4(0)/lut(1)"names
D

LUT__42139efllogic"*

LUT__42139efl(0)/lut4(0)/lut(1)"names
D

LUT__42138efllogic"*

LUT__42138efl(0)/lut4(0)/lut(1)"names
D

LUT__42136efllogic"*

LUT__42136efl(0)/lut4(0)/lut(1)"names
D

LUT__42135efllogic"*

LUT__42135efl(0)/lut4(0)/lut(1)"names
D

LUT__42134efllogic"*

LUT__42134efl(0)/lut4(0)/lut(1)"names
D

LUT__42132efllogic"*

LUT__42132efl(0)/lut4(0)/lut(1)"names
D

LUT__42131efllogic"*

LUT__42131efl(0)/lut4(0)/lut(1)"names
D

LUT__42130efllogic"*

LUT__42130efl(0)/lut4(0)/lut(1)"names
D

LUT__42129efllogic"*

LUT__42129efl(0)/lut4(0)/lut(1)"names
D

LUT__42128efllogic"*

LUT__42128efl(0)/lut4(0)/lut(1)"names
D

LUT__42127efllogic"*

LUT__42127efl(0)/lut4(0)/lut(1)"names
D

LUT__42126efllogic"*

LUT__42126efl(0)/lut4(0)/lut(1)"names
D

LUT__42124efllogic"*

LUT__42124efl(0)/lut4(0)/lut(1)"names
D

LUT__42123efllogic"*

LUT__42123efl(0)/lut4(0)/lut(1)"names
D

LUT__42122efllogic"*

LUT__42122efl(0)/lut4(0)/lut(1)"names
D

LUT__42120efllogic"*

LUT__42120efl(0)/lut4(0)/lut(1)"names
D

LUT__42119efllogic"*

LUT__42119efl(0)/lut4(0)/lut(1)"names
D

LUT__42118efllogic"*

LUT__42118efl(0)/lut4(0)/lut(1)"names
D

LUT__42116efllogic"*

LUT__42116efl(0)/lut4(0)/lut(1)"names
D

LUT__42115efllogic"*

LUT__42115efl(0)/lut4(0)/lut(1)"names
D

LUT__42114efllogic"*

LUT__42114efl(0)/lut4(0)/lut(1)"names
D

LUT__42113efllogic"*

LUT__42113efl(0)/lut4(0)/lut(1)"names
D

LUT__42112efllogic"*

LUT__42112efl(0)/lut4(0)/lut(1)"names
D

LUT__42111efllogic"*

LUT__42111efl(0)/lut4(0)/lut(1)"names
D

LUT__42110efllogic"*

LUT__42110efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[157]ioinpad"-
DdrCtrl_RDATA_0[157]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[102]iooutpad"/
DdrCtrl_WDATA_0[102]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[220]iooutpad"/
DdrCtrl_WDATA_0[220]io(0)/outpad(1)"output
M
DdrCtrl_ALEN_0[5]iooutpad",
DdrCtrl_ALEN_0[5]io(0)/outpad(1)"output
D

LUT__42108efllogic"*

LUT__42108efl(0)/lut4(0)/lut(1)"names
D

LUT__42107efllogic"*

LUT__42107efl(0)/lut4(0)/lut(1)"names
D

LUT__42106efllogic"*

LUT__42106efl(0)/lut4(0)/lut(1)"names
D

LUT__42104efllogic"*

LUT__42104efl(0)/lut4(0)/lut(1)"names
D

LUT__42103efllogic"*

LUT__42103efl(0)/lut4(0)/lut(1)"names
D

LUT__42102efllogic"*

LUT__42102efl(0)/lut4(0)/lut(1)"names
D

LUT__42100efllogic"*

LUT__42100efl(0)/lut4(0)/lut(1)"names
D

LUT__42099efllogic"*

LUT__42099efl(0)/lut4(0)/lut(1)"names
D

LUT__42098efllogic"*

LUT__42098efl(0)/lut4(0)/lut(1)"names
D

LUT__42097efllogic"*

LUT__42097efl(0)/lut4(0)/lut(1)"names
D

LUT__42096efllogic"*

LUT__42096efl(0)/lut4(0)/lut(1)"names
D

LUT__42095efllogic"*

LUT__42095efl(0)/lut4(0)/lut(1)"names
D

LUT__42094efllogic"*

LUT__42094efl(0)/lut4(0)/lut(1)"names
D

LUT__42092efllogic"*

LUT__42092efl(0)/lut4(0)/lut(1)"names
D

LUT__42091efllogic"*

LUT__42091efl(0)/lut4(0)/lut(1)"names
D

LUT__42090efllogic"*

LUT__42090efl(0)/lut4(0)/lut(1)"names
D

LUT__42088efllogic"*

LUT__42088efl(0)/lut4(0)/lut(1)"names
D

LUT__42087efllogic"*

LUT__42087efl(0)/lut4(0)/lut(1)"names
D

LUT__42086efllogic"*

LUT__42086efl(0)/lut4(0)/lut(1)"names
D

LUT__42084efllogic"*

LUT__42084efl(0)/lut4(0)/lut(1)"names
D

LUT__42083efllogic"*

LUT__42083efl(0)/lut4(0)/lut(1)"names
D

LUT__42082efllogic"*

LUT__42082efl(0)/lut4(0)/lut(1)"names
D

LUT__42081efllogic"*

LUT__42081efl(0)/lut4(0)/lut(1)"names
D

LUT__42080efllogic"*

LUT__42080efl(0)/lut4(0)/lut(1)"names
D

LUT__42079efllogic"*

LUT__42079efl(0)/lut4(0)/lut(1)"names
D

LUT__42078efllogic"*

LUT__42078efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[158]ioinpad"-
DdrCtrl_RDATA_0[158]io(0)/inpad(0)"input
D

LUT__42076efllogic"*

LUT__42076efl(0)/lut4(0)/lut(1)"names
D

LUT__42075efllogic"*

LUT__42075efl(0)/lut4(0)/lut(1)"names
D

LUT__42074efllogic"*

LUT__42074efl(0)/lut4(0)/lut(1)"names
D

LUT__42071efllogic"*

LUT__42071efl(0)/lut4(0)/lut(1)"names
D

LUT__42070efllogic"*

LUT__42070efl(0)/lut4(0)/lut(1)"names
D

LUT__42068efllogic"*

LUT__42068efl(0)/lut4(0)/lut(1)"names
D

LUT__42067efllogic"*

LUT__42067efl(0)/lut4(0)/lut(1)"names
D

LUT__42066efllogic"*

LUT__42066efl(0)/lut4(0)/lut(1)"names
D

LUT__42065efllogic"*

LUT__42065efl(0)/lut4(0)/lut(1)"names
D

LUT__42064efllogic"*

LUT__42064efl(0)/lut4(0)/lut(1)"names
D

LUT__42063efllogic"*

LUT__42063efl(0)/lut4(0)/lut(1)"names
D

LUT__42062efllogic"*

LUT__42062efl(0)/lut4(0)/lut(1)"names
D

LUT__42060efllogic"*

LUT__42060efl(0)/lut4(0)/lut(1)"names
D

LUT__42059efllogic"*

LUT__42059efl(0)/lut4(0)/lut(1)"names
D

LUT__42058efllogic"*

LUT__42058efl(0)/lut4(0)/lut(1)"names
D

LUT__42056efllogic"*

LUT__42056efl(0)/lut4(0)/lut(1)"names
D

LUT__42055efllogic"*

LUT__42055efl(0)/lut4(0)/lut(1)"names
D

LUT__42054efllogic"*

LUT__42054efl(0)/lut4(0)/lut(1)"names
D

LUT__42052efllogic"*

LUT__42052efl(0)/lut4(0)/lut(1)"names
D

LUT__42051efllogic"*

LUT__42051efl(0)/lut4(0)/lut(1)"names
D

LUT__42050efllogic"*

LUT__42050efl(0)/lut4(0)/lut(1)"names
D

LUT__42049efllogic"*

LUT__42049efl(0)/lut4(0)/lut(1)"names
D

LUT__42048efllogic"*

LUT__42048efl(0)/lut4(0)/lut(1)"names
D

LUT__42047efllogic"*

LUT__42047efl(0)/lut4(0)/lut(1)"names
D

LUT__42046efllogic"*

LUT__42046efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[159]ioinpad"-
DdrCtrl_RDATA_0[159]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[103]iooutpad"/
DdrCtrl_WDATA_0[103]io(0)/outpad(1)"output
D

LUT__42044efllogic"*

LUT__42044efl(0)/lut4(0)/lut(1)"names
D

LUT__42043efllogic"*

LUT__42043efl(0)/lut4(0)/lut(1)"names
D

LUT__42042efllogic"*

LUT__42042efl(0)/lut4(0)/lut(1)"names
D

LUT__42040efllogic"*

LUT__42040efl(0)/lut4(0)/lut(1)"names
D

LUT__42039efllogic"*

LUT__42039efl(0)/lut4(0)/lut(1)"names
D

LUT__42038efllogic"*

LUT__42038efl(0)/lut4(0)/lut(1)"names
D

LUT__42036efllogic"*

LUT__42036efl(0)/lut4(0)/lut(1)"names
D

LUT__42035efllogic"*

LUT__42035efl(0)/lut4(0)/lut(1)"names
D

LUT__42034efllogic"*

LUT__42034efl(0)/lut4(0)/lut(1)"names
D

LUT__42032efllogic"*

LUT__42032efl(0)/lut4(0)/lut(1)"names
D

LUT__42031efllogic"*

LUT__42031efl(0)/lut4(0)/lut(1)"names
D

LUT__42030efllogic"*

LUT__42030efl(0)/lut4(0)/lut(1)"names
D

LUT__42028efllogic"*

LUT__42028efl(0)/lut4(0)/lut(1)"names
D

LUT__42027efllogic"*

LUT__42027efl(0)/lut4(0)/lut(1)"names
D

LUT__42026efllogic"*

LUT__42026efl(0)/lut4(0)/lut(1)"names
D

LUT__42024efllogic"*

LUT__42024efl(0)/lut4(0)/lut(1)"names
D

LUT__42023efllogic"*

LUT__42023efl(0)/lut4(0)/lut(1)"names
D

LUT__42022efllogic"*

LUT__42022efl(0)/lut4(0)/lut(1)"names
D

LUT__42020efllogic"*

LUT__42020efl(0)/lut4(0)/lut(1)"names
D

LUT__42019efllogic"*

LUT__42019efl(0)/lut4(0)/lut(1)"names
D

LUT__42018efllogic"*

LUT__42018efl(0)/lut4(0)/lut(1)"names
D

LUT__42017efllogic"*

LUT__42017efl(0)/lut4(0)/lut(1)"names
D

LUT__42016efllogic"*

LUT__42016efl(0)/lut4(0)/lut(1)"names
D

LUT__42015efllogic"*

LUT__42015efl(0)/lut4(0)/lut(1)"names
D

LUT__42014efllogic"*

LUT__42014efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[160]ioinpad"-
DdrCtrl_RDATA_0[160]io(0)/inpad(0)"input
D

LUT__42012efllogic"*

LUT__42012efl(0)/lut4(0)/lut(1)"names
D

LUT__42011efllogic"*

LUT__42011efl(0)/lut4(0)/lut(1)"names
D

LUT__42010efllogic"*

LUT__42010efl(0)/lut4(0)/lut(1)"names
D

LUT__42008efllogic"*

LUT__42008efl(0)/lut4(0)/lut(1)"names
D

LUT__42007efllogic"*

LUT__42007efl(0)/lut4(0)/lut(1)"names
D

LUT__42006efllogic"*

LUT__42006efl(0)/lut4(0)/lut(1)"names
D

LUT__42004efllogic"*

LUT__42004efl(0)/lut4(0)/lut(1)"names
D

LUT__42003efllogic"*

LUT__42003efl(0)/lut4(0)/lut(1)"names
D

LUT__42002efllogic"*

LUT__42002efl(0)/lut4(0)/lut(1)"names
D

LUT__42001efllogic"*

LUT__42001efl(0)/lut4(0)/lut(1)"names
D

LUT__42000efllogic"*

LUT__42000efl(0)/lut4(0)/lut(1)"names
D

LUT__41999efllogic"*

LUT__41999efl(0)/lut4(0)/lut(1)"names
D

LUT__41998efllogic"*

LUT__41998efl(0)/lut4(0)/lut(1)"names
D

LUT__41995efllogic"*

LUT__41995efl(0)/lut4(0)/lut(1)"names
D

LUT__41994efllogic"*

LUT__41994efl(0)/lut4(0)/lut(1)"names
D

LUT__41992efllogic"*

LUT__41992efl(0)/lut4(0)/lut(1)"names
D

LUT__41991efllogic"*

LUT__41991efl(0)/lut4(0)/lut(1)"names
D

LUT__41990efllogic"*

LUT__41990efl(0)/lut4(0)/lut(1)"names
D

LUT__41988efllogic"*

LUT__41988efl(0)/lut4(0)/lut(1)"names
D

LUT__41987efllogic"*

LUT__41987efl(0)/lut4(0)/lut(1)"names
D

LUT__41986efllogic"*

LUT__41986efl(0)/lut4(0)/lut(1)"names
D

LUT__41985efllogic"*

LUT__41985efl(0)/lut4(0)/lut(1)"names
D

LUT__41984efllogic"*

LUT__41984efl(0)/lut4(0)/lut(1)"names
D

LUT__41983efllogic"*

LUT__41983efl(0)/lut4(0)/lut(1)"names
D

LUT__41982efllogic"*

LUT__41982efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[161]ioinpad"-
DdrCtrl_RDATA_0[161]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[104]iooutpad"/
DdrCtrl_WDATA_0[104]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[221]iooutpad"/
DdrCtrl_WDATA_0[221]io(0)/outpad(1)"output
D

LUT__41980efllogic"*

LUT__41980efl(0)/lut4(0)/lut(1)"names
D

LUT__41979efllogic"*

LUT__41979efl(0)/lut4(0)/lut(1)"names
D

LUT__41978efllogic"*

LUT__41978efl(0)/lut4(0)/lut(1)"names
D

LUT__41976efllogic"*

LUT__41976efl(0)/lut4(0)/lut(1)"names
D

LUT__41975efllogic"*

LUT__41975efl(0)/lut4(0)/lut(1)"names
D

LUT__41974efllogic"*

LUT__41974efl(0)/lut4(0)/lut(1)"names
D

LUT__41972efllogic"*

LUT__41972efl(0)/lut4(0)/lut(1)"names
D

LUT__41971efllogic"*

LUT__41971efl(0)/lut4(0)/lut(1)"names
D

LUT__41970efllogic"*

LUT__41970efl(0)/lut4(0)/lut(1)"names
D

LUT__41969efllogic"*

LUT__41969efl(0)/lut4(0)/lut(1)"names
D

LUT__41968efllogic"*

LUT__41968efl(0)/lut4(0)/lut(1)"names
D

LUT__41967efllogic"*

LUT__41967efl(0)/lut4(0)/lut(1)"names
D

LUT__41966efllogic"*

LUT__41966efl(0)/lut4(0)/lut(1)"names
D

LUT__41964efllogic"*

LUT__41964efl(0)/lut4(0)/lut(1)"names
D

LUT__41962efllogic"*

LUT__41962efl(0)/lut4(0)/lut(1)"names
D

LUT__41960efllogic"*

LUT__41960efl(0)/lut4(0)/lut(1)"names
D

LUT__41959efllogic"*

LUT__41959efl(0)/lut4(0)/lut(1)"names
D

LUT__41958efllogic"*

LUT__41958efl(0)/lut4(0)/lut(1)"names
D

LUT__41956efllogic"*

LUT__41956efl(0)/lut4(0)/lut(1)"names
D

LUT__41955efllogic"*

LUT__41955efl(0)/lut4(0)/lut(1)"names
D

LUT__41954efllogic"*

LUT__41954efl(0)/lut4(0)/lut(1)"names
D

LUT__41953efllogic"*

LUT__41953efl(0)/lut4(0)/lut(1)"names
D

LUT__41952efllogic"*

LUT__41952efl(0)/lut4(0)/lut(1)"names
D

LUT__41951efllogic"*

LUT__41951efl(0)/lut4(0)/lut(1)"names
D

LUT__41950efllogic"*

LUT__41950efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[162]ioinpad"-
DdrCtrl_RDATA_0[162]io(0)/inpad(0)"input
D

LUT__41948efllogic"*

LUT__41948efl(0)/lut4(0)/lut(1)"names
D

LUT__41947efllogic"*

LUT__41947efl(0)/lut4(0)/lut(1)"names
D

LUT__41946efllogic"*

LUT__41946efl(0)/lut4(0)/lut(1)"names
D

LUT__41944efllogic"*

LUT__41944efl(0)/lut4(0)/lut(1)"names
D

LUT__41943efllogic"*

LUT__41943efl(0)/lut4(0)/lut(1)"names
D

LUT__41942efllogic"*

LUT__41942efl(0)/lut4(0)/lut(1)"names
D

LUT__41940efllogic"*

LUT__41940efl(0)/lut4(0)/lut(1)"names
D

LUT__41939efllogic"*

LUT__41939efl(0)/lut4(0)/lut(1)"names
D

LUT__41938efllogic"*

LUT__41938efl(0)/lut4(0)/lut(1)"names
D

LUT__41937efllogic"*

LUT__41937efl(0)/lut4(0)/lut(1)"names
D

LUT__41936efllogic"*

LUT__41936efl(0)/lut4(0)/lut(1)"names
D

LUT__41935efllogic"*

LUT__41935efl(0)/lut4(0)/lut(1)"names
D

LUT__41934efllogic"*

LUT__41934efl(0)/lut4(0)/lut(1)"names
D

LUT__41932efllogic"*

LUT__41932efl(0)/lut4(0)/lut(1)"names
D

LUT__41931efllogic"*

LUT__41931efl(0)/lut4(0)/lut(1)"names
D

LUT__41930efllogic"*

LUT__41930efl(0)/lut4(0)/lut(1)"names
D

LUT__41928efllogic"*

LUT__41928efl(0)/lut4(0)/lut(1)"names
D

LUT__41927efllogic"*

LUT__41927efl(0)/lut4(0)/lut(1)"names
D

LUT__41926efllogic"*

LUT__41926efl(0)/lut4(0)/lut(1)"names
D

LUT__41924efllogic"*

LUT__41924efl(0)/lut4(0)/lut(1)"names
D

LUT__41923efllogic"*

LUT__41923efl(0)/lut4(0)/lut(1)"names
D

LUT__41922efllogic"*

LUT__41922efl(0)/lut4(0)/lut(1)"names
D

LUT__41921efllogic"*

LUT__41921efl(0)/lut4(0)/lut(1)"names
D

LUT__41920efllogic"*

LUT__41920efl(0)/lut4(0)/lut(1)"names
D

LUT__41919efllogic"*

LUT__41919efl(0)/lut4(0)/lut(1)"names
D

LUT__41918efllogic"*

LUT__41918efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[163]ioinpad"-
DdrCtrl_RDATA_0[163]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[105]iooutpad"/
DdrCtrl_WDATA_0[105]io(0)/outpad(1)"output
D

LUT__41916efllogic"*

LUT__41916efl(0)/lut4(0)/lut(1)"names
D

LUT__41915efllogic"*

LUT__41915efl(0)/lut4(0)/lut(1)"names
D

LUT__41914efllogic"*

LUT__41914efl(0)/lut4(0)/lut(1)"names
D

LUT__41912efllogic"*

LUT__41912efl(0)/lut4(0)/lut(1)"names
D

LUT__41911efllogic"*

LUT__41911efl(0)/lut4(0)/lut(1)"names
D

LUT__41910efllogic"*

LUT__41910efl(0)/lut4(0)/lut(1)"names
D

LUT__41908efllogic"*

LUT__41908efl(0)/lut4(0)/lut(1)"names
D

LUT__41907efllogic"*

LUT__41907efl(0)/lut4(0)/lut(1)"names
D

LUT__41906efllogic"*

LUT__41906efl(0)/lut4(0)/lut(1)"names
D

LUT__41905efllogic"*

LUT__41905efl(0)/lut4(0)/lut(1)"names
D

LUT__41904efllogic"*

LUT__41904efl(0)/lut4(0)/lut(1)"names
D

LUT__41903efllogic"*

LUT__41903efl(0)/lut4(0)/lut(1)"names
D

LUT__41902efllogic"*

LUT__41902efl(0)/lut4(0)/lut(1)"names
D

LUT__41900efllogic"*

LUT__41900efl(0)/lut4(0)/lut(1)"names
D

LUT__41899efllogic"*

LUT__41899efl(0)/lut4(0)/lut(1)"names
D

LUT__41898efllogic"*

LUT__41898efl(0)/lut4(0)/lut(1)"names
D

LUT__41896efllogic"*

LUT__41896efl(0)/lut4(0)/lut(1)"names
D

LUT__41895efllogic"*

LUT__41895efl(0)/lut4(0)/lut(1)"names
D

LUT__41894efllogic"*

LUT__41894efl(0)/lut4(0)/lut(1)"names
D

LUT__41892efllogic"*

LUT__41892efl(0)/lut4(0)/lut(1)"names
D

LUT__41891efllogic"*

LUT__41891efl(0)/lut4(0)/lut(1)"names
D

LUT__41889efllogic"*

LUT__41889efl(0)/lut4(0)/lut(1)"names
D

LUT__41888efllogic"*

LUT__41888efl(0)/lut4(0)/lut(1)"names
D

LUT__41887efllogic"*

LUT__41887efl(0)/lut4(0)/lut(1)"names
D

LUT__41886efllogic"*

LUT__41886efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[164]ioinpad"-
DdrCtrl_RDATA_0[164]io(0)/inpad(0)"input
D

LUT__41884efllogic"*

LUT__41884efl(0)/lut4(0)/lut(1)"names
D

LUT__41883efllogic"*

LUT__41883efl(0)/lut4(0)/lut(1)"names
D

LUT__41882efllogic"*

LUT__41882efl(0)/lut4(0)/lut(1)"names
D

LUT__41880efllogic"*

LUT__41880efl(0)/lut4(0)/lut(1)"names
D

LUT__41879efllogic"*

LUT__41879efl(0)/lut4(0)/lut(1)"names
D

LUT__41878efllogic"*

LUT__41878efl(0)/lut4(0)/lut(1)"names
D

LUT__41876efllogic"*

LUT__41876efl(0)/lut4(0)/lut(1)"names
D

LUT__41875efllogic"*

LUT__41875efl(0)/lut4(0)/lut(1)"names
D

LUT__41874efllogic"*

LUT__41874efl(0)/lut4(0)/lut(1)"names
D

LUT__41873efllogic"*

LUT__41873efl(0)/lut4(0)/lut(1)"names
D

LUT__41872efllogic"*

LUT__41872efl(0)/lut4(0)/lut(1)"names
D

LUT__41871efllogic"*

LUT__41871efl(0)/lut4(0)/lut(1)"names
D

LUT__41870efllogic"*

LUT__41870efl(0)/lut4(0)/lut(1)"names
D

LUT__41868efllogic"*

LUT__41868efl(0)/lut4(0)/lut(1)"names
D

LUT__41867efllogic"*

LUT__41867efl(0)/lut4(0)/lut(1)"names
D

LUT__41866efllogic"*

LUT__41866efl(0)/lut4(0)/lut(1)"names
D

LUT__41864efllogic"*

LUT__41864efl(0)/lut4(0)/lut(1)"names
D

LUT__41863efllogic"*

LUT__41863efl(0)/lut4(0)/lut(1)"names
D

LUT__41862efllogic"*

LUT__41862efl(0)/lut4(0)/lut(1)"names
D

LUT__41860efllogic"*

LUT__41860efl(0)/lut4(0)/lut(1)"names
D

LUT__41859efllogic"*

LUT__41859efl(0)/lut4(0)/lut(1)"names
D

LUT__41857efllogic"*

LUT__41857efl(0)/lut4(0)/lut(1)"names
D

LUT__41856efllogic"*

LUT__41856efl(0)/lut4(0)/lut(1)"names
D

LUT__41855efllogic"*

LUT__41855efl(0)/lut4(0)/lut(1)"names
D

LUT__41854efllogic"*

LUT__41854efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[165]ioinpad"-
DdrCtrl_RDATA_0[165]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[106]iooutpad"/
DdrCtrl_WDATA_0[106]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[222]iooutpad"/
DdrCtrl_WDATA_0[222]io(0)/outpad(1)"output
M
DdrCtrl_ALEN_0[6]iooutpad",
DdrCtrl_ALEN_0[6]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[27]iooutpad".
DdrCtrl_AADDR_0[27]io(0)/outpad(1)"output
D

LUT__41852efllogic"*

LUT__41852efl(0)/lut4(0)/lut(1)"names
D

LUT__41851efllogic"*

LUT__41851efl(0)/lut4(0)/lut(1)"names
D

LUT__41850efllogic"*

LUT__41850efl(0)/lut4(0)/lut(1)"names
D

LUT__41848efllogic"*

LUT__41848efl(0)/lut4(0)/lut(1)"names
D

LUT__41847efllogic"*

LUT__41847efl(0)/lut4(0)/lut(1)"names
D

LUT__41846efllogic"*

LUT__41846efl(0)/lut4(0)/lut(1)"names
D

LUT__41844efllogic"*

LUT__41844efl(0)/lut4(0)/lut(1)"names
D

LUT__41843efllogic"*

LUT__41843efl(0)/lut4(0)/lut(1)"names
D

LUT__41842efllogic"*

LUT__41842efl(0)/lut4(0)/lut(1)"names
D

LUT__41841efllogic"*

LUT__41841efl(0)/lut4(0)/lut(1)"names
D

LUT__41840efllogic"*

LUT__41840efl(0)/lut4(0)/lut(1)"names
D

LUT__41839efllogic"*

LUT__41839efl(0)/lut4(0)/lut(1)"names
D

LUT__41838efllogic"*

LUT__41838efl(0)/lut4(0)/lut(1)"names
D

LUT__41836efllogic"*

LUT__41836efl(0)/lut4(0)/lut(1)"names
D

LUT__41835efllogic"*

LUT__41835efl(0)/lut4(0)/lut(1)"names
D

LUT__41834efllogic"*

LUT__41834efl(0)/lut4(0)/lut(1)"names
D

LUT__41832efllogic"*

LUT__41832efl(0)/lut4(0)/lut(1)"names
D

LUT__41831efllogic"*

LUT__41831efl(0)/lut4(0)/lut(1)"names
D

LUT__41830efllogic"*

LUT__41830efl(0)/lut4(0)/lut(1)"names
D

LUT__41828efllogic"*

LUT__41828efl(0)/lut4(0)/lut(1)"names
D

LUT__41827efllogic"*

LUT__41827efl(0)/lut4(0)/lut(1)"names
D

LUT__41826efllogic"*

LUT__41826efl(0)/lut4(0)/lut(1)"names
D

LUT__41825efllogic"*

LUT__41825efl(0)/lut4(0)/lut(1)"names
D

LUT__41824efllogic"*

LUT__41824efl(0)/lut4(0)/lut(1)"names
D

LUT__41823efllogic"*

LUT__41823efl(0)/lut4(0)/lut(1)"names
D

LUT__41822efllogic"*

LUT__41822efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[166]ioinpad"-
DdrCtrl_RDATA_0[166]io(0)/inpad(0)"input
D

LUT__41820efllogic"*

LUT__41820efl(0)/lut4(0)/lut(1)"names
D

LUT__41819efllogic"*

LUT__41819efl(0)/lut4(0)/lut(1)"names
D

LUT__41818efllogic"*

LUT__41818efl(0)/lut4(0)/lut(1)"names
D

LUT__41816efllogic"*

LUT__41816efl(0)/lut4(0)/lut(1)"names
D

LUT__41815efllogic"*

LUT__41815efl(0)/lut4(0)/lut(1)"names
D

LUT__41814efllogic"*

LUT__41814efl(0)/lut4(0)/lut(1)"names
D

LUT__41812efllogic"*

LUT__41812efl(0)/lut4(0)/lut(1)"names
D

LUT__41811efllogic"*

LUT__41811efl(0)/lut4(0)/lut(1)"names
D

LUT__41810efllogic"*

LUT__41810efl(0)/lut4(0)/lut(1)"names
D

LUT__41809efllogic"*

LUT__41809efl(0)/lut4(0)/lut(1)"names
D

LUT__41808efllogic"*

LUT__41808efl(0)/lut4(0)/lut(1)"names
D

LUT__41807efllogic"*

LUT__41807efl(0)/lut4(0)/lut(1)"names
D

LUT__41806efllogic"*

LUT__41806efl(0)/lut4(0)/lut(1)"names
D

LUT__41804efllogic"*

LUT__41804efl(0)/lut4(0)/lut(1)"names
D

LUT__41803efllogic"*

LUT__41803efl(0)/lut4(0)/lut(1)"names
D

LUT__41802efllogic"*

LUT__41802efl(0)/lut4(0)/lut(1)"names
D

LUT__41800efllogic"*

LUT__41800efl(0)/lut4(0)/lut(1)"names
D

LUT__41799efllogic"*

LUT__41799efl(0)/lut4(0)/lut(1)"names
D

LUT__41798efllogic"*

LUT__41798efl(0)/lut4(0)/lut(1)"names
D

LUT__41796efllogic"*

LUT__41796efl(0)/lut4(0)/lut(1)"names
D

LUT__41795efllogic"*

LUT__41795efl(0)/lut4(0)/lut(1)"names
D

LUT__41794efllogic"*

LUT__41794efl(0)/lut4(0)/lut(1)"names
D

LUT__41793efllogic"*

LUT__41793efl(0)/lut4(0)/lut(1)"names
D

LUT__41792efllogic"*

LUT__41792efl(0)/lut4(0)/lut(1)"names
D

LUT__41791efllogic"*

LUT__41791efl(0)/lut4(0)/lut(1)"names
D

LUT__41790efllogic"*

LUT__41790efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[167]ioinpad"-
DdrCtrl_RDATA_0[167]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[107]iooutpad"/
DdrCtrl_WDATA_0[107]io(0)/outpad(1)"output
D

LUT__41788efllogic"*

LUT__41788efl(0)/lut4(0)/lut(1)"names
D

LUT__41787efllogic"*

LUT__41787efl(0)/lut4(0)/lut(1)"names
D

LUT__41786efllogic"*

LUT__41786efl(0)/lut4(0)/lut(1)"names
D

LUT__41784efllogic"*

LUT__41784efl(0)/lut4(0)/lut(1)"names
D

LUT__41783efllogic"*

LUT__41783efl(0)/lut4(0)/lut(1)"names
D

LUT__41782efllogic"*

LUT__41782efl(0)/lut4(0)/lut(1)"names
D

LUT__41780efllogic"*

LUT__41780efl(0)/lut4(0)/lut(1)"names
D

LUT__41779efllogic"*

LUT__41779efl(0)/lut4(0)/lut(1)"names
D

LUT__41778efllogic"*

LUT__41778efl(0)/lut4(0)/lut(1)"names
D

LUT__41777efllogic"*

LUT__41777efl(0)/lut4(0)/lut(1)"names
D

LUT__41775efllogic"*

LUT__41775efl(0)/lut4(0)/lut(1)"names
D

LUT__41774efllogic"*

LUT__41774efl(0)/lut4(0)/lut(1)"names
D

LUT__41772efllogic"*

LUT__41772efl(0)/lut4(0)/lut(1)"names
D

LUT__41771efllogic"*

LUT__41771efl(0)/lut4(0)/lut(1)"names
D

LUT__41770efllogic"*

LUT__41770efl(0)/lut4(0)/lut(1)"names
D

LUT__41768efllogic"*

LUT__41768efl(0)/lut4(0)/lut(1)"names
D

LUT__41767efllogic"*

LUT__41767efl(0)/lut4(0)/lut(1)"names
D

LUT__41766efllogic"*

LUT__41766efl(0)/lut4(0)/lut(1)"names
D

LUT__41764efllogic"*

LUT__41764efl(0)/lut4(0)/lut(1)"names
D

LUT__41763efllogic"*

LUT__41763efl(0)/lut4(0)/lut(1)"names
D

LUT__41762efllogic"*

LUT__41762efl(0)/lut4(0)/lut(1)"names
D

LUT__41761efllogic"*

LUT__41761efl(0)/lut4(0)/lut(1)"names
D

LUT__41760efllogic"*

LUT__41760efl(0)/lut4(0)/lut(1)"names
D

LUT__41759efllogic"*

LUT__41759efl(0)/lut4(0)/lut(1)"names
D

LUT__41758efllogic"*

LUT__41758efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[168]ioinpad"-
DdrCtrl_RDATA_0[168]io(0)/inpad(0)"input
D

LUT__41756efllogic"*

LUT__41756efl(0)/lut4(0)/lut(1)"names
D

LUT__41755efllogic"*

LUT__41755efl(0)/lut4(0)/lut(1)"names
D

LUT__41754efllogic"*

LUT__41754efl(0)/lut4(0)/lut(1)"names
D

LUT__41752efllogic"*

LUT__41752efl(0)/lut4(0)/lut(1)"names
D

LUT__41751efllogic"*

LUT__41751efl(0)/lut4(0)/lut(1)"names
D

LUT__41750efllogic"*

LUT__41750efl(0)/lut4(0)/lut(1)"names
D

LUT__41748efllogic"*

LUT__41748efl(0)/lut4(0)/lut(1)"names
D

LUT__41747efllogic"*

LUT__41747efl(0)/lut4(0)/lut(1)"names
D

LUT__41746efllogic"*

LUT__41746efl(0)/lut4(0)/lut(1)"names
D

LUT__41745efllogic"*

LUT__41745efl(0)/lut4(0)/lut(1)"names
D

LUT__41744efllogic"*

LUT__41744efl(0)/lut4(0)/lut(1)"names
D

LUT__41743efllogic"*

LUT__41743efl(0)/lut4(0)/lut(1)"names
D

LUT__41742efllogic"*

LUT__41742efl(0)/lut4(0)/lut(1)"names
D

LUT__41740efllogic"*

LUT__41740efl(0)/lut4(0)/lut(1)"names
D

LUT__41739efllogic"*

LUT__41739efl(0)/lut4(0)/lut(1)"names
D

LUT__41738efllogic"*

LUT__41738efl(0)/lut4(0)/lut(1)"names
D

LUT__41736efllogic"*

LUT__41736efl(0)/lut4(0)/lut(1)"names
D

LUT__41734efllogic"*

LUT__41734efl(0)/lut4(0)/lut(1)"names
D

LUT__41732efllogic"*

LUT__41732efl(0)/lut4(0)/lut(1)"names
D

LUT__41731efllogic"*

LUT__41731efl(0)/lut4(0)/lut(1)"names
D

LUT__41730efllogic"*

LUT__41730efl(0)/lut4(0)/lut(1)"names
D

LUT__41729efllogic"*

LUT__41729efl(0)/lut4(0)/lut(1)"names
D

LUT__41728efllogic"*

LUT__41728efl(0)/lut4(0)/lut(1)"names
D

LUT__41727efllogic"*

LUT__41727efl(0)/lut4(0)/lut(1)"names
D

LUT__41726efllogic"*

LUT__41726efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[169]ioinpad"-
DdrCtrl_RDATA_0[169]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[108]iooutpad"/
DdrCtrl_WDATA_0[108]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[223]iooutpad"/
DdrCtrl_WDATA_0[223]io(0)/outpad(1)"output
D

LUT__41724efllogic"*

LUT__41724efl(0)/lut4(0)/lut(1)"names
D

LUT__41723efllogic"*

LUT__41723efl(0)/lut4(0)/lut(1)"names
D

LUT__41722efllogic"*

LUT__41722efl(0)/lut4(0)/lut(1)"names
D

LUT__41720efllogic"*

LUT__41720efl(0)/lut4(0)/lut(1)"names
D

LUT__41719efllogic"*

LUT__41719efl(0)/lut4(0)/lut(1)"names
D

LUT__41718efllogic"*

LUT__41718efl(0)/lut4(0)/lut(1)"names
D

LUT__41716efllogic"*

LUT__41716efl(0)/lut4(0)/lut(1)"names
D

LUT__41715efllogic"*

LUT__41715efl(0)/lut4(0)/lut(1)"names
D

LUT__41714efllogic"*

LUT__41714efl(0)/lut4(0)/lut(1)"names
D

LUT__41713efllogic"*

LUT__41713efl(0)/lut4(0)/lut(1)"names
D

LUT__41712efllogic"*

LUT__41712efl(0)/lut4(0)/lut(1)"names
D

LUT__41711efllogic"*

LUT__41711efl(0)/lut4(0)/lut(1)"names
D

LUT__41710efllogic"*

LUT__41710efl(0)/lut4(0)/lut(1)"names
D

LUT__41708efllogic"*

LUT__41708efl(0)/lut4(0)/lut(1)"names
D

LUT__41707efllogic"*

LUT__41707efl(0)/lut4(0)/lut(1)"names
D

LUT__41706efllogic"*

LUT__41706efl(0)/lut4(0)/lut(1)"names
D

LUT__41704efllogic"*

LUT__41704efl(0)/lut4(0)/lut(1)"names
D

LUT__41703efllogic"*

LUT__41703efl(0)/lut4(0)/lut(1)"names
D

LUT__41702efllogic"*

LUT__41702efl(0)/lut4(0)/lut(1)"names
D

LUT__41700efllogic"*

LUT__41700efl(0)/lut4(0)/lut(1)"names
D

LUT__41699efllogic"*

LUT__41699efl(0)/lut4(0)/lut(1)"names
D

LUT__41698efllogic"*

LUT__41698efl(0)/lut4(0)/lut(1)"names
D

LUT__41697efllogic"*

LUT__41697efl(0)/lut4(0)/lut(1)"names
D

LUT__41696efllogic"*

LUT__41696efl(0)/lut4(0)/lut(1)"names
D

LUT__41695efllogic"*

LUT__41695efl(0)/lut4(0)/lut(1)"names
D

LUT__41694efllogic"*

LUT__41694efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[170]ioinpad"-
DdrCtrl_RDATA_0[170]io(0)/inpad(0)"input
D

LUT__41692efllogic"*

LUT__41692efl(0)/lut4(0)/lut(1)"names
D

LUT__41691efllogic"*

LUT__41691efl(0)/lut4(0)/lut(1)"names
D

LUT__41690efllogic"*

LUT__41690efl(0)/lut4(0)/lut(1)"names
D

LUT__41688efllogic"*

LUT__41688efl(0)/lut4(0)/lut(1)"names
D

LUT__41687efllogic"*

LUT__41687efl(0)/lut4(0)/lut(1)"names
D

LUT__41686efllogic"*

LUT__41686efl(0)/lut4(0)/lut(1)"names
D

LUT__41684efllogic"*

LUT__41684efl(0)/lut4(0)/lut(1)"names
D

LUT__41683efllogic"*

LUT__41683efl(0)/lut4(0)/lut(1)"names
D

LUT__41682efllogic"*

LUT__41682efl(0)/lut4(0)/lut(1)"names
D

LUT__41681efllogic"*

LUT__41681efl(0)/lut4(0)/lut(1)"names
D

LUT__41680efllogic"*

LUT__41680efl(0)/lut4(0)/lut(1)"names
D

LUT__41679efllogic"*

LUT__41679efl(0)/lut4(0)/lut(1)"names
D

LUT__41678efllogic"*

LUT__41678efl(0)/lut4(0)/lut(1)"names
D

LUT__41676efllogic"*

LUT__41676efl(0)/lut4(0)/lut(1)"names
D

LUT__41675efllogic"*

LUT__41675efl(0)/lut4(0)/lut(1)"names
D

LUT__41674efllogic"*

LUT__41674efl(0)/lut4(0)/lut(1)"names
D

LUT__41672efllogic"*

LUT__41672efl(0)/lut4(0)/lut(1)"names
D

LUT__41671efllogic"*

LUT__41671efl(0)/lut4(0)/lut(1)"names
D

LUT__41670efllogic"*

LUT__41670efl(0)/lut4(0)/lut(1)"names
D

LUT__41668efllogic"*

LUT__41668efl(0)/lut4(0)/lut(1)"names
D

LUT__41666efllogic"*

LUT__41666efl(0)/lut4(0)/lut(1)"names
D

LUT__41665efllogic"*

LUT__41665efl(0)/lut4(0)/lut(1)"names
D

LUT__41664efllogic"*

LUT__41664efl(0)/lut4(0)/lut(1)"names
D

LUT__41663efllogic"*

LUT__41663efl(0)/lut4(0)/lut(1)"names
D

LUT__41662efllogic"*

LUT__41662efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[171]ioinpad"-
DdrCtrl_RDATA_0[171]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[109]iooutpad"/
DdrCtrl_WDATA_0[109]io(0)/outpad(1)"output
D

LUT__41660efllogic"*

LUT__41660efl(0)/lut4(0)/lut(1)"names
D

LUT__41659efllogic"*

LUT__41659efl(0)/lut4(0)/lut(1)"names
D

LUT__41658efllogic"*

LUT__41658efl(0)/lut4(0)/lut(1)"names
D

LUT__41656efllogic"*

LUT__41656efl(0)/lut4(0)/lut(1)"names
D

LUT__41655efllogic"*

LUT__41655efl(0)/lut4(0)/lut(1)"names
D

LUT__41654efllogic"*

LUT__41654efl(0)/lut4(0)/lut(1)"names
D

LUT__41652efllogic"*

LUT__41652efl(0)/lut4(0)/lut(1)"names
D

LUT__41651efllogic"*

LUT__41651efl(0)/lut4(0)/lut(1)"names
D

LUT__41650efllogic"*

LUT__41650efl(0)/lut4(0)/lut(1)"names
D

LUT__41649efllogic"*

LUT__41649efl(0)/lut4(0)/lut(1)"names
D

LUT__41648efllogic"*

LUT__41648efl(0)/lut4(0)/lut(1)"names
D

LUT__41647efllogic"*

LUT__41647efl(0)/lut4(0)/lut(1)"names
D

LUT__41646efllogic"*

LUT__41646efl(0)/lut4(0)/lut(1)"names
D

LUT__41644efllogic"*

LUT__41644efl(0)/lut4(0)/lut(1)"names
D

LUT__41643efllogic"*

LUT__41643efl(0)/lut4(0)/lut(1)"names
D

LUT__41642efllogic"*

LUT__41642efl(0)/lut4(0)/lut(1)"names
D

LUT__41640efllogic"*

LUT__41640efl(0)/lut4(0)/lut(1)"names
D

LUT__41639efllogic"*

LUT__41639efl(0)/lut4(0)/lut(1)"names
D

LUT__41638efllogic"*

LUT__41638efl(0)/lut4(0)/lut(1)"names
D

LUT__41636efllogic"*

LUT__41636efl(0)/lut4(0)/lut(1)"names
D

LUT__41635efllogic"*

LUT__41635efl(0)/lut4(0)/lut(1)"names
D

LUT__41634efllogic"*

LUT__41634efl(0)/lut4(0)/lut(1)"names
D

LUT__41633efllogic"*

LUT__41633efl(0)/lut4(0)/lut(1)"names
D

LUT__41632efllogic"*

LUT__41632efl(0)/lut4(0)/lut(1)"names
D

LUT__41631efllogic"*

LUT__41631efl(0)/lut4(0)/lut(1)"names
D

LUT__41630efllogic"*

LUT__41630efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[172]ioinpad"-
DdrCtrl_RDATA_0[172]io(0)/inpad(0)"input
D

LUT__41628efllogic"*

LUT__41628efl(0)/lut4(0)/lut(1)"names
D

LUT__41627efllogic"*

LUT__41627efl(0)/lut4(0)/lut(1)"names
D

LUT__41626efllogic"*

LUT__41626efl(0)/lut4(0)/lut(1)"names
D

LUT__41624efllogic"*

LUT__41624efl(0)/lut4(0)/lut(1)"names
D

LUT__41623efllogic"*

LUT__41623efl(0)/lut4(0)/lut(1)"names
D

LUT__41622efllogic"*

LUT__41622efl(0)/lut4(0)/lut(1)"names
D

LUT__41620efllogic"*

LUT__41620efl(0)/lut4(0)/lut(1)"names
D

LUT__41619efllogic"*

LUT__41619efl(0)/lut4(0)/lut(1)"names
D

LUT__41618efllogic"*

LUT__41618efl(0)/lut4(0)/lut(1)"names
D

LUT__41617efllogic"*

LUT__41617efl(0)/lut4(0)/lut(1)"names
D

LUT__41616efllogic"*

LUT__41616efl(0)/lut4(0)/lut(1)"names
D

LUT__41615efllogic"*

LUT__41615efl(0)/lut4(0)/lut(1)"names
D

LUT__41614efllogic"*

LUT__41614efl(0)/lut4(0)/lut(1)"names
D

LUT__41612efllogic"*

LUT__41612efl(0)/lut4(0)/lut(1)"names
D

LUT__41611efllogic"*

LUT__41611efl(0)/lut4(0)/lut(1)"names
D

LUT__41610efllogic"*

LUT__41610efl(0)/lut4(0)/lut(1)"names
D

LUT__41608efllogic"*

LUT__41608efl(0)/lut4(0)/lut(1)"names
D

LUT__41607efllogic"*

LUT__41607efl(0)/lut4(0)/lut(1)"names
D

LUT__41606efllogic"*

LUT__41606efl(0)/lut4(0)/lut(1)"names
D

LUT__41604efllogic"*

LUT__41604efl(0)/lut4(0)/lut(1)"names
D

LUT__41603efllogic"*

LUT__41603efl(0)/lut4(0)/lut(1)"names
D

LUT__41602efllogic"*

LUT__41602efl(0)/lut4(0)/lut(1)"names
D

LUT__41601efllogic"*

LUT__41601efl(0)/lut4(0)/lut(1)"names
D

LUT__41600efllogic"*

LUT__41600efl(0)/lut4(0)/lut(1)"names
D

LUT__41599efllogic"*

LUT__41599efl(0)/lut4(0)/lut(1)"names
D

LUT__41598efllogic"*

LUT__41598efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[173]ioinpad"-
DdrCtrl_RDATA_0[173]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[110]iooutpad"/
DdrCtrl_WDATA_0[110]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[224]iooutpad"/
DdrCtrl_WDATA_0[224]io(0)/outpad(1)"output
M
DdrCtrl_ALEN_0[7]iooutpad",
DdrCtrl_ALEN_0[7]io(0)/outpad(1)"output
D

LUT__41596efllogic"*

LUT__41596efl(0)/lut4(0)/lut(1)"names
D

LUT__41595efllogic"*

LUT__41595efl(0)/lut4(0)/lut(1)"names
D

LUT__41592efllogic"*

LUT__41592efl(0)/lut4(0)/lut(1)"names
D

LUT__41591efllogic"*

LUT__41591efl(0)/lut4(0)/lut(1)"names
D

LUT__41590efllogic"*

LUT__41590efl(0)/lut4(0)/lut(1)"names
D

LUT__41588efllogic"*

LUT__41588efl(0)/lut4(0)/lut(1)"names
D

LUT__41587efllogic"*

LUT__41587efl(0)/lut4(0)/lut(1)"names
D

LUT__41586efllogic"*

LUT__41586efl(0)/lut4(0)/lut(1)"names
D

LUT__41585efllogic"*

LUT__41585efl(0)/lut4(0)/lut(1)"names
D

LUT__41584efllogic"*

LUT__41584efl(0)/lut4(0)/lut(1)"names
D

LUT__41583efllogic"*

LUT__41583efl(0)/lut4(0)/lut(1)"names
D

LUT__41582efllogic"*

LUT__41582efl(0)/lut4(0)/lut(1)"names
D

LUT__41580efllogic"*

LUT__41580efl(0)/lut4(0)/lut(1)"names
D

LUT__41579efllogic"*

LUT__41579efl(0)/lut4(0)/lut(1)"names
D

LUT__41578efllogic"*

LUT__41578efl(0)/lut4(0)/lut(1)"names
D

LUT__41576efllogic"*

LUT__41576efl(0)/lut4(0)/lut(1)"names
D

LUT__41575efllogic"*

LUT__41575efl(0)/lut4(0)/lut(1)"names
D

LUT__41574efllogic"*

LUT__41574efl(0)/lut4(0)/lut(1)"names
D

LUT__41572efllogic"*

LUT__41572efl(0)/lut4(0)/lut(1)"names
D

LUT__41571efllogic"*

LUT__41571efl(0)/lut4(0)/lut(1)"names
D

LUT__41570efllogic"*

LUT__41570efl(0)/lut4(0)/lut(1)"names
D

LUT__41569efllogic"*

LUT__41569efl(0)/lut4(0)/lut(1)"names
D

LUT__41568efllogic"*

LUT__41568efl(0)/lut4(0)/lut(1)"names
D

LUT__41567efllogic"*

LUT__41567efl(0)/lut4(0)/lut(1)"names
D

LUT__41566efllogic"*

LUT__41566efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[174]ioinpad"-
DdrCtrl_RDATA_0[174]io(0)/inpad(0)"input
D

LUT__41564efllogic"*

LUT__41564efl(0)/lut4(0)/lut(1)"names
D

LUT__41563efllogic"*

LUT__41563efl(0)/lut4(0)/lut(1)"names
D

LUT__41562efllogic"*

LUT__41562efl(0)/lut4(0)/lut(1)"names
D

LUT__41560efllogic"*

LUT__41560efl(0)/lut4(0)/lut(1)"names
D

LUT__41559efllogic"*

LUT__41559efl(0)/lut4(0)/lut(1)"names
D

LUT__41558efllogic"*

LUT__41558efl(0)/lut4(0)/lut(1)"names
D

LUT__41556efllogic"*

LUT__41556efl(0)/lut4(0)/lut(1)"names
D

LUT__41555efllogic"*

LUT__41555efl(0)/lut4(0)/lut(1)"names
D

LUT__41554efllogic"*

LUT__41554efl(0)/lut4(0)/lut(1)"names
D

LUT__41553efllogic"*

LUT__41553efl(0)/lut4(0)/lut(1)"names
D

LUT__41552efllogic"*

LUT__41552efl(0)/lut4(0)/lut(1)"names
D

LUT__41551efllogic"*

LUT__41551efl(0)/lut4(0)/lut(1)"names
D

LUT__41550efllogic"*

LUT__41550efl(0)/lut4(0)/lut(1)"names
D

LUT__41548efllogic"*

LUT__41548efl(0)/lut4(0)/lut(1)"names
D

LUT__41547efllogic"*

LUT__41547efl(0)/lut4(0)/lut(1)"names
D

LUT__41546efllogic"*

LUT__41546efl(0)/lut4(0)/lut(1)"names
D

LUT__41544efllogic"*

LUT__41544efl(0)/lut4(0)/lut(1)"names
D

LUT__41543efllogic"*

LUT__41543efl(0)/lut4(0)/lut(1)"names
D

LUT__41542efllogic"*

LUT__41542efl(0)/lut4(0)/lut(1)"names
D

LUT__41540efllogic"*

LUT__41540efl(0)/lut4(0)/lut(1)"names
D

LUT__41539efllogic"*

LUT__41539efl(0)/lut4(0)/lut(1)"names
D

LUT__41538efllogic"*

LUT__41538efl(0)/lut4(0)/lut(1)"names
D

LUT__41537efllogic"*

LUT__41537efl(0)/lut4(0)/lut(1)"names
D

LUT__41536efllogic"*

LUT__41536efl(0)/lut4(0)/lut(1)"names
D

LUT__41535efllogic"*

LUT__41535efl(0)/lut4(0)/lut(1)"names
D

LUT__41534efllogic"*

LUT__41534efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[175]ioinpad"-
DdrCtrl_RDATA_0[175]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[111]iooutpad"/
DdrCtrl_WDATA_0[111]io(0)/outpad(1)"output
D

LUT__41532efllogic"*

LUT__41532efl(0)/lut4(0)/lut(1)"names
D

LUT__41531efllogic"*

LUT__41531efl(0)/lut4(0)/lut(1)"names
D

LUT__41530efllogic"*

LUT__41530efl(0)/lut4(0)/lut(1)"names
D

LUT__41528efllogic"*

LUT__41528efl(0)/lut4(0)/lut(1)"names
D

LUT__41527efllogic"*

LUT__41527efl(0)/lut4(0)/lut(1)"names
D

LUT__41526efllogic"*

LUT__41526efl(0)/lut4(0)/lut(1)"names
D

LUT__41524efllogic"*

LUT__41524efl(0)/lut4(0)/lut(1)"names
D

LUT__41523efllogic"*

LUT__41523efl(0)/lut4(0)/lut(1)"names
D

LUT__41522efllogic"*

LUT__41522efl(0)/lut4(0)/lut(1)"names
D

LUT__41521efllogic"*

LUT__41521efl(0)/lut4(0)/lut(1)"names
D

LUT__41520efllogic"*

LUT__41520efl(0)/lut4(0)/lut(1)"names
D

LUT__41519efllogic"*

LUT__41519efl(0)/lut4(0)/lut(1)"names
D

LUT__41516efllogic"*

LUT__41516efl(0)/lut4(0)/lut(1)"names
D

LUT__41515efllogic"*

LUT__41515efl(0)/lut4(0)/lut(1)"names
D

LUT__41514efllogic"*

LUT__41514efl(0)/lut4(0)/lut(1)"names
D

LUT__41512efllogic"*

LUT__41512efl(0)/lut4(0)/lut(1)"names
D

LUT__41511efllogic"*

LUT__41511efl(0)/lut4(0)/lut(1)"names
D

LUT__41510efllogic"*

LUT__41510efl(0)/lut4(0)/lut(1)"names
D

LUT__41508efllogic"*

LUT__41508efl(0)/lut4(0)/lut(1)"names
D

LUT__41507efllogic"*

LUT__41507efl(0)/lut4(0)/lut(1)"names
D

LUT__41506efllogic"*

LUT__41506efl(0)/lut4(0)/lut(1)"names
D

LUT__41505efllogic"*

LUT__41505efl(0)/lut4(0)/lut(1)"names
D

LUT__41504efllogic"*

LUT__41504efl(0)/lut4(0)/lut(1)"names
D

LUT__41503efllogic"*

LUT__41503efl(0)/lut4(0)/lut(1)"names
D

LUT__41502efllogic"*

LUT__41502efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[176]ioinpad"-
DdrCtrl_RDATA_0[176]io(0)/inpad(0)"input
D

LUT__41500efllogic"*

LUT__41500efl(0)/lut4(0)/lut(1)"names
D

LUT__41499efllogic"*

LUT__41499efl(0)/lut4(0)/lut(1)"names
D

LUT__41498efllogic"*

LUT__41498efl(0)/lut4(0)/lut(1)"names
D

LUT__41496efllogic"*

LUT__41496efl(0)/lut4(0)/lut(1)"names
D

LUT__41495efllogic"*

LUT__41495efl(0)/lut4(0)/lut(1)"names
D

LUT__41494efllogic"*

LUT__41494efl(0)/lut4(0)/lut(1)"names
D

LUT__41492efllogic"*

LUT__41492efl(0)/lut4(0)/lut(1)"names
D

LUT__41491efllogic"*

LUT__41491efl(0)/lut4(0)/lut(1)"names
D

LUT__41490efllogic"*

LUT__41490efl(0)/lut4(0)/lut(1)"names
D

LUT__41489efllogic"*

LUT__41489efl(0)/lut4(0)/lut(1)"names
D

LUT__41488efllogic"*

LUT__41488efl(0)/lut4(0)/lut(1)"names
D

LUT__41487efllogic"*

LUT__41487efl(0)/lut4(0)/lut(1)"names
D

LUT__41486efllogic"*

LUT__41486efl(0)/lut4(0)/lut(1)"names
D

LUT__41484efllogic"*

LUT__41484efl(0)/lut4(0)/lut(1)"names
D

LUT__41483efllogic"*

LUT__41483efl(0)/lut4(0)/lut(1)"names
D

LUT__41482efllogic"*

LUT__41482efl(0)/lut4(0)/lut(1)"names
D

LUT__41480efllogic"*

LUT__41480efl(0)/lut4(0)/lut(1)"names
D

LUT__41479efllogic"*

LUT__41479efl(0)/lut4(0)/lut(1)"names
D

LUT__41478efllogic"*

LUT__41478efl(0)/lut4(0)/lut(1)"names
D

LUT__41476efllogic"*

LUT__41476efl(0)/lut4(0)/lut(1)"names
D

LUT__41474efllogic"*

LUT__41474efl(0)/lut4(0)/lut(1)"names
D

LUT__41473efllogic"*

LUT__41473efl(0)/lut4(0)/lut(1)"names
D

LUT__41472efllogic"*

LUT__41472efl(0)/lut4(0)/lut(1)"names
D

LUT__41471efllogic"*

LUT__41471efl(0)/lut4(0)/lut(1)"names
D

LUT__41470efllogic"*

LUT__41470efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[177]ioinpad"-
DdrCtrl_RDATA_0[177]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[112]iooutpad"/
DdrCtrl_WDATA_0[112]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[225]iooutpad"/
DdrCtrl_WDATA_0[225]io(0)/outpad(1)"output
D

LUT__41468efllogic"*

LUT__41468efl(0)/lut4(0)/lut(1)"names
D

LUT__41467efllogic"*

LUT__41467efl(0)/lut4(0)/lut(1)"names
D

LUT__41466efllogic"*

LUT__41466efl(0)/lut4(0)/lut(1)"names
D

LUT__41464efllogic"*

LUT__41464efl(0)/lut4(0)/lut(1)"names
D

LUT__41463efllogic"*

LUT__41463efl(0)/lut4(0)/lut(1)"names
D

LUT__41462efllogic"*

LUT__41462efl(0)/lut4(0)/lut(1)"names
D

LUT__41460efllogic"*

LUT__41460efl(0)/lut4(0)/lut(1)"names
D

LUT__41459efllogic"*

LUT__41459efl(0)/lut4(0)/lut(1)"names
D

LUT__41458efllogic"*

LUT__41458efl(0)/lut4(0)/lut(1)"names
D

LUT__41457efllogic"*

LUT__41457efl(0)/lut4(0)/lut(1)"names
D

LUT__41456efllogic"*

LUT__41456efl(0)/lut4(0)/lut(1)"names
D

LUT__41455efllogic"*

LUT__41455efl(0)/lut4(0)/lut(1)"names
D

LUT__41454efllogic"*

LUT__41454efl(0)/lut4(0)/lut(1)"names
D

LUT__41452efllogic"*

LUT__41452efl(0)/lut4(0)/lut(1)"names
D

LUT__41451efllogic"*

LUT__41451efl(0)/lut4(0)/lut(1)"names
D

LUT__41450efllogic"*

LUT__41450efl(0)/lut4(0)/lut(1)"names
D

LUT__41448efllogic"*

LUT__41448efl(0)/lut4(0)/lut(1)"names
D

LUT__41447efllogic"*

LUT__41447efl(0)/lut4(0)/lut(1)"names
D

LUT__41446efllogic"*

LUT__41446efl(0)/lut4(0)/lut(1)"names
D

LUT__41444efllogic"*

LUT__41444efl(0)/lut4(0)/lut(1)"names
D

LUT__41443efllogic"*

LUT__41443efl(0)/lut4(0)/lut(1)"names
D

LUT__41442efllogic"*

LUT__41442efl(0)/lut4(0)/lut(1)"names
D

LUT__41441efllogic"*

LUT__41441efl(0)/lut4(0)/lut(1)"names
D

LUT__41440efllogic"*

LUT__41440efl(0)/lut4(0)/lut(1)"names
D

LUT__41439efllogic"*

LUT__41439efl(0)/lut4(0)/lut(1)"names
D

LUT__41438efllogic"*

LUT__41438efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[178]ioinpad"-
DdrCtrl_RDATA_0[178]io(0)/inpad(0)"input
D

LUT__41436efllogic"*

LUT__41436efl(0)/lut4(0)/lut(1)"names
D

LUT__41435efllogic"*

LUT__41435efl(0)/lut4(0)/lut(1)"names
D

LUT__41434efllogic"*

LUT__41434efl(0)/lut4(0)/lut(1)"names
D

LUT__41432efllogic"*

LUT__41432efl(0)/lut4(0)/lut(1)"names
D

LUT__41431efllogic"*

LUT__41431efl(0)/lut4(0)/lut(1)"names
D

LUT__41430efllogic"*

LUT__41430efl(0)/lut4(0)/lut(1)"names
D

LUT__41428efllogic"*

LUT__41428efl(0)/lut4(0)/lut(1)"names
D

LUT__41427efllogic"*

LUT__41427efl(0)/lut4(0)/lut(1)"names
D

LUT__41426efllogic"*

LUT__41426efl(0)/lut4(0)/lut(1)"names
D

LUT__41425efllogic"*

LUT__41425efl(0)/lut4(0)/lut(1)"names
D

LUT__41424efllogic"*

LUT__41424efl(0)/lut4(0)/lut(1)"names
D

LUT__41423efllogic"*

LUT__41423efl(0)/lut4(0)/lut(1)"names
D

LUT__41422efllogic"*

LUT__41422efl(0)/lut4(0)/lut(1)"names
D

LUT__41420efllogic"*

LUT__41420efl(0)/lut4(0)/lut(1)"names
D

LUT__41419efllogic"*

LUT__41419efl(0)/lut4(0)/lut(1)"names
D

LUT__41418efllogic"*

LUT__41418efl(0)/lut4(0)/lut(1)"names
D

LUT__41416efllogic"*

LUT__41416efl(0)/lut4(0)/lut(1)"names
D

LUT__41415efllogic"*

LUT__41415efl(0)/lut4(0)/lut(1)"names
D

LUT__41414efllogic"*

LUT__41414efl(0)/lut4(0)/lut(1)"names
D

LUT__41412efllogic"*

LUT__41412efl(0)/lut4(0)/lut(1)"names
D

LUT__41411efllogic"*

LUT__41411efl(0)/lut4(0)/lut(1)"names
D

LUT__41410efllogic"*

LUT__41410efl(0)/lut4(0)/lut(1)"names
D

LUT__41409efllogic"*

LUT__41409efl(0)/lut4(0)/lut(1)"names
D

LUT__41408efllogic"*

LUT__41408efl(0)/lut4(0)/lut(1)"names
D

LUT__41407efllogic"*

LUT__41407efl(0)/lut4(0)/lut(1)"names
D

LUT__41406efllogic"*

LUT__41406efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[179]ioinpad"-
DdrCtrl_RDATA_0[179]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[113]iooutpad"/
DdrCtrl_WDATA_0[113]io(0)/outpad(1)"output
D

LUT__41404efllogic"*

LUT__41404efl(0)/lut4(0)/lut(1)"names
D

LUT__41403efllogic"*

LUT__41403efl(0)/lut4(0)/lut(1)"names
D

LUT__41402efllogic"*

LUT__41402efl(0)/lut4(0)/lut(1)"names
D

LUT__41400efllogic"*

LUT__41400efl(0)/lut4(0)/lut(1)"names
D

LUT__41399efllogic"*

LUT__41399efl(0)/lut4(0)/lut(1)"names
D

LUT__41398efllogic"*

LUT__41398efl(0)/lut4(0)/lut(1)"names
D

LUT__41396efllogic"*

LUT__41396efl(0)/lut4(0)/lut(1)"names
D

LUT__41395efllogic"*

LUT__41395efl(0)/lut4(0)/lut(1)"names
D

LUT__41394efllogic"*

LUT__41394efl(0)/lut4(0)/lut(1)"names
D

LUT__41393efllogic"*

LUT__41393efl(0)/lut4(0)/lut(1)"names
D

LUT__41391efllogic"*

LUT__41391efl(0)/lut4(0)/lut(1)"names
D

LUT__41390efllogic"*

LUT__41390efl(0)/lut4(0)/lut(1)"names
D

LUT__41388efllogic"*

LUT__41388efl(0)/lut4(0)/lut(1)"names
D

LUT__41387efllogic"*

LUT__41387efl(0)/lut4(0)/lut(1)"names
D

LUT__41386efllogic"*

LUT__41386efl(0)/lut4(0)/lut(1)"names
D

LUT__41384efllogic"*

LUT__41384efl(0)/lut4(0)/lut(1)"names
D

LUT__41383efllogic"*

LUT__41383efl(0)/lut4(0)/lut(1)"names
D

LUT__41382efllogic"*

LUT__41382efl(0)/lut4(0)/lut(1)"names
D

LUT__41380efllogic"*

LUT__41380efl(0)/lut4(0)/lut(1)"names
D

LUT__41379efllogic"*

LUT__41379efl(0)/lut4(0)/lut(1)"names
D

LUT__41378efllogic"*

LUT__41378efl(0)/lut4(0)/lut(1)"names
D

LUT__41377efllogic"*

LUT__41377efl(0)/lut4(0)/lut(1)"names
D

LUT__41376efllogic"*

LUT__41376efl(0)/lut4(0)/lut(1)"names
D

LUT__41375efllogic"*

LUT__41375efl(0)/lut4(0)/lut(1)"names
D

LUT__41374efllogic"*

LUT__41374efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[180]ioinpad"-
DdrCtrl_RDATA_0[180]io(0)/inpad(0)"input
D

LUT__41372efllogic"*

LUT__41372efl(0)/lut4(0)/lut(1)"names
D

LUT__41371efllogic"*

LUT__41371efl(0)/lut4(0)/lut(1)"names
D

LUT__41370efllogic"*

LUT__41370efl(0)/lut4(0)/lut(1)"names
D

LUT__41368efllogic"*

LUT__41368efl(0)/lut4(0)/lut(1)"names
D

LUT__41367efllogic"*

LUT__41367efl(0)/lut4(0)/lut(1)"names
D

LUT__41366efllogic"*

LUT__41366efl(0)/lut4(0)/lut(1)"names
D

LUT__41364efllogic"*

LUT__41364efl(0)/lut4(0)/lut(1)"names
D

LUT__41363efllogic"*

LUT__41363efl(0)/lut4(0)/lut(1)"names
D

LUT__41362efllogic"*

LUT__41362efl(0)/lut4(0)/lut(1)"names
D

LUT__41361efllogic"*

LUT__41361efl(0)/lut4(0)/lut(1)"names
D

LUT__41360efllogic"*

LUT__41360efl(0)/lut4(0)/lut(1)"names
D

LUT__41359efllogic"*

LUT__41359efl(0)/lut4(0)/lut(1)"names
D

LUT__41358efllogic"*

LUT__41358efl(0)/lut4(0)/lut(1)"names
D

LUT__41356efllogic"*

LUT__41356efl(0)/lut4(0)/lut(1)"names
D

LUT__41355efllogic"*

LUT__41355efl(0)/lut4(0)/lut(1)"names
D

LUT__41354efllogic"*

LUT__41354efl(0)/lut4(0)/lut(1)"names
D

LUT__41352efllogic"*

LUT__41352efl(0)/lut4(0)/lut(1)"names
D

LUT__41351efllogic"*

LUT__41351efl(0)/lut4(0)/lut(1)"names
D

LUT__41350efllogic"*

LUT__41350efl(0)/lut4(0)/lut(1)"names
D

LUT__41347efllogic"*

LUT__41347efl(0)/lut4(0)/lut(1)"names
D

LUT__41346efllogic"*

LUT__41346efl(0)/lut4(0)/lut(1)"names
D

LUT__41345efllogic"*

LUT__41345efl(0)/lut4(0)/lut(1)"names
D

LUT__41344efllogic"*

LUT__41344efl(0)/lut4(0)/lut(1)"names
D

LUT__41343efllogic"*

LUT__41343efl(0)/lut4(0)/lut(1)"names
D

LUT__41342efllogic"*

LUT__41342efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[181]ioinpad"-
DdrCtrl_RDATA_0[181]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[114]iooutpad"/
DdrCtrl_WDATA_0[114]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[226]iooutpad"/
DdrCtrl_WDATA_0[226]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[0]iooutpad"-
DdrCtrl_AADDR_0[0]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[28]iooutpad".
DdrCtrl_AADDR_0[28]io(0)/outpad(1)"output
C
DdrCtrl_RSTNiooutpad"'
DdrCtrl_RSTNio(0)/outpad(1)"output
J
jtag_inst1_UPDATEioinpad"*
jtag_inst1_UPDATEio(0)/inpad(0)"input
D

LUT__41340efllogic"*

LUT__41340efl(0)/lut4(0)/lut(1)"names
D

LUT__41339efllogic"*

LUT__41339efl(0)/lut4(0)/lut(1)"names
D

LUT__41338efllogic"*

LUT__41338efl(0)/lut4(0)/lut(1)"names
D

LUT__41336efllogic"*

LUT__41336efl(0)/lut4(0)/lut(1)"names
D

LUT__41335efllogic"*

LUT__41335efl(0)/lut4(0)/lut(1)"names
D

LUT__41334efllogic"*

LUT__41334efl(0)/lut4(0)/lut(1)"names
D

LUT__41332efllogic"*

LUT__41332efl(0)/lut4(0)/lut(1)"names
D

LUT__41331efllogic"*

LUT__41331efl(0)/lut4(0)/lut(1)"names
D

LUT__41330efllogic"*

LUT__41330efl(0)/lut4(0)/lut(1)"names
D

LUT__41329efllogic"*

LUT__41329efl(0)/lut4(0)/lut(1)"names
D

LUT__41328efllogic"*

LUT__41328efl(0)/lut4(0)/lut(1)"names
D

LUT__41327efllogic"*

LUT__41327efl(0)/lut4(0)/lut(1)"names
D

LUT__41326efllogic"*

LUT__41326efl(0)/lut4(0)/lut(1)"names
D

LUT__41324efllogic"*

LUT__41324efl(0)/lut4(0)/lut(1)"names
D

LUT__41323efllogic"*

LUT__41323efl(0)/lut4(0)/lut(1)"names
D

LUT__41322efllogic"*

LUT__41322efl(0)/lut4(0)/lut(1)"names
D

LUT__41320efllogic"*

LUT__41320efl(0)/lut4(0)/lut(1)"names
D

LUT__41319efllogic"*

LUT__41319efl(0)/lut4(0)/lut(1)"names
D

LUT__41318efllogic"*

LUT__41318efl(0)/lut4(0)/lut(1)"names
D

LUT__41316efllogic"*

LUT__41316efl(0)/lut4(0)/lut(1)"names
D

LUT__41315efllogic"*

LUT__41315efl(0)/lut4(0)/lut(1)"names
D

LUT__41314efllogic"*

LUT__41314efl(0)/lut4(0)/lut(1)"names
D

LUT__41313efllogic"*

LUT__41313efl(0)/lut4(0)/lut(1)"names
D

LUT__41312efllogic"*

LUT__41312efl(0)/lut4(0)/lut(1)"names
D

LUT__41311efllogic"*

LUT__41311efl(0)/lut4(0)/lut(1)"names
D

LUT__41310efllogic"*

LUT__41310efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[182]ioinpad"-
DdrCtrl_RDATA_0[182]io(0)/inpad(0)"input
D

LUT__41308efllogic"*

LUT__41308efl(0)/lut4(0)/lut(1)"names
D

LUT__41307efllogic"*

LUT__41307efl(0)/lut4(0)/lut(1)"names
D

LUT__41306efllogic"*

LUT__41306efl(0)/lut4(0)/lut(1)"names
D

LUT__41304efllogic"*

LUT__41304efl(0)/lut4(0)/lut(1)"names
D

LUT__41303efllogic"*

LUT__41303efl(0)/lut4(0)/lut(1)"names
D

LUT__41302efllogic"*

LUT__41302efl(0)/lut4(0)/lut(1)"names
D

LUT__41300efllogic"*

LUT__41300efl(0)/lut4(0)/lut(1)"names
D

LUT__41299efllogic"*

LUT__41299efl(0)/lut4(0)/lut(1)"names
D

LUT__41298efllogic"*

LUT__41298efl(0)/lut4(0)/lut(1)"names
D

LUT__41297efllogic"*

LUT__41297efl(0)/lut4(0)/lut(1)"names
D

LUT__41296efllogic"*

LUT__41296efl(0)/lut4(0)/lut(1)"names
D

LUT__41295efllogic"*

LUT__41295efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[183]ioinpad"-
DdrCtrl_RDATA_0[183]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[115]iooutpad"/
DdrCtrl_WDATA_0[115]io(0)/outpad(1)"output
D

LUT__41257efllogic"*

LUT__41257efl(0)/lut4(0)/lut(1)"names
D

LUT__41253efllogic"*

LUT__41253efl(0)/lut4(0)/lut(1)"names
D

LUT__41251efllogic"*

LUT__41251efl(0)/lut4(0)/lut(1)"names
D

LUT__41249efllogic"*

LUT__41249efl(0)/lut4(0)/lut(1)"names
D

LUT__41245efllogic"*

LUT__41245efl(0)/lut4(0)/lut(1)"names
D

LUT__41241efllogic"*

LUT__41241efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[184]ioinpad"-
DdrCtrl_RDATA_0[184]io(0)/inpad(0)"input
D

LUT__41226efllogic"*

LUT__41226efl(0)/lut4(0)/lut(1)"names
D

LUT__41225efllogic"*

LUT__41225efl(0)/lut4(0)/lut(1)"names
D

LUT__41224efllogic"*

LUT__41224efl(0)/lut4(0)/lut(1)"names
D

LUT__41222efllogic"*

LUT__41222efl(0)/lut4(0)/lut(1)"names
D

LUT__41221efllogic"*

LUT__41221efl(0)/lut4(0)/lut(1)"names
D

LUT__41220efllogic"*

LUT__41220efl(0)/lut4(0)/lut(1)"names
D

LUT__41219efllogic"*

LUT__41219efl(0)/lut4(0)/lut(1)"names
D

LUT__41218efllogic"*

LUT__41218efl(0)/lut4(0)/lut(1)"names
D

LUT__41217efllogic"*

LUT__41217efl(0)/lut4(0)/lut(1)"names
D

LUT__41216efllogic"*

LUT__41216efl(0)/lut4(0)/lut(1)"names
D

LUT__41214efllogic"*

LUT__41214efl(0)/lut4(0)/lut(1)"names
D

LUT__41213efllogic"*

LUT__41213efl(0)/lut4(0)/lut(1)"names
D

LUT__41212efllogic"*

LUT__41212efl(0)/lut4(0)/lut(1)"names
D

LUT__41210efllogic"*

LUT__41210efl(0)/lut4(0)/lut(1)"names
D

LUT__41209efllogic"*

LUT__41209efl(0)/lut4(0)/lut(1)"names
D

LUT__41208efllogic"*

LUT__41208efl(0)/lut4(0)/lut(1)"names
D

LUT__41206efllogic"*

LUT__41206efl(0)/lut4(0)/lut(1)"names
D

LUT__41205efllogic"*

LUT__41205efl(0)/lut4(0)/lut(1)"names
D

LUT__41204efllogic"*

LUT__41204efl(0)/lut4(0)/lut(1)"names
D

LUT__41203efllogic"*

LUT__41203efl(0)/lut4(0)/lut(1)"names
D

LUT__41202efllogic"*

LUT__41202efl(0)/lut4(0)/lut(1)"names
D

LUT__41201efllogic"*

LUT__41201efl(0)/lut4(0)/lut(1)"names
D

LUT__41200efllogic"*

LUT__41200efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[185]ioinpad"-
DdrCtrl_RDATA_0[185]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[116]iooutpad"/
DdrCtrl_WDATA_0[116]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[227]iooutpad"/
DdrCtrl_WDATA_0[227]io(0)/outpad(1)"output
D

LUT__41198efllogic"*

LUT__41198efl(0)/lut4(0)/lut(1)"names
D

LUT__41197efllogic"*

LUT__41197efl(0)/lut4(0)/lut(1)"names
D

LUT__41196efllogic"*

LUT__41196efl(0)/lut4(0)/lut(1)"names
D

LUT__41194efllogic"*

LUT__41194efl(0)/lut4(0)/lut(1)"names
D

LUT__41193efllogic"*

LUT__41193efl(0)/lut4(0)/lut(1)"names
D

LUT__41192efllogic"*

LUT__41192efl(0)/lut4(0)/lut(1)"names
D

LUT__41190efllogic"*

LUT__41190efl(0)/lut4(0)/lut(1)"names
D

LUT__41189efllogic"*

LUT__41189efl(0)/lut4(0)/lut(1)"names
D

LUT__41188efllogic"*

LUT__41188efl(0)/lut4(0)/lut(1)"names
D

LUT__41187efllogic"*

LUT__41187efl(0)/lut4(0)/lut(1)"names
D

LUT__41186efllogic"*

LUT__41186efl(0)/lut4(0)/lut(1)"names
D

LUT__41185efllogic"*

LUT__41185efl(0)/lut4(0)/lut(1)"names
D

LUT__41184efllogic"*

LUT__41184efl(0)/lut4(0)/lut(1)"names
D

LUT__41182efllogic"*

LUT__41182efl(0)/lut4(0)/lut(1)"names
D

LUT__41181efllogic"*

LUT__41181efl(0)/lut4(0)/lut(1)"names
D

LUT__41180efllogic"*

LUT__41180efl(0)/lut4(0)/lut(1)"names
D

LUT__41178efllogic"*

LUT__41178efl(0)/lut4(0)/lut(1)"names
D

LUT__41177efllogic"*

LUT__41177efl(0)/lut4(0)/lut(1)"names
D

LUT__41176efllogic"*

LUT__41176efl(0)/lut4(0)/lut(1)"names
D

LUT__41174efllogic"*

LUT__41174efl(0)/lut4(0)/lut(1)"names
D

LUT__41173efllogic"*

LUT__41173efl(0)/lut4(0)/lut(1)"names
D

LUT__41172efllogic"*

LUT__41172efl(0)/lut4(0)/lut(1)"names
D

LUT__41171efllogic"*

LUT__41171efl(0)/lut4(0)/lut(1)"names
D

LUT__41170efllogic"*

LUT__41170efl(0)/lut4(0)/lut(1)"names
D

LUT__41169efllogic"*

LUT__41169efl(0)/lut4(0)/lut(1)"names
D

LUT__41168efllogic"*

LUT__41168efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[186]ioinpad"-
DdrCtrl_RDATA_0[186]io(0)/inpad(0)"input
D

LUT__41166efllogic"*

LUT__41166efl(0)/lut4(0)/lut(1)"names
D

LUT__41165efllogic"*

LUT__41165efl(0)/lut4(0)/lut(1)"names
D

LUT__41164efllogic"*

LUT__41164efl(0)/lut4(0)/lut(1)"names
D

LUT__41162efllogic"*

LUT__41162efl(0)/lut4(0)/lut(1)"names
D

LUT__41161efllogic"*

LUT__41161efl(0)/lut4(0)/lut(1)"names
D

LUT__41160efllogic"*

LUT__41160efl(0)/lut4(0)/lut(1)"names
D

LUT__41158efllogic"*

LUT__41158efl(0)/lut4(0)/lut(1)"names
D

LUT__41157efllogic"*

LUT__41157efl(0)/lut4(0)/lut(1)"names
D

LUT__41156efllogic"*

LUT__41156efl(0)/lut4(0)/lut(1)"names
D

LUT__41155efllogic"*

LUT__41155efl(0)/lut4(0)/lut(1)"names
D

LUT__41154efllogic"*

LUT__41154efl(0)/lut4(0)/lut(1)"names
D

LUT__41153efllogic"*

LUT__41153efl(0)/lut4(0)/lut(1)"names
D

LUT__41152efllogic"*

LUT__41152efl(0)/lut4(0)/lut(1)"names
D

LUT__41150efllogic"*

LUT__41150efl(0)/lut4(0)/lut(1)"names
D

LUT__41149efllogic"*

LUT__41149efl(0)/lut4(0)/lut(1)"names
D

LUT__41148efllogic"*

LUT__41148efl(0)/lut4(0)/lut(1)"names
D

LUT__41146efllogic"*

LUT__41146efl(0)/lut4(0)/lut(1)"names
D

LUT__41145efllogic"*

LUT__41145efl(0)/lut4(0)/lut(1)"names
D

LUT__41144efllogic"*

LUT__41144efl(0)/lut4(0)/lut(1)"names
D

LUT__41142efllogic"*

LUT__41142efl(0)/lut4(0)/lut(1)"names
D

LUT__41141efllogic"*

LUT__41141efl(0)/lut4(0)/lut(1)"names
D

LUT__41140efllogic"*

LUT__41140efl(0)/lut4(0)/lut(1)"names
D

LUT__41139efllogic"*

LUT__41139efl(0)/lut4(0)/lut(1)"names
D

LUT__41138efllogic"*

LUT__41138efl(0)/lut4(0)/lut(1)"names
D

LUT__41137efllogic"*

LUT__41137efl(0)/lut4(0)/lut(1)"names
D

LUT__41136efllogic"*

LUT__41136efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[187]ioinpad"-
DdrCtrl_RDATA_0[187]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[117]iooutpad"/
DdrCtrl_WDATA_0[117]io(0)/outpad(1)"output
D

LUT__41134efllogic"*

LUT__41134efl(0)/lut4(0)/lut(1)"names
D

LUT__41133efllogic"*

LUT__41133efl(0)/lut4(0)/lut(1)"names
D

LUT__41132efllogic"*

LUT__41132efl(0)/lut4(0)/lut(1)"names
D

LUT__41130efllogic"*

LUT__41130efl(0)/lut4(0)/lut(1)"names
D

LUT__41129efllogic"*

LUT__41129efl(0)/lut4(0)/lut(1)"names
D

LUT__41128efllogic"*

LUT__41128efl(0)/lut4(0)/lut(1)"names
D

LUT__41126efllogic"*

LUT__41126efl(0)/lut4(0)/lut(1)"names
D

LUT__41125efllogic"*

LUT__41125efl(0)/lut4(0)/lut(1)"names
D

LUT__41124efllogic"*

LUT__41124efl(0)/lut4(0)/lut(1)"names
D

LUT__41123efllogic"*

LUT__41123efl(0)/lut4(0)/lut(1)"names
D

LUT__41122efllogic"*

LUT__41122efl(0)/lut4(0)/lut(1)"names
D

LUT__41121efllogic"*

LUT__41121efl(0)/lut4(0)/lut(1)"names
D

LUT__41120efllogic"*

LUT__41120efl(0)/lut4(0)/lut(1)"names
D

LUT__41118efllogic"*

LUT__41118efl(0)/lut4(0)/lut(1)"names
D

LUT__41117efllogic"*

LUT__41117efl(0)/lut4(0)/lut(1)"names
D

LUT__41116efllogic"*

LUT__41116efl(0)/lut4(0)/lut(1)"names
D

LUT__41114efllogic"*

LUT__41114efl(0)/lut4(0)/lut(1)"names
D

LUT__41113efllogic"*

LUT__41113efl(0)/lut4(0)/lut(1)"names
D

LUT__41112efllogic"*

LUT__41112efl(0)/lut4(0)/lut(1)"names
D

LUT__41110efllogic"*

LUT__41110efl(0)/lut4(0)/lut(1)"names
D

LUT__41109efllogic"*

LUT__41109efl(0)/lut4(0)/lut(1)"names
D

LUT__41108efllogic"*

LUT__41108efl(0)/lut4(0)/lut(1)"names
D

LUT__41107efllogic"*

LUT__41107efl(0)/lut4(0)/lut(1)"names
D

LUT__41106efllogic"*

LUT__41106efl(0)/lut4(0)/lut(1)"names
D

LUT__41105efllogic"*

LUT__41105efl(0)/lut4(0)/lut(1)"names
D

LUT__41104efllogic"*

LUT__41104efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[188]ioinpad"-
DdrCtrl_RDATA_0[188]io(0)/inpad(0)"input
D

LUT__41102efllogic"*

LUT__41102efl(0)/lut4(0)/lut(1)"names
D

LUT__41101efllogic"*

LUT__41101efl(0)/lut4(0)/lut(1)"names
D

LUT__41100efllogic"*

LUT__41100efl(0)/lut4(0)/lut(1)"names
D

LUT__41098efllogic"*

LUT__41098efl(0)/lut4(0)/lut(1)"names
D

LUT__41097efllogic"*

LUT__41097efl(0)/lut4(0)/lut(1)"names
D

LUT__41096efllogic"*

LUT__41096efl(0)/lut4(0)/lut(1)"names
D

LUT__41094efllogic"*

LUT__41094efl(0)/lut4(0)/lut(1)"names
D

LUT__41093efllogic"*

LUT__41093efl(0)/lut4(0)/lut(1)"names
D

LUT__41092efllogic"*

LUT__41092efl(0)/lut4(0)/lut(1)"names
D

LUT__41091efllogic"*

LUT__41091efl(0)/lut4(0)/lut(1)"names
D

LUT__41090efllogic"*

LUT__41090efl(0)/lut4(0)/lut(1)"names
D

LUT__41089efllogic"*

LUT__41089efl(0)/lut4(0)/lut(1)"names
D

LUT__41088efllogic"*

LUT__41088efl(0)/lut4(0)/lut(1)"names
D

LUT__41086efllogic"*

LUT__41086efl(0)/lut4(0)/lut(1)"names
D

LUT__41085efllogic"*

LUT__41085efl(0)/lut4(0)/lut(1)"names
D

LUT__41084efllogic"*

LUT__41084efl(0)/lut4(0)/lut(1)"names
D

LUT__41082efllogic"*

LUT__41082efl(0)/lut4(0)/lut(1)"names
D

LUT__41081efllogic"*

LUT__41081efl(0)/lut4(0)/lut(1)"names
D

LUT__41080efllogic"*

LUT__41080efl(0)/lut4(0)/lut(1)"names
D

LUT__41078efllogic"*

LUT__41078efl(0)/lut4(0)/lut(1)"names
D

LUT__41077efllogic"*

LUT__41077efl(0)/lut4(0)/lut(1)"names
D

LUT__41076efllogic"*

LUT__41076efl(0)/lut4(0)/lut(1)"names
D

LUT__41075efllogic"*

LUT__41075efl(0)/lut4(0)/lut(1)"names
D

LUT__41074efllogic"*

LUT__41074efl(0)/lut4(0)/lut(1)"names
D

LUT__41073efllogic"*

LUT__41073efl(0)/lut4(0)/lut(1)"names
D

LUT__41072efllogic"*

LUT__41072efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[189]ioinpad"-
DdrCtrl_RDATA_0[189]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[118]iooutpad"/
DdrCtrl_WDATA_0[118]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[228]iooutpad"/
DdrCtrl_WDATA_0[228]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[1]iooutpad"-
DdrCtrl_AADDR_0[1]io(0)/outpad(1)"output
D

LUT__41070efllogic"*

LUT__41070efl(0)/lut4(0)/lut(1)"names
D

LUT__41069efllogic"*

LUT__41069efl(0)/lut4(0)/lut(1)"names
D

LUT__41068efllogic"*

LUT__41068efl(0)/lut4(0)/lut(1)"names
D

LUT__41066efllogic"*

LUT__41066efl(0)/lut4(0)/lut(1)"names
D

LUT__41065efllogic"*

LUT__41065efl(0)/lut4(0)/lut(1)"names
D

LUT__41064efllogic"*

LUT__41064efl(0)/lut4(0)/lut(1)"names
D

LUT__41062efllogic"*

LUT__41062efl(0)/lut4(0)/lut(1)"names
D

LUT__41061efllogic"*

LUT__41061efl(0)/lut4(0)/lut(1)"names
D

LUT__41060efllogic"*

LUT__41060efl(0)/lut4(0)/lut(1)"names
D

LUT__41059efllogic"*

LUT__41059efl(0)/lut4(0)/lut(1)"names
D

LUT__41058efllogic"*

LUT__41058efl(0)/lut4(0)/lut(1)"names
D

LUT__41057efllogic"*

LUT__41057efl(0)/lut4(0)/lut(1)"names
D

LUT__41056efllogic"*

LUT__41056efl(0)/lut4(0)/lut(1)"names
D

LUT__41054efllogic"*

LUT__41054efl(0)/lut4(0)/lut(1)"names
D

LUT__41052efllogic"*

LUT__41052efl(0)/lut4(0)/lut(1)"names
D

LUT__41050efllogic"*

LUT__41050efl(0)/lut4(0)/lut(1)"names
D

LUT__41049efllogic"*

LUT__41049efl(0)/lut4(0)/lut(1)"names
D

LUT__41046efllogic"*

LUT__41046efl(0)/lut4(0)/lut(1)"names
D

LUT__41045efllogic"*

LUT__41045efl(0)/lut4(0)/lut(1)"names
D

LUT__41044efllogic"*

LUT__41044efl(0)/lut4(0)/lut(1)"names
D

LUT__41043efllogic"*

LUT__41043efl(0)/lut4(0)/lut(1)"names
D

LUT__41042efllogic"*

LUT__41042efl(0)/lut4(0)/lut(1)"names
D

LUT__41041efllogic"*

LUT__41041efl(0)/lut4(0)/lut(1)"names
D

LUT__41040efllogic"*

LUT__41040efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[190]ioinpad"-
DdrCtrl_RDATA_0[190]io(0)/inpad(0)"input
D

LUT__41038efllogic"*

LUT__41038efl(0)/lut4(0)/lut(1)"names
D

LUT__41037efllogic"*

LUT__41037efl(0)/lut4(0)/lut(1)"names
D

LUT__41036efllogic"*

LUT__41036efl(0)/lut4(0)/lut(1)"names
D

LUT__41034efllogic"*

LUT__41034efl(0)/lut4(0)/lut(1)"names
D

LUT__41033efllogic"*

LUT__41033efl(0)/lut4(0)/lut(1)"names
D

LUT__41032efllogic"*

LUT__41032efl(0)/lut4(0)/lut(1)"names
D

LUT__41030efllogic"*

LUT__41030efl(0)/lut4(0)/lut(1)"names
D

LUT__41029efllogic"*

LUT__41029efl(0)/lut4(0)/lut(1)"names
D

LUT__41028efllogic"*

LUT__41028efl(0)/lut4(0)/lut(1)"names
D

LUT__41027efllogic"*

LUT__41027efl(0)/lut4(0)/lut(1)"names
D

LUT__41026efllogic"*

LUT__41026efl(0)/lut4(0)/lut(1)"names
D

LUT__41025efllogic"*

LUT__41025efl(0)/lut4(0)/lut(1)"names
D

LUT__41024efllogic"*

LUT__41024efl(0)/lut4(0)/lut(1)"names
D

LUT__41022efllogic"*

LUT__41022efl(0)/lut4(0)/lut(1)"names
D

LUT__41021efllogic"*

LUT__41021efl(0)/lut4(0)/lut(1)"names
D

LUT__41020efllogic"*

LUT__41020efl(0)/lut4(0)/lut(1)"names
D

LUT__41018efllogic"*

LUT__41018efl(0)/lut4(0)/lut(1)"names
D

LUT__41017efllogic"*

LUT__41017efl(0)/lut4(0)/lut(1)"names
D

LUT__41016efllogic"*

LUT__41016efl(0)/lut4(0)/lut(1)"names
D

LUT__41014efllogic"*

LUT__41014efl(0)/lut4(0)/lut(1)"names
D

LUT__41013efllogic"*

LUT__41013efl(0)/lut4(0)/lut(1)"names
D

LUT__41012efllogic"*

LUT__41012efl(0)/lut4(0)/lut(1)"names
D

LUT__41011efllogic"*

LUT__41011efl(0)/lut4(0)/lut(1)"names
D

LUT__41010efllogic"*

LUT__41010efl(0)/lut4(0)/lut(1)"names
D

LUT__41009efllogic"*

LUT__41009efl(0)/lut4(0)/lut(1)"names
D

LUT__41008efllogic"*

LUT__41008efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[191]ioinpad"-
DdrCtrl_RDATA_0[191]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[119]iooutpad"/
DdrCtrl_WDATA_0[119]io(0)/outpad(1)"output
D

LUT__41006efllogic"*

LUT__41006efl(0)/lut4(0)/lut(1)"names
D

LUT__41005efllogic"*

LUT__41005efl(0)/lut4(0)/lut(1)"names
D

LUT__41004efllogic"*

LUT__41004efl(0)/lut4(0)/lut(1)"names
D

LUT__41002efllogic"*

LUT__41002efl(0)/lut4(0)/lut(1)"names
D

LUT__41001efllogic"*

LUT__41001efl(0)/lut4(0)/lut(1)"names
D

LUT__41000efllogic"*

LUT__41000efl(0)/lut4(0)/lut(1)"names
D

LUT__40998efllogic"*

LUT__40998efl(0)/lut4(0)/lut(1)"names
D

LUT__40997efllogic"*

LUT__40997efl(0)/lut4(0)/lut(1)"names
D

LUT__40994efllogic"*

LUT__40994efl(0)/lut4(0)/lut(1)"names
D

LUT__40993efllogic"*

LUT__40993efl(0)/lut4(0)/lut(1)"names
D

LUT__40992efllogic"*

LUT__40992efl(0)/lut4(0)/lut(1)"names
D

LUT__40990efllogic"*

LUT__40990efl(0)/lut4(0)/lut(1)"names
D

LUT__40989efllogic"*

LUT__40989efl(0)/lut4(0)/lut(1)"names
D

LUT__40988efllogic"*

LUT__40988efl(0)/lut4(0)/lut(1)"names
D

LUT__40986efllogic"*

LUT__40986efl(0)/lut4(0)/lut(1)"names
D

LUT__40985efllogic"*

LUT__40985efl(0)/lut4(0)/lut(1)"names
D

LUT__40984efllogic"*

LUT__40984efl(0)/lut4(0)/lut(1)"names
D

LUT__40980efllogic"*

LUT__40980efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[192]ioinpad"-
DdrCtrl_RDATA_0[192]io(0)/inpad(0)"input
P
DdrCtrl_RDATA_0[193]ioinpad"-
DdrCtrl_RDATA_0[193]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[120]iooutpad"/
DdrCtrl_WDATA_0[120]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[229]iooutpad"/
DdrCtrl_WDATA_0[229]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[194]ioinpad"-
DdrCtrl_RDATA_0[194]io(0)/inpad(0)"input
P
DdrCtrl_RDATA_0[195]ioinpad"-
DdrCtrl_RDATA_0[195]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[121]iooutpad"/
DdrCtrl_WDATA_0[121]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[196]ioinpad"-
DdrCtrl_RDATA_0[196]io(0)/inpad(0)"input
P
DdrCtrl_RDATA_0[197]ioinpad"-
DdrCtrl_RDATA_0[197]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[122]iooutpad"/
DdrCtrl_WDATA_0[122]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[230]iooutpad"/
DdrCtrl_WDATA_0[230]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[2]iooutpad"-
DdrCtrl_AADDR_0[2]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[29]iooutpad".
DdrCtrl_AADDR_0[29]io(0)/outpad(1)"output
D

LUT__40794efllogic"*

LUT__40794efl(0)/lut4(0)/lut(1)"names
D

LUT__40793efllogic"*

LUT__40793efl(0)/lut4(0)/lut(1)"names
D

LUT__40792efllogic"*

LUT__40792efl(0)/lut4(0)/lut(1)"names
D

LUT__40790efllogic"*

LUT__40790efl(0)/lut4(0)/lut(1)"names
D

LUT__40789efllogic"*

LUT__40789efl(0)/lut4(0)/lut(1)"names
D

LUT__40788efllogic"*

LUT__40788efl(0)/lut4(0)/lut(1)"names
D

LUT__40787efllogic"*

LUT__40787efl(0)/lut4(0)/lut(1)"names
D

LUT__40786efllogic"*

LUT__40786efl(0)/lut4(0)/lut(1)"names
D

LUT__40785efllogic"*

LUT__40785efl(0)/lut4(0)/lut(1)"names
D

LUT__40784efllogic"*

LUT__40784efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[198]ioinpad"-
DdrCtrl_RDATA_0[198]io(0)/inpad(0)"input
D

LUT__40782efllogic"*

LUT__40782efl(0)/lut4(0)/lut(1)"names
D

LUT__40781efllogic"*

LUT__40781efl(0)/lut4(0)/lut(1)"names
D

LUT__40780efllogic"*

LUT__40780efl(0)/lut4(0)/lut(1)"names
D

LUT__40752efllogic"*

LUT__40752efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[199]ioinpad"-
DdrCtrl_RDATA_0[199]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[123]iooutpad"/
DdrCtrl_WDATA_0[123]io(0)/outpad(1)"output
D

LUT__40750efllogic"*

LUT__40750efl(0)/lut4(0)/lut(1)"names
D

LUT__40749efllogic"*

LUT__40749efl(0)/lut4(0)/lut(1)"names
D

LUT__40748efllogic"*

LUT__40748efl(0)/lut4(0)/lut(1)"names
D

LUT__40746efllogic"*

LUT__40746efl(0)/lut4(0)/lut(1)"names
D

LUT__40745efllogic"*

LUT__40745efl(0)/lut4(0)/lut(1)"names
D

LUT__40744efllogic"*

LUT__40744efl(0)/lut4(0)/lut(1)"names
D

LUT__40742efllogic"*

LUT__40742efl(0)/lut4(0)/lut(1)"names
D

LUT__40741efllogic"*

LUT__40741efl(0)/lut4(0)/lut(1)"names
D

LUT__40740efllogic"*

LUT__40740efl(0)/lut4(0)/lut(1)"names
D

LUT__40739efllogic"*

LUT__40739efl(0)/lut4(0)/lut(1)"names
D

LUT__40738efllogic"*

LUT__40738efl(0)/lut4(0)/lut(1)"names
D

LUT__40737efllogic"*

LUT__40737efl(0)/lut4(0)/lut(1)"names
D

LUT__39266efllogic"*

LUT__39266efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[200]ioinpad"-
DdrCtrl_RDATA_0[200]io(0)/inpad(0)"input
6
GNDefllogic"#
GNDefl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[201]ioinpad"-
DdrCtrl_RDATA_0[201]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[124]iooutpad"/
DdrCtrl_WDATA_0[124]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[231]iooutpad"/
DdrCtrl_WDATA_0[231]io(0)/outpad(1)"output
7
LED[0]iooutpad"!
LED[0]io(0)/outpad(1)"output
7
LED[1]iooutpad"!
LED[1]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[202]ioinpad"-
DdrCtrl_RDATA_0[202]io(0)/inpad(0)"input
7
LED[2]iooutpad"!
LED[2]io(0)/outpad(1)"output
7
LED[3]iooutpad"!
LED[3]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[203]ioinpad"-
DdrCtrl_RDATA_0[203]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[125]iooutpad"/
DdrCtrl_WDATA_0[125]io(0)/outpad(1)"output
7
LED[4]iooutpad"!
LED[4]io(0)/outpad(1)"output
7
LED[5]iooutpad"!
LED[5]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[204]ioinpad"-
DdrCtrl_RDATA_0[204]io(0)/inpad(0)"input
D

LUT__40577efllogic"*

LUT__40577efl(0)/lut4(0)/lut(1)"names
D

LUT__40576efllogic"*

LUT__40576efl(0)/lut4(0)/lut(1)"names
7
LED[6]iooutpad"!
LED[6]io(0)/outpad(1)"output
D

LUT__40574efllogic"*

LUT__40574efl(0)/lut4(0)/lut(1)"names
D

LUT__40573efllogic"*

LUT__40573efl(0)/lut4(0)/lut(1)"names
D

LUT__40572efllogic"*

LUT__40572efl(0)/lut4(0)/lut(1)"names
D

LUT__40570efllogic"*

LUT__40570efl(0)/lut4(0)/lut(1)"names
D

LUT__40569efllogic"*

LUT__40569efl(0)/lut4(0)/lut(1)"names
D

LUT__40568efllogic"*

LUT__40568efl(0)/lut4(0)/lut(1)"names
D

LUT__40565efllogic"*

LUT__40565efl(0)/lut4(0)/lut(1)"names
D

LUT__40562efllogic"*

LUT__40562efl(0)/lut4(0)/lut(1)"names
D

LUT__40561efllogic"*

LUT__40561efl(0)/lut4(0)/lut(1)"names
D

LUT__40560efllogic"*

LUT__40560efl(0)/lut4(0)/lut(1)"names
7
LED[7]iooutpad"!
LED[7]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[205]ioinpad"-
DdrCtrl_RDATA_0[205]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[126]iooutpad"/
DdrCtrl_WDATA_0[126]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[232]iooutpad"/
DdrCtrl_WDATA_0[232]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[3]iooutpad"-
DdrCtrl_AADDR_0[3]io(0)/outpad(1)"output
D

LUT__40558efllogic"*

LUT__40558efl(0)/lut4(0)/lut(1)"names
D

LUT__40557efllogic"*

LUT__40557efl(0)/lut4(0)/lut(1)"names
D

LUT__40556efllogic"*

LUT__40556efl(0)/lut4(0)/lut(1)"names
D

LUT__40554efllogic"*

LUT__40554efl(0)/lut4(0)/lut(1)"names
D

LUT__40553efllogic"*

LUT__40553efl(0)/lut4(0)/lut(1)"names
D

LUT__40552efllogic"*

LUT__40552efl(0)/lut4(0)/lut(1)"names
D

LUT__40549efllogic"*

LUT__40549efl(0)/lut4(0)/lut(1)"names
D

LUT__40546efllogic"*

LUT__40546efl(0)/lut4(0)/lut(1)"names
D

LUT__40544efllogic"*

LUT__40544efl(0)/lut4(0)/lut(1)"names
K
DdrCtrl_BREADY_1iooutpad"+
DdrCtrl_BREADY_1io(0)/outpad(1)"output
D

LUT__40542efllogic"*

LUT__40542efl(0)/lut4(0)/lut(1)"names
D

LUT__40541efllogic"*

LUT__40541efl(0)/lut4(0)/lut(1)"names
D

LUT__40540efllogic"*

LUT__40540efl(0)/lut4(0)/lut(1)"names
D

LUT__40536efllogic"*

LUT__40536efl(0)/lut4(0)/lut(1)"names
D

LUT__40534efllogic"*

LUT__40534efl(0)/lut4(0)/lut(1)"names
D

LUT__40533efllogic"*

LUT__40533efl(0)/lut4(0)/lut(1)"names
D

LUT__40532efllogic"*

LUT__40532efl(0)/lut4(0)/lut(1)"names
D

LUT__40530efllogic"*

LUT__40530efl(0)/lut4(0)/lut(1)"names
D

LUT__40529efllogic"*

LUT__40529efl(0)/lut4(0)/lut(1)"names
D

LUT__40528efllogic"*

LUT__40528efl(0)/lut4(0)/lut(1)"names
K
DdrCtrl_RREADY_1iooutpad"+
DdrCtrl_RREADY_1io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[206]ioinpad"-
DdrCtrl_RDATA_0[206]io(0)/inpad(0)"input
D

LUT__40526efllogic"*

LUT__40526efl(0)/lut4(0)/lut(1)"names
D

LUT__40524efllogic"*

LUT__40524efl(0)/lut4(0)/lut(1)"names
D

LUT__40521efllogic"*

LUT__40521efl(0)/lut4(0)/lut(1)"names
D

LUT__40520efllogic"*

LUT__40520efl(0)/lut4(0)/lut(1)"names
D

LUT__40518efllogic"*

LUT__40518efl(0)/lut4(0)/lut(1)"names
D

LUT__40517efllogic"*

LUT__40517efl(0)/lut4(0)/lut(1)"names
D

LUT__40516efllogic"*

LUT__40516efl(0)/lut4(0)/lut(1)"names
D

LUT__40514efllogic"*

LUT__40514efl(0)/lut4(0)/lut(1)"names
D

LUT__40513efllogic"*

LUT__40513efl(0)/lut4(0)/lut(1)"names
D

LUT__40512efllogic"*

LUT__40512efl(0)/lut4(0)/lut(1)"names
K
DdrCtrl_WVALID_1iooutpad"+
DdrCtrl_WVALID_1io(0)/outpad(1)"output
D

LUT__40508efllogic"*

LUT__40508efl(0)/lut4(0)/lut(1)"names
D

LUT__40506efllogic"*

LUT__40506efl(0)/lut4(0)/lut(1)"names
D

LUT__40504efllogic"*

LUT__40504efl(0)/lut4(0)/lut(1)"names
D

LUT__40502efllogic"*

LUT__40502efl(0)/lut4(0)/lut(1)"names
D

LUT__40501efllogic"*

LUT__40501efl(0)/lut4(0)/lut(1)"names
D

LUT__40500efllogic"*

LUT__40500efl(0)/lut4(0)/lut(1)"names
D

LUT__40498efllogic"*

LUT__40498efl(0)/lut4(0)/lut(1)"names
D

LUT__40497efllogic"*

LUT__40497efl(0)/lut4(0)/lut(1)"names
D

LUT__40496efllogic"*

LUT__40496efl(0)/lut4(0)/lut(1)"names
I
DdrCtrl_WLAST_1iooutpad"*
DdrCtrl_WLAST_1io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[207]ioinpad"-
DdrCtrl_RDATA_0[207]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[127]iooutpad"/
DdrCtrl_WDATA_0[127]io(0)/outpad(1)"output
D

LUT__40494efllogic"*

LUT__40494efl(0)/lut4(0)/lut(1)"names
D

LUT__40493efllogic"*

LUT__40493efl(0)/lut4(0)/lut(1)"names
D

LUT__40486efllogic"*

LUT__40486efl(0)/lut4(0)/lut(1)"names
D

LUT__40485efllogic"*

LUT__40485efl(0)/lut4(0)/lut(1)"names
D

LUT__40484efllogic"*

LUT__40484efl(0)/lut4(0)/lut(1)"names
D

LUT__40482efllogic"*

LUT__40482efl(0)/lut4(0)/lut(1)"names
D

LUT__40481efllogic"*

LUT__40481efl(0)/lut4(0)/lut(1)"names
D

LUT__40480efllogic"*

LUT__40480efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[0]iooutpad"-
DdrCtrl_WSTRB_1[0]io(0)/outpad(1)"output
D

LUT__40478efllogic"*

LUT__40478efl(0)/lut4(0)/lut(1)"names
D

LUT__40477efllogic"*

LUT__40477efl(0)/lut4(0)/lut(1)"names
D

LUT__40476efllogic"*

LUT__40476efl(0)/lut4(0)/lut(1)"names
D

LUT__40474efllogic"*

LUT__40474efl(0)/lut4(0)/lut(1)"names
D

LUT__40473efllogic"*

LUT__40473efl(0)/lut4(0)/lut(1)"names
D

LUT__40472efllogic"*

LUT__40472efl(0)/lut4(0)/lut(1)"names
D

LUT__40470efllogic"*

LUT__40470efl(0)/lut4(0)/lut(1)"names
D

LUT__40468efllogic"*

LUT__40468efl(0)/lut4(0)/lut(1)"names
D

LUT__40466efllogic"*

LUT__40466efl(0)/lut4(0)/lut(1)"names
D

LUT__40465efllogic"*

LUT__40465efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[1]iooutpad"-
DdrCtrl_WSTRB_1[1]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[208]ioinpad"-
DdrCtrl_RDATA_0[208]io(0)/inpad(0)"input
D

LUT__40462efllogic"*

LUT__40462efl(0)/lut4(0)/lut(1)"names
D

LUT__40461efllogic"*

LUT__40461efl(0)/lut4(0)/lut(1)"names
D

LUT__40460efllogic"*

LUT__40460efl(0)/lut4(0)/lut(1)"names
D

LUT__40458efllogic"*

LUT__40458efl(0)/lut4(0)/lut(1)"names
D

LUT__40457efllogic"*

LUT__40457efl(0)/lut4(0)/lut(1)"names
D

LUT__40456efllogic"*

LUT__40456efl(0)/lut4(0)/lut(1)"names
D

LUT__40454efllogic"*

LUT__40454efl(0)/lut4(0)/lut(1)"names
D

LUT__40453efllogic"*

LUT__40453efl(0)/lut4(0)/lut(1)"names
D

LUT__40452efllogic"*

LUT__40452efl(0)/lut4(0)/lut(1)"names
D

LUT__40449efllogic"*

LUT__40449efl(0)/lut4(0)/lut(1)"names
D

LUT__40448efllogic"*

LUT__40448efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[2]iooutpad"-
DdrCtrl_WSTRB_1[2]io(0)/outpad(1)"output
D

LUT__40440efllogic"*

LUT__40440efl(0)/lut4(0)/lut(1)"names
D

LUT__40438efllogic"*

LUT__40438efl(0)/lut4(0)/lut(1)"names
D

LUT__40437efllogic"*

LUT__40437efl(0)/lut4(0)/lut(1)"names
D

LUT__40436efllogic"*

LUT__40436efl(0)/lut4(0)/lut(1)"names
D

LUT__40434efllogic"*

LUT__40434efl(0)/lut4(0)/lut(1)"names
D

LUT__40433efllogic"*

LUT__40433efl(0)/lut4(0)/lut(1)"names
D

LUT__40432efllogic"*

LUT__40432efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[3]iooutpad"-
DdrCtrl_WSTRB_1[3]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[209]ioinpad"-
DdrCtrl_RDATA_0[209]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[128]iooutpad"/
DdrCtrl_WDATA_0[128]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[233]iooutpad"/
DdrCtrl_WDATA_0[233]io(0)/outpad(1)"output
D

LUT__40429efllogic"*

LUT__40429efl(0)/lut4(0)/lut(1)"names
D

LUT__40428efllogic"*

LUT__40428efl(0)/lut4(0)/lut(1)"names
D

LUT__40424efllogic"*

LUT__40424efl(0)/lut4(0)/lut(1)"names
D

LUT__40422efllogic"*

LUT__40422efl(0)/lut4(0)/lut(1)"names
D

LUT__40420efllogic"*

LUT__40420efl(0)/lut4(0)/lut(1)"names
D

LUT__40418efllogic"*

LUT__40418efl(0)/lut4(0)/lut(1)"names
D

LUT__40417efllogic"*

LUT__40417efl(0)/lut4(0)/lut(1)"names
D

LUT__40416efllogic"*

LUT__40416efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[4]iooutpad"-
DdrCtrl_WSTRB_1[4]io(0)/outpad(1)"output
D

LUT__40414efllogic"*

LUT__40414efl(0)/lut4(0)/lut(1)"names
D

LUT__40413efllogic"*

LUT__40413efl(0)/lut4(0)/lut(1)"names
D

LUT__40412efllogic"*

LUT__40412efl(0)/lut4(0)/lut(1)"names
D

LUT__40410efllogic"*

LUT__40410efl(0)/lut4(0)/lut(1)"names
D

LUT__40409efllogic"*

LUT__40409efl(0)/lut4(0)/lut(1)"names
D

LUT__40408efllogic"*

LUT__40408efl(0)/lut4(0)/lut(1)"names
D

LUT__40406efllogic"*

LUT__40406efl(0)/lut4(0)/lut(1)"names
D

LUT__40405efllogic"*

LUT__40405efl(0)/lut4(0)/lut(1)"names
D

LUT__40404efllogic"*

LUT__40404efl(0)/lut4(0)/lut(1)"names
D

LUT__40402efllogic"*

LUT__40402efl(0)/lut4(0)/lut(1)"names
D

LUT__40401efllogic"*

LUT__40401efl(0)/lut4(0)/lut(1)"names
D

LUT__40400efllogic"*

LUT__40400efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[5]iooutpad"-
DdrCtrl_WSTRB_1[5]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[210]ioinpad"-
DdrCtrl_RDATA_0[210]io(0)/inpad(0)"input
D

LUT__40397efllogic"*

LUT__40397efl(0)/lut4(0)/lut(1)"names
D

LUT__40396efllogic"*

LUT__40396efl(0)/lut4(0)/lut(1)"names
D

LUT__40394efllogic"*

LUT__40394efl(0)/lut4(0)/lut(1)"names
D

LUT__40393efllogic"*

LUT__40393efl(0)/lut4(0)/lut(1)"names
D

LUT__40392efllogic"*

LUT__40392efl(0)/lut4(0)/lut(1)"names
D

LUT__40390efllogic"*

LUT__40390efl(0)/lut4(0)/lut(1)"names
D

LUT__40389efllogic"*

LUT__40389efl(0)/lut4(0)/lut(1)"names
D

LUT__40388efllogic"*

LUT__40388efl(0)/lut4(0)/lut(1)"names
D

LUT__40386efllogic"*

LUT__40386efl(0)/lut4(0)/lut(1)"names
D

LUT__40385efllogic"*

LUT__40385efl(0)/lut4(0)/lut(1)"names
D

LUT__40384efllogic"*

LUT__40384efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[6]iooutpad"-
DdrCtrl_WSTRB_1[6]io(0)/outpad(1)"output
D

LUT__40382efllogic"*

LUT__40382efl(0)/lut4(0)/lut(1)"names
D

LUT__40381efllogic"*

LUT__40381efl(0)/lut4(0)/lut(1)"names
D

LUT__40380efllogic"*

LUT__40380efl(0)/lut4(0)/lut(1)"names
D

LUT__40378efllogic"*

LUT__40378efl(0)/lut4(0)/lut(1)"names
D

LUT__40377efllogic"*

LUT__40377efl(0)/lut4(0)/lut(1)"names
D

LUT__40376efllogic"*

LUT__40376efl(0)/lut4(0)/lut(1)"names
D

LUT__40374efllogic"*

LUT__40374efl(0)/lut4(0)/lut(1)"names
D

LUT__40373efllogic"*

LUT__40373efl(0)/lut4(0)/lut(1)"names
D

LUT__40372efllogic"*

LUT__40372efl(0)/lut4(0)/lut(1)"names
D

LUT__40370efllogic"*

LUT__40370efl(0)/lut4(0)/lut(1)"names
D

LUT__40369efllogic"*

LUT__40369efl(0)/lut4(0)/lut(1)"names
D

LUT__40368efllogic"*

LUT__40368efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[7]iooutpad"-
DdrCtrl_WSTRB_1[7]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[211]ioinpad"-
DdrCtrl_RDATA_0[211]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[129]iooutpad"/
DdrCtrl_WDATA_0[129]io(0)/outpad(1)"output
D

LUT__40366efllogic"*

LUT__40366efl(0)/lut4(0)/lut(1)"names
D

LUT__40365efllogic"*

LUT__40365efl(0)/lut4(0)/lut(1)"names
D

LUT__40364efllogic"*

LUT__40364efl(0)/lut4(0)/lut(1)"names
D

LUT__40362efllogic"*

LUT__40362efl(0)/lut4(0)/lut(1)"names
D

LUT__40361efllogic"*

LUT__40361efl(0)/lut4(0)/lut(1)"names
D

LUT__40360efllogic"*

LUT__40360efl(0)/lut4(0)/lut(1)"names
D

LUT__40358efllogic"*

LUT__40358efl(0)/lut4(0)/lut(1)"names
D

LUT__40357efllogic"*

LUT__40357efl(0)/lut4(0)/lut(1)"names
D

LUT__40356efllogic"*

LUT__40356efl(0)/lut4(0)/lut(1)"names
D

LUT__40354efllogic"*

LUT__40354efl(0)/lut4(0)/lut(1)"names
D

LUT__40353efllogic"*

LUT__40353efl(0)/lut4(0)/lut(1)"names
D

LUT__40352efllogic"*

LUT__40352efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[8]iooutpad"-
DdrCtrl_WSTRB_1[8]io(0)/outpad(1)"output
D

LUT__40350efllogic"*

LUT__40350efl(0)/lut4(0)/lut(1)"names
D

LUT__40349efllogic"*

LUT__40349efl(0)/lut4(0)/lut(1)"names
D

LUT__40348efllogic"*

LUT__40348efl(0)/lut4(0)/lut(1)"names
D

LUT__40346efllogic"*

LUT__40346efl(0)/lut4(0)/lut(1)"names
D

LUT__40345efllogic"*

LUT__40345efl(0)/lut4(0)/lut(1)"names
D

LUT__40344efllogic"*

LUT__40344efl(0)/lut4(0)/lut(1)"names
D

LUT__40342efllogic"*

LUT__40342efl(0)/lut4(0)/lut(1)"names
D

LUT__40341efllogic"*

LUT__40341efl(0)/lut4(0)/lut(1)"names
D

LUT__40340efllogic"*

LUT__40340efl(0)/lut4(0)/lut(1)"names
D

LUT__40338efllogic"*

LUT__40338efl(0)/lut4(0)/lut(1)"names
D

LUT__40337efllogic"*

LUT__40337efl(0)/lut4(0)/lut(1)"names
D

LUT__40336efllogic"*

LUT__40336efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WSTRB_1[9]iooutpad"-
DdrCtrl_WSTRB_1[9]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[212]ioinpad"-
DdrCtrl_RDATA_0[212]io(0)/inpad(0)"input
D

LUT__40334efllogic"*

LUT__40334efl(0)/lut4(0)/lut(1)"names
D

LUT__40333efllogic"*

LUT__40333efl(0)/lut4(0)/lut(1)"names
D

LUT__40332efllogic"*

LUT__40332efl(0)/lut4(0)/lut(1)"names
D

LUT__40330efllogic"*

LUT__40330efl(0)/lut4(0)/lut(1)"names
D

LUT__40329efllogic"*

LUT__40329efl(0)/lut4(0)/lut(1)"names
D

LUT__40328efllogic"*

LUT__40328efl(0)/lut4(0)/lut(1)"names
D

LUT__40326efllogic"*

LUT__40326efl(0)/lut4(0)/lut(1)"names
D

LUT__40325efllogic"*

LUT__40325efl(0)/lut4(0)/lut(1)"names
D

LUT__40324efllogic"*

LUT__40324efl(0)/lut4(0)/lut(1)"names
D

LUT__40322efllogic"*

LUT__40322efl(0)/lut4(0)/lut(1)"names
D

LUT__40321efllogic"*

LUT__40321efl(0)/lut4(0)/lut(1)"names
D

LUT__40320efllogic"*

LUT__40320efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WSTRB_1[10]iooutpad".
DdrCtrl_WSTRB_1[10]io(0)/outpad(1)"output
D

LUT__40318efllogic"*

LUT__40318efl(0)/lut4(0)/lut(1)"names
D

LUT__40317efllogic"*

LUT__40317efl(0)/lut4(0)/lut(1)"names
D

LUT__40316efllogic"*

LUT__40316efl(0)/lut4(0)/lut(1)"names
D

LUT__40314efllogic"*

LUT__40314efl(0)/lut4(0)/lut(1)"names
D

LUT__40313efllogic"*

LUT__40313efl(0)/lut4(0)/lut(1)"names
D

LUT__40312efllogic"*

LUT__40312efl(0)/lut4(0)/lut(1)"names
D

LUT__40310efllogic"*

LUT__40310efl(0)/lut4(0)/lut(1)"names
D

LUT__40309efllogic"*

LUT__40309efl(0)/lut4(0)/lut(1)"names
D

LUT__40308efllogic"*

LUT__40308efl(0)/lut4(0)/lut(1)"names
D

LUT__40306efllogic"*

LUT__40306efl(0)/lut4(0)/lut(1)"names
D

LUT__40305efllogic"*

LUT__40305efl(0)/lut4(0)/lut(1)"names
D

LUT__40304efllogic"*

LUT__40304efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WSTRB_1[11]iooutpad".
DdrCtrl_WSTRB_1[11]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[213]ioinpad"-
DdrCtrl_RDATA_0[213]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[130]iooutpad"/
DdrCtrl_WDATA_0[130]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[234]iooutpad"/
DdrCtrl_WDATA_0[234]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[4]iooutpad"-
DdrCtrl_AADDR_0[4]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[30]iooutpad".
DdrCtrl_AADDR_0[30]io(0)/outpad(1)"output
@
PllLocked[0]ioinpad"%
PllLocked[0]io(0)/inpad(0)"input
D

LUT__40302efllogic"*

LUT__40302efl(0)/lut4(0)/lut(1)"names
D

LUT__40301efllogic"*

LUT__40301efl(0)/lut4(0)/lut(1)"names
D

LUT__40300efllogic"*

LUT__40300efl(0)/lut4(0)/lut(1)"names
D

LUT__40298efllogic"*

LUT__40298efl(0)/lut4(0)/lut(1)"names
D

LUT__40297efllogic"*

LUT__40297efl(0)/lut4(0)/lut(1)"names
D

LUT__40296efllogic"*

LUT__40296efl(0)/lut4(0)/lut(1)"names
D

LUT__40294efllogic"*

LUT__40294efl(0)/lut4(0)/lut(1)"names
D

LUT__40293efllogic"*

LUT__40293efl(0)/lut4(0)/lut(1)"names
D

LUT__40292efllogic"*

LUT__40292efl(0)/lut4(0)/lut(1)"names
D

LUT__40290efllogic"*

LUT__40290efl(0)/lut4(0)/lut(1)"names
D

LUT__40289efllogic"*

LUT__40289efl(0)/lut4(0)/lut(1)"names
D

LUT__40288efllogic"*

LUT__40288efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WSTRB_1[12]iooutpad".
DdrCtrl_WSTRB_1[12]io(0)/outpad(1)"output
D

LUT__40286efllogic"*

LUT__40286efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WSTRB_1[13]iooutpad".
DdrCtrl_WSTRB_1[13]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[214]ioinpad"-
DdrCtrl_RDATA_0[214]io(0)/inpad(0)"input
D

LUT__40258efllogic"*

LUT__40258efl(0)/lut4(0)/lut(1)"names
D

LUT__40257efllogic"*

LUT__40257efl(0)/lut4(0)/lut(1)"names
D

LUT__40256efllogic"*

LUT__40256efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WSTRB_1[14]iooutpad".
DdrCtrl_WSTRB_1[14]io(0)/outpad(1)"output
D

LUT__40254efllogic"*

LUT__40254efl(0)/lut4(0)/lut(1)"names
D

LUT__40253efllogic"*

LUT__40253efl(0)/lut4(0)/lut(1)"names
D

LUT__40252efllogic"*

LUT__40252efl(0)/lut4(0)/lut(1)"names
D

LUT__40250efllogic"*

LUT__40250efl(0)/lut4(0)/lut(1)"names
D

LUT__40249efllogic"*

LUT__40249efl(0)/lut4(0)/lut(1)"names
D

LUT__40248efllogic"*

LUT__40248efl(0)/lut4(0)/lut(1)"names
D

LUT__40245efllogic"*

LUT__40245efl(0)/lut4(0)/lut(1)"names
D

LUT__40244efllogic"*

LUT__40244efl(0)/lut4(0)/lut(1)"names
D

LUT__40242efllogic"*

LUT__40242efl(0)/lut4(0)/lut(1)"names
D

LUT__40241efllogic"*

LUT__40241efl(0)/lut4(0)/lut(1)"names
D

LUT__40240efllogic"*

LUT__40240efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WSTRB_1[15]iooutpad".
DdrCtrl_WSTRB_1[15]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[215]ioinpad"-
DdrCtrl_RDATA_0[215]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[131]iooutpad"/
DdrCtrl_WDATA_0[131]io(0)/outpad(1)"output
D

LUT__40238efllogic"*

LUT__40238efl(0)/lut4(0)/lut(1)"names
D

LUT__40237efllogic"*

LUT__40237efl(0)/lut4(0)/lut(1)"names
D

LUT__40236efllogic"*

LUT__40236efl(0)/lut4(0)/lut(1)"names
D

LUT__40234efllogic"*

LUT__40234efl(0)/lut4(0)/lut(1)"names
D

LUT__40233efllogic"*

LUT__40233efl(0)/lut4(0)/lut(1)"names
D

LUT__40232efllogic"*

LUT__40232efl(0)/lut4(0)/lut(1)"names
D

LUT__40230efllogic"*

LUT__40230efl(0)/lut4(0)/lut(1)"names
D

LUT__40229efllogic"*

LUT__40229efl(0)/lut4(0)/lut(1)"names
D

LUT__40228efllogic"*

LUT__40228efl(0)/lut4(0)/lut(1)"names
D

LUT__40226efllogic"*

LUT__40226efl(0)/lut4(0)/lut(1)"names
D

LUT__40224efllogic"*

LUT__40224efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WDATA_1[0]iooutpad"-
DdrCtrl_WDATA_1[0]io(0)/outpad(1)"output
D

LUT__40222efllogic"*

LUT__40222efl(0)/lut4(0)/lut(1)"names
D

LUT__40221efllogic"*

LUT__40221efl(0)/lut4(0)/lut(1)"names
D

LUT__40220efllogic"*

LUT__40220efl(0)/lut4(0)/lut(1)"names
D

LUT__40218efllogic"*

LUT__40218efl(0)/lut4(0)/lut(1)"names
D

LUT__40217efllogic"*

LUT__40217efl(0)/lut4(0)/lut(1)"names
D

LUT__40216efllogic"*

LUT__40216efl(0)/lut4(0)/lut(1)"names
D

LUT__40214efllogic"*

LUT__40214efl(0)/lut4(0)/lut(1)"names
D

LUT__40213efllogic"*

LUT__40213efl(0)/lut4(0)/lut(1)"names
D

LUT__40212efllogic"*

LUT__40212efl(0)/lut4(0)/lut(1)"names
D

LUT__40210efllogic"*

LUT__40210efl(0)/lut4(0)/lut(1)"names
D

LUT__40209efllogic"*

LUT__40209efl(0)/lut4(0)/lut(1)"names
D

LUT__40208efllogic"*

LUT__40208efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WDATA_1[1]iooutpad"-
DdrCtrl_WDATA_1[1]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[216]ioinpad"-
DdrCtrl_RDATA_0[216]io(0)/inpad(0)"input
D

LUT__40206efllogic"*

LUT__40206efl(0)/lut4(0)/lut(1)"names
D

LUT__40205efllogic"*

LUT__40205efl(0)/lut4(0)/lut(1)"names
D

LUT__40204efllogic"*

LUT__40204efl(0)/lut4(0)/lut(1)"names
D

LUT__40202efllogic"*

LUT__40202efl(0)/lut4(0)/lut(1)"names
D

LUT__40198efllogic"*

LUT__40198efl(0)/lut4(0)/lut(1)"names
D

LUT__40197efllogic"*

LUT__40197efl(0)/lut4(0)/lut(1)"names
D

LUT__40196efllogic"*

LUT__40196efl(0)/lut4(0)/lut(1)"names
D

LUT__40194efllogic"*

LUT__40194efl(0)/lut4(0)/lut(1)"names
D

LUT__40193efllogic"*

LUT__40193efl(0)/lut4(0)/lut(1)"names
D

LUT__40192efllogic"*

LUT__40192efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WDATA_1[2]iooutpad"-
DdrCtrl_WDATA_1[2]io(0)/outpad(1)"output
D

LUT__40190efllogic"*

LUT__40190efl(0)/lut4(0)/lut(1)"names
D

LUT__40189efllogic"*

LUT__40189efl(0)/lut4(0)/lut(1)"names
D

LUT__40188efllogic"*

LUT__40188efl(0)/lut4(0)/lut(1)"names
D

LUT__40186efllogic"*

LUT__40186efl(0)/lut4(0)/lut(1)"names
D

LUT__40185efllogic"*

LUT__40185efl(0)/lut4(0)/lut(1)"names
D

LUT__40184efllogic"*

LUT__40184efl(0)/lut4(0)/lut(1)"names
D

LUT__40182efllogic"*

LUT__40182efl(0)/lut4(0)/lut(1)"names
D

LUT__40181efllogic"*

LUT__40181efl(0)/lut4(0)/lut(1)"names
D

LUT__40180efllogic"*

LUT__40180efl(0)/lut4(0)/lut(1)"names
D

LUT__40178efllogic"*

LUT__40178efl(0)/lut4(0)/lut(1)"names
D

LUT__40177efllogic"*

LUT__40177efl(0)/lut4(0)/lut(1)"names
D

LUT__40176efllogic"*

LUT__40176efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WDATA_1[3]iooutpad"-
DdrCtrl_WDATA_1[3]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[217]ioinpad"-
DdrCtrl_RDATA_0[217]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[132]iooutpad"/
DdrCtrl_WDATA_0[132]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[235]iooutpad"/
DdrCtrl_WDATA_0[235]io(0)/outpad(1)"output
D

LUT__40174efllogic"*

LUT__40174efl(0)/lut4(0)/lut(1)"names
D

LUT__40173efllogic"*

LUT__40173efl(0)/lut4(0)/lut(1)"names
D

LUT__40172efllogic"*

LUT__40172efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WDATA_1[4]iooutpad"-
DdrCtrl_WDATA_1[4]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_1[5]iooutpad"-
DdrCtrl_WDATA_1[5]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[218]ioinpad"-
DdrCtrl_RDATA_0[218]io(0)/inpad(0)"input
D

LUT__40133efllogic"*

LUT__40133efl(0)/lut4(0)/lut(1)"names
D

LUT__40130efllogic"*

LUT__40130efl(0)/lut4(0)/lut(1)"names
D

LUT__40129efllogic"*

LUT__40129efl(0)/lut4(0)/lut(1)"names
D

LUT__40128efllogic"*

LUT__40128efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WDATA_1[6]iooutpad"-
DdrCtrl_WDATA_1[6]io(0)/outpad(1)"output
D

LUT__40125efllogic"*

LUT__40125efl(0)/lut4(0)/lut(1)"names
D

LUT__40124efllogic"*

LUT__40124efl(0)/lut4(0)/lut(1)"names
D

LUT__40122efllogic"*

LUT__40122efl(0)/lut4(0)/lut(1)"names
D

LUT__40121efllogic"*

LUT__40121efl(0)/lut4(0)/lut(1)"names
D

LUT__40120efllogic"*

LUT__40120efl(0)/lut4(0)/lut(1)"names
D

LUT__40117efllogic"*

LUT__40117efl(0)/lut4(0)/lut(1)"names
D

LUT__40116efllogic"*

LUT__40116efl(0)/lut4(0)/lut(1)"names
D

LUT__40113efllogic"*

LUT__40113efl(0)/lut4(0)/lut(1)"names
D

LUT__40112efllogic"*

LUT__40112efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WDATA_1[7]iooutpad"-
DdrCtrl_WDATA_1[7]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[219]ioinpad"-
DdrCtrl_RDATA_0[219]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[133]iooutpad"/
DdrCtrl_WDATA_0[133]io(0)/outpad(1)"output
D

LUT__40108efllogic"*

LUT__40108efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_WDATA_1[8]iooutpad"-
DdrCtrl_WDATA_1[8]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_1[9]iooutpad"-
DdrCtrl_WDATA_1[9]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[220]ioinpad"-
DdrCtrl_RDATA_0[220]io(0)/inpad(0)"input
D

LUT__40072efllogic"*

LUT__40072efl(0)/lut4(0)/lut(1)"names
D

LUT__40070efllogic"*

LUT__40070efl(0)/lut4(0)/lut(1)"names
D

LUT__40068efllogic"*

LUT__40068efl(0)/lut4(0)/lut(1)"names
D

LUT__40066efllogic"*

LUT__40066efl(0)/lut4(0)/lut(1)"names
D

LUT__40064efllogic"*

LUT__40064efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[10]iooutpad".
DdrCtrl_WDATA_1[10]io(0)/outpad(1)"output
D

LUT__40062efllogic"*

LUT__40062efl(0)/lut4(0)/lut(1)"names
D

LUT__40060efllogic"*

LUT__40060efl(0)/lut4(0)/lut(1)"names
D

LUT__40058efllogic"*

LUT__40058efl(0)/lut4(0)/lut(1)"names
D

LUT__40056efllogic"*

LUT__40056efl(0)/lut4(0)/lut(1)"names
D

LUT__40054efllogic"*

LUT__40054efl(0)/lut4(0)/lut(1)"names
D

LUT__40052efllogic"*

LUT__40052efl(0)/lut4(0)/lut(1)"names
D

LUT__40050efllogic"*

LUT__40050efl(0)/lut4(0)/lut(1)"names
D

LUT__40048efllogic"*

LUT__40048efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[11]iooutpad".
DdrCtrl_WDATA_1[11]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[221]ioinpad"-
DdrCtrl_RDATA_0[221]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[134]iooutpad"/
DdrCtrl_WDATA_0[134]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[236]iooutpad"/
DdrCtrl_WDATA_0[236]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[5]iooutpad"-
DdrCtrl_AADDR_0[5]io(0)/outpad(1)"output
D

LUT__40046efllogic"*

LUT__40046efl(0)/lut4(0)/lut(1)"names
D

LUT__40044efllogic"*

LUT__40044efl(0)/lut4(0)/lut(1)"names
D

LUT__40042efllogic"*

LUT__40042efl(0)/lut4(0)/lut(1)"names
D

LUT__40040efllogic"*

LUT__40040efl(0)/lut4(0)/lut(1)"names
D

LUT__40038efllogic"*

LUT__40038efl(0)/lut4(0)/lut(1)"names
D

LUT__40036efllogic"*

LUT__40036efl(0)/lut4(0)/lut(1)"names
D

LUT__40034efllogic"*

LUT__40034efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[12]iooutpad".
DdrCtrl_WDATA_1[12]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[13]iooutpad".
DdrCtrl_WDATA_1[13]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[222]ioinpad"-
DdrCtrl_RDATA_0[222]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_1[14]iooutpad".
DdrCtrl_WDATA_1[14]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[15]iooutpad".
DdrCtrl_WDATA_1[15]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[223]ioinpad"-
DdrCtrl_RDATA_0[223]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[135]iooutpad"/
DdrCtrl_WDATA_0[135]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[16]iooutpad".
DdrCtrl_WDATA_1[16]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[17]iooutpad".
DdrCtrl_WDATA_1[17]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[224]ioinpad"-
DdrCtrl_RDATA_0[224]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_1[18]iooutpad".
DdrCtrl_WDATA_1[18]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[19]iooutpad".
DdrCtrl_WDATA_1[19]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[225]ioinpad"-
DdrCtrl_RDATA_0[225]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[136]iooutpad"/
DdrCtrl_WDATA_0[136]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[237]iooutpad"/
DdrCtrl_WDATA_0[237]io(0)/outpad(1)"output
D

LUT__40123efllogic"*

LUT__40123efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[20]iooutpad".
DdrCtrl_WDATA_1[20]io(0)/outpad(1)"output
D

LUT__40131efllogic"*

LUT__40131efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[21]iooutpad".
DdrCtrl_WDATA_1[21]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[226]ioinpad"-
DdrCtrl_RDATA_0[226]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_1[22]iooutpad".
DdrCtrl_WDATA_1[22]io(0)/outpad(1)"output
D

LUT__40175efllogic"*

LUT__40175efl(0)/lut4(0)/lut(1)"names
D

LUT__40179efllogic"*

LUT__40179efl(0)/lut4(0)/lut(1)"names
D

LUT__40183efllogic"*

LUT__40183efl(0)/lut4(0)/lut(1)"names
D

LUT__40187efllogic"*

LUT__40187efl(0)/lut4(0)/lut(1)"names
D

LUT__40191efllogic"*

LUT__40191efl(0)/lut4(0)/lut(1)"names
D

LUT__39861efllogic"*

LUT__39861efl(0)/lut4(0)/lut(1)"names
D

LUT__40195efllogic"*

LUT__40195efl(0)/lut4(0)/lut(1)"names
D

LUT__39859efllogic"*

LUT__39859efl(0)/lut4(0)/lut(1)"names
D

LUT__39858efllogic"*

LUT__39858efl(0)/lut4(0)/lut(1)"names
D

LUT__39856efllogic"*

LUT__39856efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[23]iooutpad".
DdrCtrl_WDATA_1[23]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[227]ioinpad"-
DdrCtrl_RDATA_0[227]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[137]iooutpad"/
DdrCtrl_WDATA_0[137]io(0)/outpad(1)"output
D

LUT__40199efllogic"*

LUT__40199efl(0)/lut4(0)/lut(1)"names
D

LUT__40203efllogic"*

LUT__40203efl(0)/lut4(0)/lut(1)"names
D

LUT__39854efllogic"*

LUT__39854efl(0)/lut4(0)/lut(1)"names
D

LUT__39853efllogic"*

LUT__39853efl(0)/lut4(0)/lut(1)"names
D

LUT__39852efllogic"*

LUT__39852efl(0)/lut4(0)/lut(1)"names
D

LUT__40207efllogic"*

LUT__40207efl(0)/lut4(0)/lut(1)"names
D

LUT__39851efllogic"*

LUT__39851efl(0)/lut4(0)/lut(1)"names
D

LUT__39850efllogic"*

LUT__39850efl(0)/lut4(0)/lut(1)"names
D

LUT__39849efllogic"*

LUT__39849efl(0)/lut4(0)/lut(1)"names
D

LUT__39848efllogic"*

LUT__39848efl(0)/lut4(0)/lut(1)"names
D

LUT__40211efllogic"*

LUT__40211efl(0)/lut4(0)/lut(1)"names
D

LUT__40215efllogic"*

LUT__40215efl(0)/lut4(0)/lut(1)"names
D

LUT__39846efllogic"*

LUT__39846efl(0)/lut4(0)/lut(1)"names
D

LUT__39845efllogic"*

LUT__39845efl(0)/lut4(0)/lut(1)"names
D

LUT__40219efllogic"*

LUT__40219efl(0)/lut4(0)/lut(1)"names
D

LUT__39843efllogic"*

LUT__39843efl(0)/lut4(0)/lut(1)"names
D

LUT__39842efllogic"*

LUT__39842efl(0)/lut4(0)/lut(1)"names
D

LUT__39841efllogic"*

LUT__39841efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[24]iooutpad".
DdrCtrl_WDATA_1[24]io(0)/outpad(1)"output
D

LUT__40223efllogic"*

LUT__40223efl(0)/lut4(0)/lut(1)"names
D

LUT__40227efllogic"*

LUT__40227efl(0)/lut4(0)/lut(1)"names
D

LUT__40231efllogic"*

LUT__40231efl(0)/lut4(0)/lut(1)"names
D

LUT__40235efllogic"*

LUT__40235efl(0)/lut4(0)/lut(1)"names
D

LUT__40239efllogic"*

LUT__40239efl(0)/lut4(0)/lut(1)"names
D

LUT__40243efllogic"*

LUT__40243efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[25]iooutpad".
DdrCtrl_WDATA_1[25]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[228]ioinpad"-
DdrCtrl_RDATA_0[228]io(0)/inpad(0)"input
D

LUT__40247efllogic"*

LUT__40247efl(0)/lut4(0)/lut(1)"names
D

LUT__40251efllogic"*

LUT__40251efl(0)/lut4(0)/lut(1)"names
D

LUT__40255efllogic"*

LUT__40255efl(0)/lut4(0)/lut(1)"names
D

LUT__40259efllogic"*

LUT__40259efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[26]iooutpad".
DdrCtrl_WDATA_1[26]io(0)/outpad(1)"output
D

LUT__39804efllogic"*

LUT__39804efl(0)/lut4(0)/lut(1)"names
D

LUT__39802efllogic"*

LUT__39802efl(0)/lut4(0)/lut(1)"names
D

LUT__39800efllogic"*

LUT__39800efl(0)/lut4(0)/lut(1)"names
D

LUT__39798efllogic"*

LUT__39798efl(0)/lut4(0)/lut(1)"names
D

LUT__39796efllogic"*

LUT__39796efl(0)/lut4(0)/lut(1)"names
D

LUT__40287efllogic"*

LUT__40287efl(0)/lut4(0)/lut(1)"names
D

LUT__39794efllogic"*

LUT__39794efl(0)/lut4(0)/lut(1)"names
D

LUT__39792efllogic"*

LUT__39792efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[27]iooutpad".
DdrCtrl_WDATA_1[27]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[229]ioinpad"-
DdrCtrl_RDATA_0[229]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[138]iooutpad"/
DdrCtrl_WDATA_0[138]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[238]iooutpad"/
DdrCtrl_WDATA_0[238]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[6]iooutpad"-
DdrCtrl_AADDR_0[6]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[31]iooutpad".
DdrCtrl_AADDR_0[31]io(0)/outpad(1)"output
D

LUT__40291efllogic"*

LUT__40291efl(0)/lut4(0)/lut(1)"names
D

LUT__40295efllogic"*

LUT__40295efl(0)/lut4(0)/lut(1)"names
D

LUT__40299efllogic"*

LUT__40299efl(0)/lut4(0)/lut(1)"names
D

LUT__40303efllogic"*

LUT__40303efl(0)/lut4(0)/lut(1)"names
D

LUT__39790efllogic"*

LUT__39790efl(0)/lut4(0)/lut(1)"names
D

LUT__39788efllogic"*

LUT__39788efl(0)/lut4(0)/lut(1)"names
D

LUT__40307efllogic"*

LUT__40307efl(0)/lut4(0)/lut(1)"names
D

LUT__39786efllogic"*

LUT__39786efl(0)/lut4(0)/lut(1)"names
D

LUT__39784efllogic"*

LUT__39784efl(0)/lut4(0)/lut(1)"names
D

LUT__40311efllogic"*

LUT__40311efl(0)/lut4(0)/lut(1)"names
D

LUT__39782efllogic"*

LUT__39782efl(0)/lut4(0)/lut(1)"names
D

LUT__40315efllogic"*

LUT__40315efl(0)/lut4(0)/lut(1)"names
D

LUT__39780efllogic"*

LUT__39780efl(0)/lut4(0)/lut(1)"names
D

LUT__40319efllogic"*

LUT__40319efl(0)/lut4(0)/lut(1)"names
D

LUT__39778efllogic"*

LUT__39778efl(0)/lut4(0)/lut(1)"names
D

LUT__39776efllogic"*

LUT__39776efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[28]iooutpad".
DdrCtrl_WDATA_1[28]io(0)/outpad(1)"output
D

LUT__40323efllogic"*

LUT__40323efl(0)/lut4(0)/lut(1)"names
D

LUT__39774efllogic"*

LUT__39774efl(0)/lut4(0)/lut(1)"names
D

LUT__40327efllogic"*

LUT__40327efl(0)/lut4(0)/lut(1)"names
D

LUT__39772efllogic"*

LUT__39772efl(0)/lut4(0)/lut(1)"names
D

LUT__40331efllogic"*

LUT__40331efl(0)/lut4(0)/lut(1)"names
D

LUT__39770efllogic"*

LUT__39770efl(0)/lut4(0)/lut(1)"names
D

LUT__39768efllogic"*

LUT__39768efl(0)/lut4(0)/lut(1)"names
D

LUT__40335efllogic"*

LUT__40335efl(0)/lut4(0)/lut(1)"names
D

LUT__39766efllogic"*

LUT__39766efl(0)/lut4(0)/lut(1)"names
D

LUT__40339efllogic"*

LUT__40339efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[29]iooutpad".
DdrCtrl_WDATA_1[29]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[230]ioinpad"-
DdrCtrl_RDATA_0[230]io(0)/inpad(0)"input
D

LUT__40343efllogic"*

LUT__40343efl(0)/lut4(0)/lut(1)"names
D

LUT__40347efllogic"*

LUT__40347efl(0)/lut4(0)/lut(1)"names
D

LUT__40351efllogic"*

LUT__40351efl(0)/lut4(0)/lut(1)"names
D

LUT__40355efllogic"*

LUT__40355efl(0)/lut4(0)/lut(1)"names
D

LUT__40359efllogic"*

LUT__40359efl(0)/lut4(0)/lut(1)"names
D

LUT__40363efllogic"*

LUT__40363efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[30]iooutpad".
DdrCtrl_WDATA_1[30]io(0)/outpad(1)"output
D

LUT__40367efllogic"*

LUT__40367efl(0)/lut4(0)/lut(1)"names
D

LUT__40371efllogic"*

LUT__40371efl(0)/lut4(0)/lut(1)"names
D

LUT__40375efllogic"*

LUT__40375efl(0)/lut4(0)/lut(1)"names
D

LUT__40379efllogic"*

LUT__40379efl(0)/lut4(0)/lut(1)"names
D

LUT__40383efllogic"*

LUT__40383efl(0)/lut4(0)/lut(1)"names
D

LUT__40387efllogic"*

LUT__40387efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[31]iooutpad".
DdrCtrl_WDATA_1[31]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[231]ioinpad"-
DdrCtrl_RDATA_0[231]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[139]iooutpad"/
DdrCtrl_WDATA_0[139]io(0)/outpad(1)"output
D

LUT__40391efllogic"*

LUT__40391efl(0)/lut4(0)/lut(1)"names
D

LUT__40395efllogic"*

LUT__40395efl(0)/lut4(0)/lut(1)"names
D

LUT__40399efllogic"*

LUT__40399efl(0)/lut4(0)/lut(1)"names
D

LUT__40403efllogic"*

LUT__40403efl(0)/lut4(0)/lut(1)"names
D

LUT__40407efllogic"*

LUT__40407efl(0)/lut4(0)/lut(1)"names
D

LUT__40411efllogic"*

LUT__40411efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[32]iooutpad".
DdrCtrl_WDATA_1[32]io(0)/outpad(1)"output
D

LUT__40415efllogic"*

LUT__40415efl(0)/lut4(0)/lut(1)"names
D

LUT__40423efllogic"*

LUT__40423efl(0)/lut4(0)/lut(1)"names
D

LUT__40427efllogic"*

LUT__40427efl(0)/lut4(0)/lut(1)"names
D

LUT__40431efllogic"*

LUT__40431efl(0)/lut4(0)/lut(1)"names
D

LUT__40435efllogic"*

LUT__40435efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[33]iooutpad".
DdrCtrl_WDATA_1[33]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[232]ioinpad"-
DdrCtrl_RDATA_0[232]io(0)/inpad(0)"input
D

LUT__40439efllogic"*

LUT__40439efl(0)/lut4(0)/lut(1)"names
D

LUT__40451efllogic"*

LUT__40451efl(0)/lut4(0)/lut(1)"names
D

LUT__40455efllogic"*

LUT__40455efl(0)/lut4(0)/lut(1)"names
D

LUT__39687efllogic"*

LUT__39687efl(0)/lut4(0)/lut(1)"names
D

LUT__39686efllogic"*

LUT__39686efl(0)/lut4(0)/lut(1)"names
D

LUT__39685efllogic"*

LUT__39685efl(0)/lut4(0)/lut(1)"names
D

LUT__39683efllogic"*

LUT__39683efl(0)/lut4(0)/lut(1)"names
D

LUT__39682efllogic"*

LUT__39682efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[34]iooutpad".
DdrCtrl_WDATA_1[34]io(0)/outpad(1)"output
D

LUT__40463efllogic"*

LUT__40463efl(0)/lut4(0)/lut(1)"names
D

LUT__40467efllogic"*

LUT__40467efl(0)/lut4(0)/lut(1)"names
D

LUT__39679efllogic"*

LUT__39679efl(0)/lut4(0)/lut(1)"names
D

LUT__39678efllogic"*

LUT__39678efl(0)/lut4(0)/lut(1)"names
D

LUT__39677efllogic"*

LUT__39677efl(0)/lut4(0)/lut(1)"names
D

LUT__39676efllogic"*

LUT__39676efl(0)/lut4(0)/lut(1)"names
D

LUT__39675efllogic"*

LUT__39675efl(0)/lut4(0)/lut(1)"names
D

LUT__39674efllogic"*

LUT__39674efl(0)/lut4(0)/lut(1)"names
D

LUT__39673efllogic"*

LUT__39673efl(0)/lut4(0)/lut(1)"names
D

LUT__39672efllogic"*

LUT__39672efl(0)/lut4(0)/lut(1)"names
D

LUT__40475efllogic"*

LUT__40475efl(0)/lut4(0)/lut(1)"names
D

LUT__39671efllogic"*

LUT__39671efl(0)/lut4(0)/lut(1)"names
D

LUT__39670efllogic"*

LUT__39670efl(0)/lut4(0)/lut(1)"names
D

LUT__39669efllogic"*

LUT__39669efl(0)/lut4(0)/lut(1)"names
D

LUT__39668efllogic"*

LUT__39668efl(0)/lut4(0)/lut(1)"names
D

LUT__40483efllogic"*

LUT__40483efl(0)/lut4(0)/lut(1)"names
D

LUT__39664efllogic"*

LUT__39664efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[35]iooutpad".
DdrCtrl_WDATA_1[35]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[233]ioinpad"-
DdrCtrl_RDATA_0[233]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[140]iooutpad"/
DdrCtrl_WDATA_0[140]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[239]iooutpad"/
DdrCtrl_WDATA_0[239]io(0)/outpad(1)"output
D

LUT__40491efllogic"*

LUT__40491efl(0)/lut4(0)/lut(1)"names
D

LUT__39663efllogic"*

LUT__39663efl(0)/lut4(0)/lut(1)"names
D

LUT__39662efllogic"*

LUT__39662efl(0)/lut4(0)/lut(1)"names
D

LUT__40495efllogic"*

LUT__40495efl(0)/lut4(0)/lut(1)"names
D

LUT__39661efllogic"*

LUT__39661efl(0)/lut4(0)/lut(1)"names
D

LUT__39660efllogic"*

LUT__39660efl(0)/lut4(0)/lut(1)"names
D

LUT__40499efllogic"*

LUT__40499efl(0)/lut4(0)/lut(1)"names
D

LUT__39659efllogic"*

LUT__39659efl(0)/lut4(0)/lut(1)"names
D

LUT__39658efllogic"*

LUT__39658efl(0)/lut4(0)/lut(1)"names
D

LUT__39657efllogic"*

LUT__39657efl(0)/lut4(0)/lut(1)"names
D

LUT__39656efllogic"*

LUT__39656efl(0)/lut4(0)/lut(1)"names
D

LUT__39655efllogic"*

LUT__39655efl(0)/lut4(0)/lut(1)"names
D

LUT__39654efllogic"*

LUT__39654efl(0)/lut4(0)/lut(1)"names
D

LUT__39653efllogic"*

LUT__39653efl(0)/lut4(0)/lut(1)"names
D

LUT__39652efllogic"*

LUT__39652efl(0)/lut4(0)/lut(1)"names
D

LUT__39651efllogic"*

LUT__39651efl(0)/lut4(0)/lut(1)"names
D

LUT__39650efllogic"*

LUT__39650efl(0)/lut4(0)/lut(1)"names
D

LUT__39649efllogic"*

LUT__39649efl(0)/lut4(0)/lut(1)"names
D

LUT__39648efllogic"*

LUT__39648efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[36]iooutpad".
DdrCtrl_WDATA_1[36]io(0)/outpad(1)"output
D

LUT__40511efllogic"*

LUT__40511efl(0)/lut4(0)/lut(1)"names
D

LUT__40515efllogic"*

LUT__40515efl(0)/lut4(0)/lut(1)"names
D

LUT__39647efllogic"*

LUT__39647efl(0)/lut4(0)/lut(1)"names
D

LUT__39645efllogic"*

LUT__39645efl(0)/lut4(0)/lut(1)"names
D

LUT__39644efllogic"*

LUT__39644efl(0)/lut4(0)/lut(1)"names
D

LUT__40519efllogic"*

LUT__40519efl(0)/lut4(0)/lut(1)"names
D

LUT__39643efllogic"*

LUT__39643efl(0)/lut4(0)/lut(1)"names
D

LUT__39642efllogic"*

LUT__39642efl(0)/lut4(0)/lut(1)"names
D

LUT__39641efllogic"*

LUT__39641efl(0)/lut4(0)/lut(1)"names
D

LUT__39640efllogic"*

LUT__39640efl(0)/lut4(0)/lut(1)"names
D

LUT__40527efllogic"*

LUT__40527efl(0)/lut4(0)/lut(1)"names
D

LUT__39639efllogic"*

LUT__39639efl(0)/lut4(0)/lut(1)"names
D

LUT__39638efllogic"*

LUT__39638efl(0)/lut4(0)/lut(1)"names
D

LUT__39637efllogic"*

LUT__39637efl(0)/lut4(0)/lut(1)"names
D

LUT__39636efllogic"*

LUT__39636efl(0)/lut4(0)/lut(1)"names
D

LUT__40531efllogic"*

LUT__40531efl(0)/lut4(0)/lut(1)"names
D

LUT__39635efllogic"*

LUT__39635efl(0)/lut4(0)/lut(1)"names
D

LUT__39632efllogic"*

LUT__39632efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[37]iooutpad".
DdrCtrl_WDATA_1[37]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[234]ioinpad"-
DdrCtrl_RDATA_0[234]io(0)/inpad(0)"input
D

LUT__40535efllogic"*

LUT__40535efl(0)/lut4(0)/lut(1)"names
D

LUT__40539efllogic"*

LUT__40539efl(0)/lut4(0)/lut(1)"names
D

LUT__39631efllogic"*

LUT__39631efl(0)/lut4(0)/lut(1)"names
D

LUT__39630efllogic"*

LUT__39630efl(0)/lut4(0)/lut(1)"names
D

LUT__40543efllogic"*

LUT__40543efl(0)/lut4(0)/lut(1)"names
D

LUT__39627efllogic"*

LUT__39627efl(0)/lut4(0)/lut(1)"names
D

LUT__39623efllogic"*

LUT__39623efl(0)/lut4(0)/lut(1)"names
D

LUT__39622efllogic"*

LUT__39622efl(0)/lut4(0)/lut(1)"names
D

LUT__39621efllogic"*

LUT__39621efl(0)/lut4(0)/lut(1)"names
D

LUT__39620efllogic"*

LUT__39620efl(0)/lut4(0)/lut(1)"names
D

LUT__40555efllogic"*

LUT__40555efl(0)/lut4(0)/lut(1)"names
D

LUT__39619efllogic"*

LUT__39619efl(0)/lut4(0)/lut(1)"names
D

LUT__39618efllogic"*

LUT__39618efl(0)/lut4(0)/lut(1)"names
D

LUT__39617efllogic"*

LUT__39617efl(0)/lut4(0)/lut(1)"names
D

LUT__39616efllogic"*

LUT__39616efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[38]iooutpad".
DdrCtrl_WDATA_1[38]io(0)/outpad(1)"output
D

LUT__40559efllogic"*

LUT__40559efl(0)/lut4(0)/lut(1)"names
D

LUT__39615efllogic"*

LUT__39615efl(0)/lut4(0)/lut(1)"names
D

LUT__39614efllogic"*

LUT__39614efl(0)/lut4(0)/lut(1)"names
D

LUT__39613efllogic"*

LUT__39613efl(0)/lut4(0)/lut(1)"names
D

LUT__39612efllogic"*

LUT__39612efl(0)/lut4(0)/lut(1)"names
D

LUT__40567efllogic"*

LUT__40567efl(0)/lut4(0)/lut(1)"names
D

LUT__39611efllogic"*

LUT__39611efl(0)/lut4(0)/lut(1)"names
D

LUT__39610efllogic"*

LUT__39610efl(0)/lut4(0)/lut(1)"names
D

LUT__39609efllogic"*

LUT__39609efl(0)/lut4(0)/lut(1)"names
D

LUT__39608efllogic"*

LUT__39608efl(0)/lut4(0)/lut(1)"names
D

LUT__40571efllogic"*

LUT__40571efl(0)/lut4(0)/lut(1)"names
D

LUT__39607efllogic"*

LUT__39607efl(0)/lut4(0)/lut(1)"names
D

LUT__40575efllogic"*

LUT__40575efl(0)/lut4(0)/lut(1)"names
D

LUT__39604efllogic"*

LUT__39604efl(0)/lut4(0)/lut(1)"names
D

LUT__39603efllogic"*

LUT__39603efl(0)/lut4(0)/lut(1)"names
D

LUT__39602efllogic"*

LUT__39602efl(0)/lut4(0)/lut(1)"names
D

LUT__39601efllogic"*

LUT__39601efl(0)/lut4(0)/lut(1)"names
D

LUT__39600efllogic"*

LUT__39600efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[39]iooutpad".
DdrCtrl_WDATA_1[39]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[235]ioinpad"-
DdrCtrl_RDATA_0[235]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[141]iooutpad"/
DdrCtrl_WDATA_0[141]io(0)/outpad(1)"output
D

LUT__39599efllogic"*

LUT__39599efl(0)/lut4(0)/lut(1)"names
D

LUT__39598efllogic"*

LUT__39598efl(0)/lut4(0)/lut(1)"names
D

LUT__39597efllogic"*

LUT__39597efl(0)/lut4(0)/lut(1)"names
D

LUT__39596efllogic"*

LUT__39596efl(0)/lut4(0)/lut(1)"names
D

LUT__39595efllogic"*

LUT__39595efl(0)/lut4(0)/lut(1)"names
D

LUT__39594efllogic"*

LUT__39594efl(0)/lut4(0)/lut(1)"names
D

LUT__39593efllogic"*

LUT__39593efl(0)/lut4(0)/lut(1)"names
D

LUT__39592efllogic"*

LUT__39592efl(0)/lut4(0)/lut(1)"names
D

LUT__39590efllogic"*

LUT__39590efl(0)/lut4(0)/lut(1)"names
D

LUT__39589efllogic"*

LUT__39589efl(0)/lut4(0)/lut(1)"names
D

LUT__39588efllogic"*

LUT__39588efl(0)/lut4(0)/lut(1)"names
D

LUT__39587efllogic"*

LUT__39587efl(0)/lut4(0)/lut(1)"names
D

LUT__39586efllogic"*

LUT__39586efl(0)/lut4(0)/lut(1)"names
D

LUT__39585efllogic"*

LUT__39585efl(0)/lut4(0)/lut(1)"names
D

LUT__39584efllogic"*

LUT__39584efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[40]iooutpad".
DdrCtrl_WDATA_1[40]io(0)/outpad(1)"output
D

LUT__39583efllogic"*

LUT__39583efl(0)/lut4(0)/lut(1)"names
D

LUT__39582efllogic"*

LUT__39582efl(0)/lut4(0)/lut(1)"names
D

LUT__39581efllogic"*

LUT__39581efl(0)/lut4(0)/lut(1)"names
D

LUT__39580efllogic"*

LUT__39580efl(0)/lut4(0)/lut(1)"names
D

LUT__39579efllogic"*

LUT__39579efl(0)/lut4(0)/lut(1)"names
D

LUT__39578efllogic"*

LUT__39578efl(0)/lut4(0)/lut(1)"names
D

LUT__39575efllogic"*

LUT__39575efl(0)/lut4(0)/lut(1)"names
D

LUT__39574efllogic"*

LUT__39574efl(0)/lut4(0)/lut(1)"names
D

LUT__39573efllogic"*

LUT__39573efl(0)/lut4(0)/lut(1)"names
D

LUT__39572efllogic"*

LUT__39572efl(0)/lut4(0)/lut(1)"names
D

LUT__39571efllogic"*

LUT__39571efl(0)/lut4(0)/lut(1)"names
D

LUT__39570efllogic"*

LUT__39570efl(0)/lut4(0)/lut(1)"names
D

LUT__39569efllogic"*

LUT__39569efl(0)/lut4(0)/lut(1)"names
D

LUT__39568efllogic"*

LUT__39568efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[41]iooutpad".
DdrCtrl_WDATA_1[41]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[236]ioinpad"-
DdrCtrl_RDATA_0[236]io(0)/inpad(0)"input
D

LUT__39567efllogic"*

LUT__39567efl(0)/lut4(0)/lut(1)"names
D

LUT__39566efllogic"*

LUT__39566efl(0)/lut4(0)/lut(1)"names
D

LUT__39565efllogic"*

LUT__39565efl(0)/lut4(0)/lut(1)"names
D

LUT__39564efllogic"*

LUT__39564efl(0)/lut4(0)/lut(1)"names
D

LUT__39563efllogic"*

LUT__39563efl(0)/lut4(0)/lut(1)"names
D

LUT__39562efllogic"*

LUT__39562efl(0)/lut4(0)/lut(1)"names
D

LUT__39561efllogic"*

LUT__39561efl(0)/lut4(0)/lut(1)"names
D

LUT__39560efllogic"*

LUT__39560efl(0)/lut4(0)/lut(1)"names
D

LUT__39559efllogic"*

LUT__39559efl(0)/lut4(0)/lut(1)"names
D

LUT__39558efllogic"*

LUT__39558efl(0)/lut4(0)/lut(1)"names
D

LUT__39557efllogic"*

LUT__39557efl(0)/lut4(0)/lut(1)"names
D

LUT__39556efllogic"*

LUT__39556efl(0)/lut4(0)/lut(1)"names
D

LUT__39555efllogic"*

LUT__39555efl(0)/lut4(0)/lut(1)"names
D

LUT__39554efllogic"*

LUT__39554efl(0)/lut4(0)/lut(1)"names
D

LUT__39553efllogic"*

LUT__39553efl(0)/lut4(0)/lut(1)"names
D

LUT__39552efllogic"*

LUT__39552efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[42]iooutpad".
DdrCtrl_WDATA_1[42]io(0)/outpad(1)"output
D

LUT__39551efllogic"*

LUT__39551efl(0)/lut4(0)/lut(1)"names
D

LUT__39548efllogic"*

LUT__39548efl(0)/lut4(0)/lut(1)"names
D

LUT__39547efllogic"*

LUT__39547efl(0)/lut4(0)/lut(1)"names
D

LUT__39546efllogic"*

LUT__39546efl(0)/lut4(0)/lut(1)"names
D

LUT__39545efllogic"*

LUT__39545efl(0)/lut4(0)/lut(1)"names
D

LUT__39544efllogic"*

LUT__39544efl(0)/lut4(0)/lut(1)"names
D

LUT__39543efllogic"*

LUT__39543efl(0)/lut4(0)/lut(1)"names
D

LUT__39542efllogic"*

LUT__39542efl(0)/lut4(0)/lut(1)"names
D

LUT__39541efllogic"*

LUT__39541efl(0)/lut4(0)/lut(1)"names
D

LUT__39540efllogic"*

LUT__39540efl(0)/lut4(0)/lut(1)"names
D

LUT__39539efllogic"*

LUT__39539efl(0)/lut4(0)/lut(1)"names
D

LUT__39538efllogic"*

LUT__39538efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[43]iooutpad".
DdrCtrl_WDATA_1[43]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[237]ioinpad"-
DdrCtrl_RDATA_0[237]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[142]iooutpad"/
DdrCtrl_WDATA_0[142]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[240]iooutpad"/
DdrCtrl_WDATA_0[240]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[7]iooutpad"-
DdrCtrl_AADDR_0[7]io(0)/outpad(1)"output
D

LUT__39535efllogic"*

LUT__39535efl(0)/lut4(0)/lut(1)"names
D

LUT__39534efllogic"*

LUT__39534efl(0)/lut4(0)/lut(1)"names
D

LUT__39533efllogic"*

LUT__39533efl(0)/lut4(0)/lut(1)"names
D

LUT__39532efllogic"*

LUT__39532efl(0)/lut4(0)/lut(1)"names
D

LUT__39531efllogic"*

LUT__39531efl(0)/lut4(0)/lut(1)"names
D

LUT__39530efllogic"*

LUT__39530efl(0)/lut4(0)/lut(1)"names
D

LUT__39529efllogic"*

LUT__39529efl(0)/lut4(0)/lut(1)"names
D

LUT__39528efllogic"*

LUT__39528efl(0)/lut4(0)/lut(1)"names
D

LUT__39527efllogic"*

LUT__39527efl(0)/lut4(0)/lut(1)"names
D

LUT__39526efllogic"*

LUT__39526efl(0)/lut4(0)/lut(1)"names
D

LUT__39523efllogic"*

LUT__39523efl(0)/lut4(0)/lut(1)"names
D

LUT__39522efllogic"*

LUT__39522efl(0)/lut4(0)/lut(1)"names
D

LUT__39521efllogic"*

LUT__39521efl(0)/lut4(0)/lut(1)"names
D

LUT__39520efllogic"*

LUT__39520efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[44]iooutpad".
DdrCtrl_WDATA_1[44]io(0)/outpad(1)"output
D

LUT__39519efllogic"*

LUT__39519efl(0)/lut4(0)/lut(1)"names
D

LUT__39518efllogic"*

LUT__39518efl(0)/lut4(0)/lut(1)"names
D

LUT__39517efllogic"*

LUT__39517efl(0)/lut4(0)/lut(1)"names
D

LUT__39516efllogic"*

LUT__39516efl(0)/lut4(0)/lut(1)"names
D

LUT__39515efllogic"*

LUT__39515efl(0)/lut4(0)/lut(1)"names
D

LUT__39514efllogic"*

LUT__39514efl(0)/lut4(0)/lut(1)"names
D

LUT__39513efllogic"*

LUT__39513efl(0)/lut4(0)/lut(1)"names
D

LUT__39512efllogic"*

LUT__39512efl(0)/lut4(0)/lut(1)"names
D

LUT__39511efllogic"*

LUT__39511efl(0)/lut4(0)/lut(1)"names
D

LUT__39510efllogic"*

LUT__39510efl(0)/lut4(0)/lut(1)"names
D

LUT__39508efllogic"*

LUT__39508efl(0)/lut4(0)/lut(1)"names
D

LUT__39507efllogic"*

LUT__39507efl(0)/lut4(0)/lut(1)"names
D

LUT__39506efllogic"*

LUT__39506efl(0)/lut4(0)/lut(1)"names
D

LUT__39505efllogic"*

LUT__39505efl(0)/lut4(0)/lut(1)"names
D

LUT__39504efllogic"*

LUT__39504efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[45]iooutpad".
DdrCtrl_WDATA_1[45]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[238]ioinpad"-
DdrCtrl_RDATA_0[238]io(0)/inpad(0)"input
D

LUT__39503efllogic"*

LUT__39503efl(0)/lut4(0)/lut(1)"names
D

LUT__39502efllogic"*

LUT__39502efl(0)/lut4(0)/lut(1)"names
D

LUT__39501efllogic"*

LUT__39501efl(0)/lut4(0)/lut(1)"names
D

LUT__39500efllogic"*

LUT__39500efl(0)/lut4(0)/lut(1)"names
D

LUT__40743efllogic"*

LUT__40743efl(0)/lut4(0)/lut(1)"names
D

LUT__40747efllogic"*

LUT__40747efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[46]iooutpad".
DdrCtrl_WDATA_1[46]io(0)/outpad(1)"output
D

LUT__40751efllogic"*

LUT__40751efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[47]iooutpad".
DdrCtrl_WDATA_1[47]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[239]ioinpad"-
DdrCtrl_RDATA_0[239]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[143]iooutpad"/
DdrCtrl_WDATA_0[143]io(0)/outpad(1)"output
D

LUT__40783efllogic"*

LUT__40783efl(0)/lut4(0)/lut(1)"names
D

LUT__40791efllogic"*

LUT__40791efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[48]iooutpad".
DdrCtrl_WDATA_1[48]io(0)/outpad(1)"output
D

LUT__40795efllogic"*

LUT__40795efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[49]iooutpad".
DdrCtrl_WDATA_1[49]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[240]ioinpad"-
DdrCtrl_RDATA_0[240]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_1[50]iooutpad".
DdrCtrl_WDATA_1[50]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[51]iooutpad".
DdrCtrl_WDATA_1[51]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[241]ioinpad"-
DdrCtrl_RDATA_0[241]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[144]iooutpad"/
DdrCtrl_WDATA_0[144]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[241]iooutpad"/
DdrCtrl_WDATA_0[241]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[52]iooutpad".
DdrCtrl_WDATA_1[52]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[53]iooutpad".
DdrCtrl_WDATA_1[53]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[242]ioinpad"-
DdrCtrl_RDATA_0[242]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_1[54]iooutpad".
DdrCtrl_WDATA_1[54]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[55]iooutpad".
DdrCtrl_WDATA_1[55]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[243]ioinpad"-
DdrCtrl_RDATA_0[243]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[145]iooutpad"/
DdrCtrl_WDATA_0[145]io(0)/outpad(1)"output
D

LUT__39343efllogic"*

LUT__39343efl(0)/lut4(0)/lut(1)"names
D

LUT__39342efllogic"*

LUT__39342efl(0)/lut4(0)/lut(1)"names
D

LUT__39341efllogic"*

LUT__39341efl(0)/lut4(0)/lut(1)"names
D

LUT__39340efllogic"*

LUT__39340efl(0)/lut4(0)/lut(1)"names
D

LUT__39339efllogic"*

LUT__39339efl(0)/lut4(0)/lut(1)"names
D

LUT__39338efllogic"*

LUT__39338efl(0)/lut4(0)/lut(1)"names
D

LUT__39337efllogic"*

LUT__39337efl(0)/lut4(0)/lut(1)"names
D

LUT__39336efllogic"*

LUT__39336efl(0)/lut4(0)/lut(1)"names
D

LUT__39335efllogic"*

LUT__39335efl(0)/lut4(0)/lut(1)"names
D

LUT__39334efllogic"*

LUT__39334efl(0)/lut4(0)/lut(1)"names
D

LUT__39333efllogic"*

LUT__39333efl(0)/lut4(0)/lut(1)"names
D

LUT__39332efllogic"*

LUT__39332efl(0)/lut4(0)/lut(1)"names
D

LUT__39331efllogic"*

LUT__39331efl(0)/lut4(0)/lut(1)"names
D

LUT__39330efllogic"*

LUT__39330efl(0)/lut4(0)/lut(1)"names
D

LUT__39329efllogic"*

LUT__39329efl(0)/lut4(0)/lut(1)"names
D

LUT__39328efllogic"*

LUT__39328efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[56]iooutpad".
DdrCtrl_WDATA_1[56]io(0)/outpad(1)"output
D

LUT__39327efllogic"*

LUT__39327efl(0)/lut4(0)/lut(1)"names
D

LUT__39326efllogic"*

LUT__39326efl(0)/lut4(0)/lut(1)"names
D

LUT__39325efllogic"*

LUT__39325efl(0)/lut4(0)/lut(1)"names
D

LUT__39324efllogic"*

LUT__39324efl(0)/lut4(0)/lut(1)"names
D

LUT__39323efllogic"*

LUT__39323efl(0)/lut4(0)/lut(1)"names
D

LUT__39322efllogic"*

LUT__39322efl(0)/lut4(0)/lut(1)"names
D

LUT__39321efllogic"*

LUT__39321efl(0)/lut4(0)/lut(1)"names
D

LUT__39320efllogic"*

LUT__39320efl(0)/lut4(0)/lut(1)"names
D

LUT__40983efllogic"*

LUT__40983efl(0)/lut4(0)/lut(1)"names
D

LUT__39319efllogic"*

LUT__39319efl(0)/lut4(0)/lut(1)"names
D

LUT__39318efllogic"*

LUT__39318efl(0)/lut4(0)/lut(1)"names
D

LUT__39317efllogic"*

LUT__39317efl(0)/lut4(0)/lut(1)"names
D

LUT__39316efllogic"*

LUT__39316efl(0)/lut4(0)/lut(1)"names
D

LUT__40987efllogic"*

LUT__40987efl(0)/lut4(0)/lut(1)"names
D

LUT__39315efllogic"*

LUT__39315efl(0)/lut4(0)/lut(1)"names
D

LUT__39314efllogic"*

LUT__39314efl(0)/lut4(0)/lut(1)"names
D

LUT__39313efllogic"*

LUT__39313efl(0)/lut4(0)/lut(1)"names
D

LUT__39312efllogic"*

LUT__39312efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[57]iooutpad".
DdrCtrl_WDATA_1[57]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[244]ioinpad"-
DdrCtrl_RDATA_0[244]io(0)/inpad(0)"input
D

LUT__40991efllogic"*

LUT__40991efl(0)/lut4(0)/lut(1)"names
D

LUT__39311efllogic"*

LUT__39311efl(0)/lut4(0)/lut(1)"names
D

LUT__39310efllogic"*

LUT__39310efl(0)/lut4(0)/lut(1)"names
D

LUT__39309efllogic"*

LUT__39309efl(0)/lut4(0)/lut(1)"names
D

LUT__39308efllogic"*

LUT__39308efl(0)/lut4(0)/lut(1)"names
D

LUT__40999efllogic"*

LUT__40999efl(0)/lut4(0)/lut(1)"names
D

LUT__39307efllogic"*

LUT__39307efl(0)/lut4(0)/lut(1)"names
D

LUT__39306efllogic"*

LUT__39306efl(0)/lut4(0)/lut(1)"names
D

LUT__39305efllogic"*

LUT__39305efl(0)/lut4(0)/lut(1)"names
D

LUT__39304efllogic"*

LUT__39304efl(0)/lut4(0)/lut(1)"names
D

LUT__41003efllogic"*

LUT__41003efl(0)/lut4(0)/lut(1)"names
D

LUT__39303efllogic"*

LUT__39303efl(0)/lut4(0)/lut(1)"names
D

LUT__39302efllogic"*

LUT__39302efl(0)/lut4(0)/lut(1)"names
D

LUT__39301efllogic"*

LUT__39301efl(0)/lut4(0)/lut(1)"names
D

LUT__39300efllogic"*

LUT__39300efl(0)/lut4(0)/lut(1)"names
D

LUT__39299efllogic"*

LUT__39299efl(0)/lut4(0)/lut(1)"names
D

LUT__39298efllogic"*

LUT__39298efl(0)/lut4(0)/lut(1)"names
D

LUT__39297efllogic"*

LUT__39297efl(0)/lut4(0)/lut(1)"names
D

LUT__39296efllogic"*

LUT__39296efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[58]iooutpad".
DdrCtrl_WDATA_1[58]io(0)/outpad(1)"output
D

LUT__41015efllogic"*

LUT__41015efl(0)/lut4(0)/lut(1)"names
D

LUT__39295efllogic"*

LUT__39295efl(0)/lut4(0)/lut(1)"names
D

LUT__39294efllogic"*

LUT__39294efl(0)/lut4(0)/lut(1)"names
D

LUT__39293efllogic"*

LUT__39293efl(0)/lut4(0)/lut(1)"names
D

LUT__39292efllogic"*

LUT__39292efl(0)/lut4(0)/lut(1)"names
D

LUT__41019efllogic"*

LUT__41019efl(0)/lut4(0)/lut(1)"names
D

LUT__39291efllogic"*

LUT__39291efl(0)/lut4(0)/lut(1)"names
D

LUT__39290efllogic"*

LUT__39290efl(0)/lut4(0)/lut(1)"names
D

LUT__39289efllogic"*

LUT__39289efl(0)/lut4(0)/lut(1)"names
D

LUT__39288efllogic"*

LUT__39288efl(0)/lut4(0)/lut(1)"names
D

LUT__41023efllogic"*

LUT__41023efl(0)/lut4(0)/lut(1)"names
D

LUT__39287efllogic"*

LUT__39287efl(0)/lut4(0)/lut(1)"names
D

LUT__39286efllogic"*

LUT__39286efl(0)/lut4(0)/lut(1)"names
D

LUT__39285efllogic"*

LUT__39285efl(0)/lut4(0)/lut(1)"names
D

LUT__39284efllogic"*

LUT__39284efl(0)/lut4(0)/lut(1)"names
D

LUT__41031efllogic"*

LUT__41031efl(0)/lut4(0)/lut(1)"names
D

LUT__39283efllogic"*

LUT__39283efl(0)/lut4(0)/lut(1)"names
D

LUT__39282efllogic"*

LUT__39282efl(0)/lut4(0)/lut(1)"names
D

LUT__39281efllogic"*

LUT__39281efl(0)/lut4(0)/lut(1)"names
D

LUT__39280efllogic"*

LUT__39280efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[59]iooutpad".
DdrCtrl_WDATA_1[59]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[245]ioinpad"-
DdrCtrl_RDATA_0[245]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[146]iooutpad"/
DdrCtrl_WDATA_0[146]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[242]iooutpad"/
DdrCtrl_WDATA_0[242]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[8]iooutpad"-
DdrCtrl_AADDR_0[8]io(0)/outpad(1)"output
K
DdrCtrl_AID_0[0]iooutpad"+
DdrCtrl_AID_0[0]io(0)/outpad(1)"output
@
PllLocked[1]ioinpad"%
PllLocked[1]io(0)/inpad(0)"input
D
jtag_inst1_TDIioinpad"'
jtag_inst1_TDIio(0)/inpad(0)"input
D
jtag_inst1_SELioinpad"'
jtag_inst1_SELio(0)/inpad(0)"input
D

LUT__41035efllogic"*

LUT__41035efl(0)/lut4(0)/lut(1)"names
D

LUT__41039efllogic"*

LUT__41039efl(0)/lut4(0)/lut(1)"names
D

LUT__41047efllogic"*

LUT__41047efl(0)/lut4(0)/lut(1)"names
D

LUT__39279efllogic"*

LUT__39279efl(0)/lut4(0)/lut(1)"names
D

LUT__39278efllogic"*

LUT__39278efl(0)/lut4(0)/lut(1)"names
D

LUT__39277efllogic"*

LUT__39277efl(0)/lut4(0)/lut(1)"names
D

LUT__39276efllogic"*

LUT__39276efl(0)/lut4(0)/lut(1)"names
D

LUT__41051efllogic"*

LUT__41051efl(0)/lut4(0)/lut(1)"names
D

LUT__39275efllogic"*

LUT__39275efl(0)/lut4(0)/lut(1)"names
D

LUT__39274efllogic"*

LUT__39274efl(0)/lut4(0)/lut(1)"names
D

LUT__39273efllogic"*

LUT__39273efl(0)/lut4(0)/lut(1)"names
D

LUT__39272efllogic"*

LUT__39272efl(0)/lut4(0)/lut(1)"names
D

LUT__41055efllogic"*

LUT__41055efl(0)/lut4(0)/lut(1)"names
D

LUT__39271efllogic"*

LUT__39271efl(0)/lut4(0)/lut(1)"names
D

LUT__39270efllogic"*

LUT__39270efl(0)/lut4(0)/lut(1)"names
D

LUT__39269efllogic"*

LUT__39269efl(0)/lut4(0)/lut(1)"names
D

LUT__39268efllogic"*

LUT__39268efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[60]iooutpad".
DdrCtrl_WDATA_1[60]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[61]iooutpad".
DdrCtrl_WDATA_1[61]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[246]ioinpad"-
DdrCtrl_RDATA_0[246]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_1[62]iooutpad".
DdrCtrl_WDATA_1[62]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[63]iooutpad".
DdrCtrl_WDATA_1[63]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[247]ioinpad"-
DdrCtrl_RDATA_0[247]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[147]iooutpad"/
DdrCtrl_WDATA_0[147]io(0)/outpad(1)"output
D

LUT__41063efllogic"*

LUT__41063efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[64]iooutpad".
DdrCtrl_WDATA_1[64]io(0)/outpad(1)"output
D

LUT__41067efllogic"*

LUT__41067efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[65]iooutpad".
DdrCtrl_WDATA_1[65]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[248]ioinpad"-
DdrCtrl_RDATA_0[248]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_1[66]iooutpad".
DdrCtrl_WDATA_1[66]io(0)/outpad(1)"output
D

LUT__41071efllogic"*

LUT__41071efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[67]iooutpad".
DdrCtrl_WDATA_1[67]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[249]ioinpad"-
DdrCtrl_RDATA_0[249]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[148]iooutpad"/
DdrCtrl_WDATA_0[148]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[243]iooutpad"/
DdrCtrl_WDATA_0[243]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_1[68]iooutpad".
DdrCtrl_WDATA_1[68]io(0)/outpad(1)"output
D

LUT__41079efllogic"*

LUT__41079efl(0)/lut4(0)/lut(1)"names
D

LUT__41083efllogic"*

LUT__41083efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[69]iooutpad".
DdrCtrl_WDATA_1[69]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[250]ioinpad"-
DdrCtrl_RDATA_0[250]io(0)/inpad(0)"input
D

LUT__41087efllogic"*

LUT__41087efl(0)/lut4(0)/lut(1)"names
D

LUT__41095efllogic"*

LUT__41095efl(0)/lut4(0)/lut(1)"names
D

LUT__41099efllogic"*

LUT__41099efl(0)/lut4(0)/lut(1)"names
D

LUT__41103efllogic"*

LUT__41103efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[70]iooutpad".
DdrCtrl_WDATA_1[70]io(0)/outpad(1)"output
D

LUT__41111efllogic"*

LUT__41111efl(0)/lut4(0)/lut(1)"names
D

LUT__41115efllogic"*

LUT__41115efl(0)/lut4(0)/lut(1)"names
D

LUT__41119efllogic"*

LUT__41119efl(0)/lut4(0)/lut(1)"names
D

LUT__41127efllogic"*

LUT__41127efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[71]iooutpad".
DdrCtrl_WDATA_1[71]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[251]ioinpad"-
DdrCtrl_RDATA_0[251]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[149]iooutpad"/
DdrCtrl_WDATA_0[149]io(0)/outpad(1)"output
D

LUT__41131efllogic"*

LUT__41131efl(0)/lut4(0)/lut(1)"names
D

LUT__41143efllogic"*

LUT__41143efl(0)/lut4(0)/lut(1)"names
D

LUT__41147efllogic"*

LUT__41147efl(0)/lut4(0)/lut(1)"names
D

LUT__41151efllogic"*

LUT__41151efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_WDATA_1[72]iooutpad".
DdrCtrl_WDATA_1[72]io(0)/outpad(1)"output
[
U1_DdrTest/add_54/i10efl
arithmetic"1
U1_DdrTest/add_54/i10efl(0)/adder(1)"EFX_ADD
D

LUT__41159efllogic"*

LUT__41159efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_54/i11efl
arithmetic"1
U1_DdrTest/add_54/i11efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i12efl
arithmetic"1
U1_DdrTest/add_54/i12efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i13efl
arithmetic"1
U1_DdrTest/add_54/i13efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i14efl
arithmetic"1
U1_DdrTest/add_54/i14efl(0)/adder(1)"EFX_ADD
D

LUT__41163efllogic"*

LUT__41163efl(0)/lut4(0)/lut(1)"names
D

LUT__41167efllogic"*

LUT__41167efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_54/i15efl
arithmetic"1
U1_DdrTest/add_54/i15efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i16efl
arithmetic"1
U1_DdrTest/add_54/i16efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i17efl
arithmetic"1
U1_DdrTest/add_54/i17efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i18efl
arithmetic"1
U1_DdrTest/add_54/i18efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i19efl
arithmetic"1
U1_DdrTest/add_54/i19efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i20efl
arithmetic"1
U1_DdrTest/add_54/i20efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i21efl
arithmetic"1
U1_DdrTest/add_54/i21efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i22efl
arithmetic"1
U1_DdrTest/add_54/i22efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[73]iooutpad".
DdrCtrl_WDATA_1[73]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[252]ioinpad"-
DdrCtrl_RDATA_0[252]io(0)/inpad(0)"input
D

LUT__41175efllogic"*

LUT__41175efl(0)/lut4(0)/lut(1)"names
D

LUT__41179efllogic"*

LUT__41179efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_54/i23efl
arithmetic"1
U1_DdrTest/add_54/i23efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i24efl
arithmetic"1
U1_DdrTest/add_54/i24efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i25efl
arithmetic"1
U1_DdrTest/add_54/i25efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i26efl
arithmetic"1
U1_DdrTest/add_54/i26efl(0)/adder(1)"EFX_ADD
D

LUT__41183efllogic"*

LUT__41183efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_54/i27efl
arithmetic"1
U1_DdrTest/add_54/i27efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i28efl
arithmetic"1
U1_DdrTest/add_54/i28efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i29efl
arithmetic"1
U1_DdrTest/add_54/i29efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i30efl
arithmetic"1
U1_DdrTest/add_54/i30efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i31efl
arithmetic"1
U1_DdrTest/add_54/i31efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_54/i32efl
arithmetic"1
U1_DdrTest/add_54/i32efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_56/i3efl
arithmetic"0
U1_DdrTest/add_56/i3efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_56/i4efl
arithmetic"0
U1_DdrTest/add_56/i4efl(0)/adder(1)"EFX_ADD
D

LUT__41191efllogic"*

LUT__41191efl(0)/lut4(0)/lut(1)"names
Y
U1_DdrTest/add_56/i5efl
arithmetic"0
U1_DdrTest/add_56/i5efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_56/i6efl
arithmetic"0
U1_DdrTest/add_56/i6efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_56/i7efl
arithmetic"0
U1_DdrTest/add_56/i7efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_56/i8efl
arithmetic"0
U1_DdrTest/add_56/i8efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[74]iooutpad".
DdrCtrl_WDATA_1[74]io(0)/outpad(1)"output
D

LUT__41195efllogic"*

LUT__41195efl(0)/lut4(0)/lut(1)"names
D

LUT__41199efllogic"*

LUT__41199efl(0)/lut4(0)/lut(1)"names
Y
U1_DdrTest/add_56/i9efl
arithmetic"0
U1_DdrTest/add_56/i9efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_56/i10efl
arithmetic"1
U1_DdrTest/add_56/i10efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_56/i11efl
arithmetic"1
U1_DdrTest/add_56/i11efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_56/i12efl
arithmetic"1
U1_DdrTest/add_56/i12efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_56/i13efl
arithmetic"1
U1_DdrTest/add_56/i13efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_56/i14efl
arithmetic"1
U1_DdrTest/add_56/i14efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_56/i15efl
arithmetic"1
U1_DdrTest/add_56/i15efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_56/i16efl
arithmetic"1
U1_DdrTest/add_56/i16efl(0)/adder(1)"EFX_ADD
D

LUT__41207efllogic"*

LUT__41207efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_56/i17efl
arithmetic"1
U1_DdrTest/add_56/i17efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_56/i18efl
arithmetic"1
U1_DdrTest/add_56/i18efl(0)/adder(1)"EFX_ADD
D

LUT__41211efllogic"*

LUT__41211efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_56/i19efl
arithmetic"1
U1_DdrTest/add_56/i19efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_56/i20efl
arithmetic"1
U1_DdrTest/add_56/i20efl(0)/adder(1)"EFX_ADD
D

LUT__41215efllogic"*

LUT__41215efl(0)/lut4(0)/lut(1)"names
Y
U1_DdrTest/add_57/i7efl
arithmetic"0
U1_DdrTest/add_57/i7efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_57/i8efl
arithmetic"0
U1_DdrTest/add_57/i8efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_57/i9efl
arithmetic"0
U1_DdrTest/add_57/i9efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i10efl
arithmetic"1
U1_DdrTest/add_57/i10efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[75]iooutpad".
DdrCtrl_WDATA_1[75]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[253]ioinpad"-
DdrCtrl_RDATA_0[253]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[150]iooutpad"/
DdrCtrl_WDATA_0[150]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[244]iooutpad"/
DdrCtrl_WDATA_0[244]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_0[9]iooutpad"-
DdrCtrl_AADDR_0[9]io(0)/outpad(1)"output
D

LUT__41223efllogic"*

LUT__41223efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_57/i11efl
arithmetic"1
U1_DdrTest/add_57/i11efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i12efl
arithmetic"1
U1_DdrTest/add_57/i12efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i13efl
arithmetic"1
U1_DdrTest/add_57/i13efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i14efl
arithmetic"1
U1_DdrTest/add_57/i14efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i15efl
arithmetic"1
U1_DdrTest/add_57/i15efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i16efl
arithmetic"1
U1_DdrTest/add_57/i16efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i17efl
arithmetic"1
U1_DdrTest/add_57/i17efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i18efl
arithmetic"1
U1_DdrTest/add_57/i18efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i19efl
arithmetic"1
U1_DdrTest/add_57/i19efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i20efl
arithmetic"1
U1_DdrTest/add_57/i20efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i21efl
arithmetic"1
U1_DdrTest/add_57/i21efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i22efl
arithmetic"1
U1_DdrTest/add_57/i22efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i23efl
arithmetic"1
U1_DdrTest/add_57/i23efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i24efl
arithmetic"1
U1_DdrTest/add_57/i24efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i25efl
arithmetic"1
U1_DdrTest/add_57/i25efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i26efl
arithmetic"1
U1_DdrTest/add_57/i26efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[76]iooutpad".
DdrCtrl_WDATA_1[76]io(0)/outpad(1)"output
D

LUT__41243efllogic"*

LUT__41243efl(0)/lut4(0)/lut(1)"names
D

LUT__41247efllogic"*

LUT__41247efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_57/i27efl
arithmetic"1
U1_DdrTest/add_57/i27efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i28efl
arithmetic"1
U1_DdrTest/add_57/i28efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i29efl
arithmetic"1
U1_DdrTest/add_57/i29efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i30efl
arithmetic"1
U1_DdrTest/add_57/i30efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i31efl
arithmetic"1
U1_DdrTest/add_57/i31efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_57/i32efl
arithmetic"1
U1_DdrTest/add_57/i32efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_117/i3efl
arithmetic"1
U1_DdrTest/add_117/i3efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_117/i4efl
arithmetic"1
U1_DdrTest/add_117/i4efl(0)/adder(1)"EFX_ADD
D

LUT__41255efllogic"*

LUT__41255efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_117/i5efl
arithmetic"1
U1_DdrTest/add_117/i5efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_117/i6efl
arithmetic"1
U1_DdrTest/add_117/i6efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_117/i7efl
arithmetic"1
U1_DdrTest/add_117/i7efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_117/i8efl
arithmetic"1
U1_DdrTest/add_117/i8efl(0)/adder(1)"EFX_ADD
D

LUT__41259efllogic"*

LUT__41259efl(0)/lut4(0)/lut(1)"names
[
U1_DdrTest/add_117/i9efl
arithmetic"1
U1_DdrTest/add_117/i9efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i10efl
arithmetic"2
U1_DdrTest/add_117/i10efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i11efl
arithmetic"2
U1_DdrTest/add_117/i11efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i12efl
arithmetic"2
U1_DdrTest/add_117/i12efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[77]iooutpad".
DdrCtrl_WDATA_1[77]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[254]ioinpad"-
DdrCtrl_RDATA_0[254]io(0)/inpad(0)"input
]
U1_DdrTest/add_117/i13efl
arithmetic"2
U1_DdrTest/add_117/i13efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i14efl
arithmetic"2
U1_DdrTest/add_117/i14efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i15efl
arithmetic"2
U1_DdrTest/add_117/i15efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i16efl
arithmetic"2
U1_DdrTest/add_117/i16efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i17efl
arithmetic"2
U1_DdrTest/add_117/i17efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i18efl
arithmetic"2
U1_DdrTest/add_117/i18efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i19efl
arithmetic"2
U1_DdrTest/add_117/i19efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_117/i20efl
arithmetic"2
U1_DdrTest/add_117/i20efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_118/i7efl
arithmetic"1
U1_DdrTest/add_118/i7efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_118/i8efl
arithmetic"1
U1_DdrTest/add_118/i8efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_118/i9efl
arithmetic"1
U1_DdrTest/add_118/i9efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i10efl
arithmetic"2
U1_DdrTest/add_118/i10efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i11efl
arithmetic"2
U1_DdrTest/add_118/i11efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i12efl
arithmetic"2
U1_DdrTest/add_118/i12efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i13efl
arithmetic"2
U1_DdrTest/add_118/i13efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i14efl
arithmetic"2
U1_DdrTest/add_118/i14efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[78]iooutpad".
DdrCtrl_WDATA_1[78]io(0)/outpad(1)"output
D

LUT__41301efllogic"*

LUT__41301efl(0)/lut4(0)/lut(1)"names
]
U1_DdrTest/add_118/i15efl
arithmetic"2
U1_DdrTest/add_118/i15efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i16efl
arithmetic"2
U1_DdrTest/add_118/i16efl(0)/adder(1)"EFX_ADD
D

LUT__41305efllogic"*

LUT__41305efl(0)/lut4(0)/lut(1)"names
]
U1_DdrTest/add_118/i17efl
arithmetic"2
U1_DdrTest/add_118/i17efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i18efl
arithmetic"2
U1_DdrTest/add_118/i18efl(0)/adder(1)"EFX_ADD
D

LUT__41309efllogic"*

LUT__41309efl(0)/lut4(0)/lut(1)"names
]
U1_DdrTest/add_118/i19efl
arithmetic"2
U1_DdrTest/add_118/i19efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i20efl
arithmetic"2
U1_DdrTest/add_118/i20efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i21efl
arithmetic"2
U1_DdrTest/add_118/i21efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i22efl
arithmetic"2
U1_DdrTest/add_118/i22efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i23efl
arithmetic"2
U1_DdrTest/add_118/i23efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i24efl
arithmetic"2
U1_DdrTest/add_118/i24efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i25efl
arithmetic"2
U1_DdrTest/add_118/i25efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i26efl
arithmetic"2
U1_DdrTest/add_118/i26efl(0)/adder(1)"EFX_ADD
D

LUT__41317efllogic"*

LUT__41317efl(0)/lut4(0)/lut(1)"names
]
U1_DdrTest/add_118/i27efl
arithmetic"2
U1_DdrTest/add_118/i27efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i28efl
arithmetic"2
U1_DdrTest/add_118/i28efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i29efl
arithmetic"2
U1_DdrTest/add_118/i29efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i30efl
arithmetic"2
U1_DdrTest/add_118/i30efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[79]iooutpad".
DdrCtrl_WDATA_1[79]io(0)/outpad(1)"output
P
DdrCtrl_RDATA_0[255]ioinpad"-
DdrCtrl_RDATA_0[255]io(0)/inpad(0)"input
S
DdrCtrl_WDATA_0[151]iooutpad"/
DdrCtrl_WDATA_0[151]io(0)/outpad(1)"output
D

LUT__41321efllogic"*

LUT__41321efl(0)/lut4(0)/lut(1)"names
D

LUT__41325efllogic"*

LUT__41325efl(0)/lut4(0)/lut(1)"names
]
U1_DdrTest/add_118/i31efl
arithmetic"2
U1_DdrTest/add_118/i31efl(0)/adder(1)"EFX_ADD
]
U1_DdrTest/add_118/i32efl
arithmetic"2
U1_DdrTest/add_118/i32efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_40/add_2/i2efl
arithmetic"6
U1_DdrTest/sub_40/add_2/i2efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_40/add_2/i3efl
arithmetic"6
U1_DdrTest/sub_40/add_2/i3efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_40/add_2/i4efl
arithmetic"6
U1_DdrTest/sub_40/add_2/i4efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_40/add_2/i5efl
arithmetic"6
U1_DdrTest/sub_40/add_2/i5efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_40/add_2/i6efl
arithmetic"6
U1_DdrTest/sub_40/add_2/i6efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_40/add_2/i7efl
arithmetic"6
U1_DdrTest/sub_40/add_2/i7efl(0)/adder(1)"EFX_ADD
D

LUT__41333efllogic"*

LUT__41333efl(0)/lut4(0)/lut(1)"names
D

LUT__41337efllogic"*

LUT__41337efl(0)/lut4(0)/lut(1)"names
e
U1_DdrTest/sub_40/add_2/i8efl
arithmetic"6
U1_DdrTest/sub_40/add_2/i8efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_40/add_2/i9efl
arithmetic"6
U1_DdrTest/sub_40/add_2/i9efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i10efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i10efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i11efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41341efllogic"*

LUT__41341efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_40/add_2/i12efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i12efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i13efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i13efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i14efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i14efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i15efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i15efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[80]iooutpad".
DdrCtrl_WDATA_1[80]io(0)/outpad(1)"output
g
U1_DdrTest/sub_40/add_2/i16efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i16efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i17efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i17efl(0)/adder(1)"EFX_ADD
D

LUT__41349efllogic"*

LUT__41349efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_40/add_2/i18efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i18efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i19efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i19efl(0)/adder(1)"EFX_ADD
D

LUT__41353efllogic"*

LUT__41353efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_40/add_2/i20efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i20efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i21efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i21efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i22efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i22efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i23efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i23efl(0)/adder(1)"EFX_ADD
D

LUT__41357efllogic"*

LUT__41357efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_40/add_2/i24efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i24efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i25efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i25efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i26efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i26efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i27efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i27efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i28efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i28efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i29efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i29efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i30efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i30efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_40/add_2/i31efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i31efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[81]iooutpad".
DdrCtrl_WDATA_1[81]io(0)/outpad(1)"output
H
DdrCtrl_WREADY_0ioinpad")
DdrCtrl_WREADY_0io(0)/inpad(0)"input
D

LUT__41365efllogic"*

LUT__41365efl(0)/lut4(0)/lut(1)"names
D

LUT__41369efllogic"*

LUT__41369efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_40/add_2/i32efl
arithmetic"7
U1_DdrTest/sub_40/add_2/i32efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i10efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i10efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i11efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i11efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i12efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i12efl(0)/adder(1)"EFX_ADD
D

LUT__41373efllogic"*

LUT__41373efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_63/add_2/i13efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i13efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i14efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i14efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i15efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i15efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i16efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i16efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i17efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i17efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i18efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i18efl(0)/adder(1)"EFX_ADD
D

LUT__41381efllogic"*

LUT__41381efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_63/add_2/i19efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i19efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i20efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i20efl(0)/adder(1)"EFX_ADD
D

LUT__41385efllogic"*

LUT__41385efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_63/add_2/i21efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i21efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i22efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i22efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i23efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i23efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i24efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i24efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[82]iooutpad".
DdrCtrl_WDATA_1[82]io(0)/outpad(1)"output
D

LUT__41389efllogic"*

LUT__41389efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_63/add_2/i25efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i25efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i26efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i26efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i27efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i27efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i28efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i28efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i29efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i29efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i30efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i30efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i31efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i31efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_63/add_2/i32efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i32efl(0)/adder(1)"EFX_ADD
D

LUT__41397efllogic"*

LUT__41397efl(0)/lut4(0)/lut(1)"names
D

LUT__41401efllogic"*

LUT__41401efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_63/add_2/i33efl
arithmetic"7
U1_DdrTest/sub_63/add_2/i33efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_64/add_2/i2efl
arithmetic"6
U1_DdrTest/sub_64/add_2/i2efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_64/add_2/i3efl
arithmetic"6
U1_DdrTest/sub_64/add_2/i3efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_64/add_2/i4efl
arithmetic"6
U1_DdrTest/sub_64/add_2/i4efl(0)/adder(1)"EFX_ADD
D

LUT__41405efllogic"*

LUT__41405efl(0)/lut4(0)/lut(1)"names
e
U1_DdrTest/sub_64/add_2/i5efl
arithmetic"6
U1_DdrTest/sub_64/add_2/i5efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_64/add_2/i6efl
arithmetic"6
U1_DdrTest/sub_64/add_2/i6efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_64/add_2/i7efl
arithmetic"6
U1_DdrTest/sub_64/add_2/i7efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_64/add_2/i8efl
arithmetic"6
U1_DdrTest/sub_64/add_2/i8efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[83]iooutpad".
DdrCtrl_WDATA_1[83]io(0)/outpad(1)"output
K
DdrCtrl_WVALID_0iooutpad"+
DdrCtrl_WVALID_0io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[152]iooutpad"/
DdrCtrl_WDATA_0[152]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[245]iooutpad"/
DdrCtrl_WDATA_0[245]io(0)/outpad(1)"output
D

LUT__41413efllogic"*

LUT__41413efl(0)/lut4(0)/lut(1)"names
e
U1_DdrTest/sub_64/add_2/i9efl
arithmetic"6
U1_DdrTest/sub_64/add_2/i9efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_64/add_2/i10efl
arithmetic"7
U1_DdrTest/sub_64/add_2/i10efl(0)/adder(1)"EFX_ADD
D

LUT__41417efllogic"*

LUT__41417efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_64/add_2/i11efl
arithmetic"7
U1_DdrTest/sub_64/add_2/i11efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_64/add_2/i12efl
arithmetic"7
U1_DdrTest/sub_64/add_2/i12efl(0)/adder(1)"EFX_ADD
D

LUT__41421efllogic"*

LUT__41421efl(0)/lut4(0)/lut(1)"names
e
U1_DdrTest/sub_69/add_2/i2efl
arithmetic"6
U1_DdrTest/sub_69/add_2/i2efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_69/add_2/i3efl
arithmetic"6
U1_DdrTest/sub_69/add_2/i3efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_69/add_2/i4efl
arithmetic"6
U1_DdrTest/sub_69/add_2/i4efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_69/add_2/i5efl
arithmetic"6
U1_DdrTest/sub_69/add_2/i5efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_69/add_2/i6efl
arithmetic"6
U1_DdrTest/sub_69/add_2/i6efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_69/add_2/i7efl
arithmetic"6
U1_DdrTest/sub_69/add_2/i7efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_69/add_2/i8efl
arithmetic"6
U1_DdrTest/sub_69/add_2/i8efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_69/add_2/i9efl
arithmetic"6
U1_DdrTest/sub_69/add_2/i9efl(0)/adder(1)"EFX_ADD
D

LUT__41429efllogic"*

LUT__41429efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_69/add_2/i10efl
arithmetic"7
U1_DdrTest/sub_69/add_2/i10efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_69/add_2/i11efl
arithmetic"7
U1_DdrTest/sub_69/add_2/i11efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_69/add_2/i12efl
arithmetic"7
U1_DdrTest/sub_69/add_2/i12efl(0)/adder(1)"EFX_ADD
s
!U1_DdrTest/U1_DdrWrCtrl/add_46/i7efl
arithmetic"=
!U1_DdrTest/U1_DdrWrCtrl/add_46/i7efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[84]iooutpad".
DdrCtrl_WDATA_1[84]io(0)/outpad(1)"output
D

LUT__41437efllogic"*

LUT__41437efl(0)/lut4(0)/lut(1)"names
s
!U1_DdrTest/U1_DdrWrCtrl/add_46/i8efl
arithmetic"=
!U1_DdrTest/U1_DdrWrCtrl/add_46/i8efl(0)/adder(1)"EFX_ADD
s
!U1_DdrTest/U1_DdrWrCtrl/add_46/i9efl
arithmetic"=
!U1_DdrTest/U1_DdrWrCtrl/add_46/i9efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i10efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i10efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i11efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i11efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i12efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i12efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i13efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i13efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i14efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i14efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i15efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i15efl(0)/adder(1)"EFX_ADD
D

LUT__41445efllogic"*

LUT__41445efl(0)/lut4(0)/lut(1)"names
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i16efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i16efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i17efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i17efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i18efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i18efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i19efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i19efl(0)/adder(1)"EFX_ADD
D

LUT__41449efllogic"*

LUT__41449efl(0)/lut4(0)/lut(1)"names
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i20efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i20efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i21efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i21efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i22efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i22efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i23efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i23efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[85]iooutpad".
DdrCtrl_WDATA_1[85]io(0)/outpad(1)"output
I
DdrCtrl_WLAST_0iooutpad"*
DdrCtrl_WLAST_0io(0)/outpad(1)"output
D

LUT__41453efllogic"*

LUT__41453efl(0)/lut4(0)/lut(1)"names
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i24efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i24efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i25efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i25efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i26efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i26efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i27efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i27efl(0)/adder(1)"EFX_ADD
D

LUT__41461efllogic"*

LUT__41461efl(0)/lut4(0)/lut(1)"names
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i28efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i28efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i29efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i29efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i30efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i30efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i31efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i31efl(0)/adder(1)"EFX_ADD
D

LUT__41465efllogic"*

LUT__41465efl(0)/lut4(0)/lut(1)"names
D

LUT__41469efllogic"*

LUT__41469efl(0)/lut4(0)/lut(1)"names
u
"U1_DdrTest/U1_DdrWrCtrl/add_46/i32efl
arithmetic">
"U1_DdrTest/U1_DdrWrCtrl/add_46/i32efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i2efl
arithmetic"C
'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i2efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i3efl
arithmetic"C
'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i3efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i4efl
arithmetic"C
'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i4efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i5efl
arithmetic"C
'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i5efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i6efl
arithmetic"C
'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i6efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i7efl
arithmetic"C
'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i7efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i8efl
arithmetic"C
'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i8efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[86]iooutpad".
DdrCtrl_WDATA_1[86]io(0)/outpad(1)"output
D

LUT__41477efllogic"*

LUT__41477efl(0)/lut4(0)/lut(1)"names
D

LUT__41481efllogic"*

LUT__41481efl(0)/lut4(0)/lut(1)"names
D

LUT__41485efllogic"*

LUT__41485efl(0)/lut4(0)/lut(1)"names
w
#U1_DdrTest/U1_DdrWrDataGen/add_3/i6eft
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_3/i6eft(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_3/i7eft
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_3/i7eft(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_3/i8eft
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_3/i8eft(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_3/i9eft
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_3/i9eft(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U1_DdrWrDataGen/add_3/i10eft
arithmetic"@
$U1_DdrTest/U1_DdrWrDataGen/add_3/i10eft(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U1_DdrWrDataGen/add_3/i11eft
arithmetic"@
$U1_DdrTest/U1_DdrWrDataGen/add_3/i11eft(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U1_DdrWrDataGen/add_3/i12eft
arithmetic"@
$U1_DdrTest/U1_DdrWrDataGen/add_3/i12eft(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U1_DdrWrDataGen/add_3/i13eft
arithmetic"@
$U1_DdrTest/U1_DdrWrDataGen/add_3/i13eft(0)/adder(1)"EFX_ADD
D

LUT__41493efllogic"*

LUT__41493efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U1_DdrWrDataGen/add_3/i14eft
arithmetic"@
$U1_DdrTest/U1_DdrWrDataGen/add_3/i14eft(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U1_DdrWrDataGen/add_3/i15eft
arithmetic"@
$U1_DdrTest/U1_DdrWrDataGen/add_3/i15eft(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U1_DdrWrDataGen/add_3/i16eft
arithmetic"@
$U1_DdrTest/U1_DdrWrDataGen/add_3/i16eft(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_5/i3efl
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_5/i3efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[87]iooutpad".
DdrCtrl_WDATA_1[87]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[0]iooutpad"-
DdrCtrl_WSTRB_0[0]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[153]iooutpad"/
DdrCtrl_WDATA_0[153]io(0)/outpad(1)"output
D

LUT__41497efllogic"*

LUT__41497efl(0)/lut4(0)/lut(1)"names
D

LUT__41501efllogic"*

LUT__41501efl(0)/lut4(0)/lut(1)"names
w
#U1_DdrTest/U1_DdrWrDataGen/add_5/i4efl
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_5/i4efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_5/i5efl
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_5/i5efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_5/i6efl
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_5/i6efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_5/i7efl
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_5/i7efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_5/i8efl
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_5/i8efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_5/i9efl
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_5/i9efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U1_DdrWrDataGen/add_5/i10efl
arithmetic"@
$U1_DdrTest/U1_DdrWrDataGen/add_5/i10efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U1_DdrWrDataGen/add_5/i11efl
arithmetic"@
$U1_DdrTest/U1_DdrWrDataGen/add_5/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41509efllogic"*

LUT__41509efl(0)/lut4(0)/lut(1)"names
D

LUT__41513efllogic"*

LUT__41513efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_105/i6eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_105/i6eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_105/i7eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_105/i7eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_105/i8eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_105/i8eft(0)/adder(1)"EFX_ADD
D

LUT__41517efllogic"*

LUT__41517efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_105/i9eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_105/i9eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_105/i10eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_105/i10eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_105/i11eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_105/i11eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_105/i12eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_105/i12eft(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[88]iooutpad".
DdrCtrl_WDATA_1[88]io(0)/outpad(1)"output
}
&U1_DdrTest/U1_DdrWrDataGen/add_105/i13eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_105/i13eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_105/i14eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_105/i14eft(0)/adder(1)"EFX_ADD
D

LUT__41525efllogic"*

LUT__41525efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_105/i15eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_105/i15eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_105/i16eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_105/i16eft(0)/adder(1)"EFX_ADD
D

LUT__41529efllogic"*

LUT__41529efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_106/i3efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_106/i3efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_106/i4efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_106/i4efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_106/i5efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_106/i5efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_106/i6efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_106/i6efl(0)/adder(1)"EFX_ADD
D

LUT__41533efllogic"*

LUT__41533efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_106/i7efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_106/i7efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_106/i8efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_106/i8efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_106/i9efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_106/i9efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_106/i10efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_106/i10efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_106/i11efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_106/i11efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_206/i6eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_206/i6eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_206/i7eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_206/i7eft(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[89]iooutpad".
DdrCtrl_WDATA_1[89]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[1]iooutpad"-
DdrCtrl_WSTRB_0[1]io(0)/outpad(1)"output
D

LUT__41541efllogic"*

LUT__41541efl(0)/lut4(0)/lut(1)"names
D

LUT__41545efllogic"*

LUT__41545efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_206/i8eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_206/i8eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_206/i9eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_206/i9eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_206/i10eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_206/i10eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_206/i11eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_206/i11eft(0)/adder(1)"EFX_ADD
D

LUT__41549efllogic"*

LUT__41549efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_206/i12eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_206/i12eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_206/i13eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_206/i13eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_206/i14eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_206/i14eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_206/i15eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_206/i15eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_206/i16eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_206/i16eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_207/i3efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_207/i3efl(0)/adder(1)"EFX_ADD
D

LUT__41557efllogic"*

LUT__41557efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_207/i4efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_207/i4efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_207/i5efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_207/i5efl(0)/adder(1)"EFX_ADD
D

LUT__41561efllogic"*

LUT__41561efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_207/i6efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_207/i6efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_207/i7efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_207/i7efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_207/i8efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_207/i8efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_207/i9efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_207/i9efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[90]iooutpad".
DdrCtrl_WDATA_1[90]io(0)/outpad(1)"output
D

LUT__41565efllogic"*

LUT__41565efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_207/i10efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_207/i10efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_207/i11efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_207/i11efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_307/i6eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_307/i6eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_307/i7eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_307/i7eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_307/i8eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_307/i8eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_307/i9eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_307/i9eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_307/i10eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_307/i10eft(0)/adder(1)"EFX_ADD
D

LUT__41573efllogic"*

LUT__41573efl(0)/lut4(0)/lut(1)"names
D

LUT__41577efllogic"*

LUT__41577efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_307/i11eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_307/i11eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_307/i12eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_307/i12eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_307/i13eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_307/i13eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_307/i14eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_307/i14eft(0)/adder(1)"EFX_ADD
D

LUT__41581efllogic"*

LUT__41581efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_307/i15eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_307/i15eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_307/i16eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_307/i16eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_308/i3efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_308/i3efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_308/i4efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_308/i4efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[91]iooutpad".
DdrCtrl_WDATA_1[91]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[2]iooutpad"-
DdrCtrl_WSTRB_0[2]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[154]iooutpad"/
DdrCtrl_WDATA_0[154]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[246]iooutpad"/
DdrCtrl_WDATA_0[246]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[10]iooutpad".
DdrCtrl_AADDR_0[10]io(0)/outpad(1)"output
K
DdrCtrl_AID_0[1]iooutpad"+
DdrCtrl_AID_0[1]io(0)/outpad(1)"output
D

LUT__41589efllogic"*

LUT__41589efl(0)/lut4(0)/lut(1)"names
D

LUT__41593efllogic"*

LUT__41593efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_308/i5efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_308/i5efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_308/i6efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_308/i6efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_308/i7efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_308/i7efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_308/i8efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_308/i8efl(0)/adder(1)"EFX_ADD
D

LUT__41597efllogic"*

LUT__41597efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_308/i9efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_308/i9efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_308/i10efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_308/i10efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_308/i11efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_308/i11efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_408/i6efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_408/i6efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_408/i7efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_408/i7efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_408/i8efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_408/i8efl(0)/adder(1)"EFX_ADD
D

LUT__41605efllogic"*

LUT__41605efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_408/i9efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_408/i9efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_408/i10efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_408/i10efl(0)/adder(1)"EFX_ADD
D

LUT__41609efllogic"*

LUT__41609efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_408/i11efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_408/i11efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_408/i12efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_408/i12efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_408/i13efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_408/i13efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_408/i14efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_408/i14efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[92]iooutpad".
DdrCtrl_WDATA_1[92]io(0)/outpad(1)"output
D

LUT__41613efllogic"*

LUT__41613efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_408/i15efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_408/i15efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_408/i16efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_408/i16efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_409/i3efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_409/i3efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_409/i4efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_409/i4efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_409/i5efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_409/i5efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_409/i6efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_409/i6efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_409/i7efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_409/i7efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_409/i8efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_409/i8efl(0)/adder(1)"EFX_ADD
D

LUT__41621efllogic"*

LUT__41621efl(0)/lut4(0)/lut(1)"names
D

LUT__41625efllogic"*

LUT__41625efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_409/i9efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_409/i9efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_409/i10efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_409/i10efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_409/i11efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_409/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41629efllogic"*

LUT__41629efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_509/i6eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_509/i6eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_509/i7eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_509/i7eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_509/i8eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_509/i8eft(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[93]iooutpad".
DdrCtrl_WDATA_1[93]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[3]iooutpad"-
DdrCtrl_WSTRB_0[3]io(0)/outpad(1)"output
D

LUT__41637efllogic"*

LUT__41637efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_509/i9eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_509/i9eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_509/i10eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_509/i10eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_509/i11eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_509/i11eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_509/i12eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_509/i12eft(0)/adder(1)"EFX_ADD
D

LUT__41641efllogic"*

LUT__41641efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_509/i13eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_509/i13eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_509/i14eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_509/i14eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_509/i15eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_509/i15eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_509/i16eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_509/i16eft(0)/adder(1)"EFX_ADD
D

LUT__41645efllogic"*

LUT__41645efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_510/i3efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_510/i3efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_510/i4efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_510/i4efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_510/i5efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_510/i5efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_510/i6efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_510/i6efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_510/i7efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_510/i7efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_510/i8efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_510/i8efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_510/i9efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_510/i9efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_510/i10efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_510/i10efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[94]iooutpad".
DdrCtrl_WDATA_1[94]io(0)/outpad(1)"output
D

LUT__41653efllogic"*

LUT__41653efl(0)/lut4(0)/lut(1)"names
D

LUT__41657efllogic"*

LUT__41657efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_510/i11efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_510/i11efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_610/i6eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_610/i6eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_610/i7eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_610/i7eft(0)/adder(1)"EFX_ADD
D

LUT__41661efllogic"*

LUT__41661efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_610/i8eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_610/i8eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_610/i9eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_610/i9eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_610/i10eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_610/i10eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_610/i11eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_610/i11eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_610/i12eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_610/i12eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_610/i13eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_610/i13eft(0)/adder(1)"EFX_ADD
D

LUT__41669efllogic"*

LUT__41669efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_610/i14eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_610/i14eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_610/i15eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_610/i15eft(0)/adder(1)"EFX_ADD
D

LUT__41673efllogic"*

LUT__41673efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_610/i16eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_610/i16eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_611/i3efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_611/i3efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_611/i4efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_611/i4efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_611/i5efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_611/i5efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[95]iooutpad".
DdrCtrl_WDATA_1[95]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[4]iooutpad"-
DdrCtrl_WSTRB_0[4]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[155]iooutpad"/
DdrCtrl_WDATA_0[155]io(0)/outpad(1)"output
D

LUT__41677efllogic"*

LUT__41677efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_611/i6efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_611/i6efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_611/i7efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_611/i7efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_611/i8efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_611/i8efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_611/i9efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_611/i9efl(0)/adder(1)"EFX_ADD
D

LUT__41685efllogic"*

LUT__41685efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_611/i10efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_611/i10efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_611/i11efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_611/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41689efllogic"*

LUT__41689efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_711/i6eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_711/i6eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_711/i7eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_711/i7eft(0)/adder(1)"EFX_ADD
D

LUT__41693efllogic"*

LUT__41693efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_711/i8eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_711/i8eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_711/i9eft
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_711/i9eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_711/i10eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_711/i10eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_711/i11eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_711/i11eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_711/i12eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_711/i12eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_711/i13eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_711/i13eft(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[96]iooutpad".
DdrCtrl_WDATA_1[96]io(0)/outpad(1)"output
D

LUT__41701efllogic"*

LUT__41701efl(0)/lut4(0)/lut(1)"names
}
&U1_DdrTest/U1_DdrWrDataGen/add_711/i14eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_711/i14eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_711/i15eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_711/i15eft(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_711/i16eft
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_711/i16eft(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_712/i3efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_712/i3efl(0)/adder(1)"EFX_ADD
D

LUT__41705efllogic"*

LUT__41705efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_712/i4efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_712/i4efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_712/i5efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_712/i5efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_712/i6efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_712/i6efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_712/i7efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_712/i7efl(0)/adder(1)"EFX_ADD
D

LUT__41709efllogic"*

LUT__41709efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_712/i8efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_712/i8efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_712/i9efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_712/i9efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_712/i10efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_712/i10efl(0)/adder(1)"EFX_ADD
}
&U1_DdrTest/U1_DdrWrDataGen/add_712/i11efl
arithmetic"B
&U1_DdrTest/U1_DdrWrDataGen/add_712/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41717efllogic"*

LUT__41717efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_101/add_2/i2efl
arithmetic"7
U1_DdrTest/sub_101/add_2/i2efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_101/add_2/i3efl
arithmetic"7
U1_DdrTest/sub_101/add_2/i3efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_101/add_2/i4efl
arithmetic"7
U1_DdrTest/sub_101/add_2/i4efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_101/add_2/i5efl
arithmetic"7
U1_DdrTest/sub_101/add_2/i5efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[97]iooutpad".
DdrCtrl_WDATA_1[97]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[5]iooutpad"-
DdrCtrl_WSTRB_0[5]io(0)/outpad(1)"output
D

LUT__41721efllogic"*

LUT__41721efl(0)/lut4(0)/lut(1)"names
D

LUT__41725efllogic"*

LUT__41725efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_101/add_2/i6efl
arithmetic"7
U1_DdrTest/sub_101/add_2/i6efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_101/add_2/i7efl
arithmetic"7
U1_DdrTest/sub_101/add_2/i7efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_101/add_2/i8efl
arithmetic"7
U1_DdrTest/sub_101/add_2/i8efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_101/add_2/i9efl
arithmetic"7
U1_DdrTest/sub_101/add_2/i9efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i10efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i10efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i11efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i11efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i12efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i12efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i13efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i13efl(0)/adder(1)"EFX_ADD
D

LUT__41733efllogic"*

LUT__41733efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_101/add_2/i14efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i14efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i15efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i15efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i16efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i16efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i17efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i17efl(0)/adder(1)"EFX_ADD
D

LUT__41737efllogic"*

LUT__41737efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_101/add_2/i18efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i18efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i19efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i19efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i20efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i20efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i21efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i21efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[98]iooutpad".
DdrCtrl_WDATA_1[98]io(0)/outpad(1)"output
D

LUT__41741efllogic"*

LUT__41741efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_101/add_2/i22efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i22efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i23efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i23efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i24efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i24efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i25efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i25efl(0)/adder(1)"EFX_ADD
D

LUT__41749efllogic"*

LUT__41749efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_101/add_2/i26efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i26efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i27efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i27efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i28efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i28efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i29efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i29efl(0)/adder(1)"EFX_ADD
D

LUT__41753efllogic"*

LUT__41753efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_101/add_2/i30efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i30efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_101/add_2/i31efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i31efl(0)/adder(1)"EFX_ADD
D

LUT__41757efllogic"*

LUT__41757efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_101/add_2/i32efl
arithmetic"8
U1_DdrTest/sub_101/add_2/i32efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i10efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i10efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i11efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i11efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i12efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i12efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i13efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i13efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i14efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i14efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_WDATA_1[99]iooutpad".
DdrCtrl_WDATA_1[99]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[6]iooutpad"-
DdrCtrl_WSTRB_0[6]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[156]iooutpad"/
DdrCtrl_WDATA_0[156]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[247]iooutpad"/
DdrCtrl_WDATA_0[247]io(0)/outpad(1)"output
D

LUT__41765efllogic"*

LUT__41765efl(0)/lut4(0)/lut(1)"names
D

LUT__41769efllogic"*

LUT__41769efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_124/add_2/i15efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i15efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i16efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i16efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i17efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i17efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i18efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i18efl(0)/adder(1)"EFX_ADD
D

LUT__41773efllogic"*

LUT__41773efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_124/add_2/i19efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i19efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i20efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i20efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i21efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i21efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i22efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i22efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i23efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i23efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i24efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i24efl(0)/adder(1)"EFX_ADD
D

LUT__41781efllogic"*

LUT__41781efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_124/add_2/i25efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i25efl(0)/adder(1)"EFX_ADD
á
+edb_top_inst/debug_hub_inst/sub_28/add_2/i1efl
arithmetic"G
+edb_top_inst/debug_hub_inst/sub_28/add_2/i1efl(0)/adder(1)"EFX_ADD
D

LUT__41785efllogic"*

LUT__41785efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_124/add_2/i26efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i26efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i27efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i27efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i28efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i28efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i29efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i29efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[100]iooutpad"/
DdrCtrl_WDATA_1[100]io(0)/outpad(1)"output
D

LUT__41789efllogic"*

LUT__41789efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_124/add_2/i30efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i30efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i31efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i31efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i32efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i32efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_124/add_2/i33efl
arithmetic"8
U1_DdrTest/sub_124/add_2/i33efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_125/add_2/i2efl
arithmetic"7
U1_DdrTest/sub_125/add_2/i2efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_125/add_2/i3efl
arithmetic"7
U1_DdrTest/sub_125/add_2/i3efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_125/add_2/i4efl
arithmetic"7
U1_DdrTest/sub_125/add_2/i4efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_125/add_2/i5efl
arithmetic"7
U1_DdrTest/sub_125/add_2/i5efl(0)/adder(1)"EFX_ADD
D

LUT__41797efllogic"*

LUT__41797efl(0)/lut4(0)/lut(1)"names
D

LUT__41801efllogic"*

LUT__41801efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_125/add_2/i6efl
arithmetic"7
U1_DdrTest/sub_125/add_2/i6efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_125/add_2/i7efl
arithmetic"7
U1_DdrTest/sub_125/add_2/i7efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_125/add_2/i8efl
arithmetic"7
U1_DdrTest/sub_125/add_2/i8efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_125/add_2/i9efl
arithmetic"7
U1_DdrTest/sub_125/add_2/i9efl(0)/adder(1)"EFX_ADD
D

LUT__41805efllogic"*

LUT__41805efl(0)/lut4(0)/lut(1)"names
i
U1_DdrTest/sub_125/add_2/i10efl
arithmetic"8
U1_DdrTest/sub_125/add_2/i10efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_125/add_2/i11efl
arithmetic"8
U1_DdrTest/sub_125/add_2/i11efl(0)/adder(1)"EFX_ADD
i
U1_DdrTest/sub_125/add_2/i12efl
arithmetic"8
U1_DdrTest/sub_125/add_2/i12efl(0)/adder(1)"EFX_ADD
s
!U1_DdrTest/U2_DdrRdCtrl/add_59/i7efl
arithmetic"=
!U1_DdrTest/U2_DdrRdCtrl/add_59/i7efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[101]iooutpad"/
DdrCtrl_WDATA_1[101]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[7]iooutpad"-
DdrCtrl_WSTRB_0[7]io(0)/outpad(1)"output
D

LUT__41813efllogic"*

LUT__41813efl(0)/lut4(0)/lut(1)"names
s
!U1_DdrTest/U2_DdrRdCtrl/add_59/i8efl
arithmetic"=
!U1_DdrTest/U2_DdrRdCtrl/add_59/i8efl(0)/adder(1)"EFX_ADD
s
!U1_DdrTest/U2_DdrRdCtrl/add_59/i9efl
arithmetic"=
!U1_DdrTest/U2_DdrRdCtrl/add_59/i9efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i10efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i10efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i11efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41817efllogic"*

LUT__41817efl(0)/lut4(0)/lut(1)"names
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i12efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i12efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i13efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i13efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i14efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i14efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i15efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i15efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i16efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i16efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i17efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i17efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i18efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i18efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i19efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i19efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i20efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i20efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i21efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i21efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i22efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i22efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i23efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i23efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[102]iooutpad"/
DdrCtrl_WDATA_1[102]io(0)/outpad(1)"output
D

LUT__41829efllogic"*

LUT__41829efl(0)/lut4(0)/lut(1)"names
D

LUT__41833efllogic"*

LUT__41833efl(0)/lut4(0)/lut(1)"names
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i24efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i24efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i25efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i25efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i26efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i26efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i27efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i27efl(0)/adder(1)"EFX_ADD
D

LUT__41837efllogic"*

LUT__41837efl(0)/lut4(0)/lut(1)"names
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i28efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i28efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/DdrTest/vio_core_inst/add_29/i2efl
arithmetic"H
,edb_top_inst/DdrTest/vio_core_inst/add_29/i2efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i29efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i29efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i30efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i30efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i31efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i31efl(0)/adder(1)"EFX_ADD
u
"U1_DdrTest/U2_DdrRdCtrl/add_59/i32efl
arithmetic">
"U1_DdrTest/U2_DdrRdCtrl/add_59/i32efl(0)/adder(1)"EFX_ADD
D

LUT__41845efllogic"*

LUT__41845efl(0)/lut4(0)/lut(1)"names
D

LUT__41849efllogic"*

LUT__41849efl(0)/lut4(0)/lut(1)"names
S
DdrCtrl_WDATA_1[103]iooutpad"/
DdrCtrl_WDATA_1[103]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[8]iooutpad"-
DdrCtrl_WSTRB_0[8]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[157]iooutpad"/
DdrCtrl_WDATA_0[157]io(0)/outpad(1)"output
D

LUT__41853efllogic"*

LUT__41853efl(0)/lut4(0)/lut(1)"names

'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i2efl
arithmetic"C
'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i2efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i3efl
arithmetic"C
'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i3efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i4efl
arithmetic"C
'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i4efl(0)/adder(1)"EFX_ADD
D

LUT__41861efllogic"*

LUT__41861efl(0)/lut4(0)/lut(1)"names

'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i5efl
arithmetic"C
'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i5efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i6efl
arithmetic"C
'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i6efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i7efl
arithmetic"C
'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i7efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i8efl
arithmetic"C
'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i8efl(0)/adder(1)"EFX_ADD
D

LUT__41865efllogic"*

LUT__41865efl(0)/lut4(0)/lut(1)"names
w
#U1_DdrTest/U2_DdrRdDataChk/add_3/i2efl
arithmetic"?
#U1_DdrTest/U2_DdrRdDataChk/add_3/i2efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U2_DdrRdDataChk/add_3/i3efl
arithmetic"?
#U1_DdrTest/U2_DdrRdDataChk/add_3/i3efl(0)/adder(1)"EFX_ADD
D

LUT__41869efllogic"*

LUT__41869efl(0)/lut4(0)/lut(1)"names
w
#U1_DdrTest/U2_DdrRdDataChk/add_3/i4efl
arithmetic"?
#U1_DdrTest/U2_DdrRdDataChk/add_3/i4efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U2_DdrRdDataChk/add_3/i5efl
arithmetic"?
#U1_DdrTest/U2_DdrRdDataChk/add_3/i5efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U2_DdrRdDataChk/add_3/i6efl
arithmetic"?
#U1_DdrTest/U2_DdrRdDataChk/add_3/i6efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U2_DdrRdDataChk/add_3/i7efl
arithmetic"?
#U1_DdrTest/U2_DdrRdDataChk/add_3/i7efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U2_DdrRdDataChk/add_3/i8efl
arithmetic"?
#U1_DdrTest/U2_DdrRdDataChk/add_3/i8efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U2_DdrRdDataChk/add_3/i9efl
arithmetic"?
#U1_DdrTest/U2_DdrRdDataChk/add_3/i9efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[104]iooutpad"/
DdrCtrl_WDATA_1[104]io(0)/outpad(1)"output
D

LUT__41877efllogic"*

LUT__41877efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_3/i10efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_3/i10efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_3/i11efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_3/i11efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_3/i12efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_3/i12efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_3/i13efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_3/i13efl(0)/adder(1)"EFX_ADD
D

LUT__41881efllogic"*

LUT__41881efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_3/i14efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_3/i14efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_3/i15efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_3/i15efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_3/i16efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_3/i16efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_10/i3efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_10/i3efl(0)/adder(1)"EFX_ADD
D

LUT__41885efllogic"*

LUT__41885efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_10/i4efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_10/i4efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_10/i5efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_10/i5efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_10/i6efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_10/i6efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_10/i7efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_10/i7efl(0)/adder(1)"EFX_ADD
D

LUT__41893efllogic"*

LUT__41893efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_10/i8efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_10/i8efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_10/i9efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_10/i9efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_10/i10efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_10/i10efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_10/i11efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_10/i11efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[105]iooutpad"/
DdrCtrl_WDATA_1[105]io(0)/outpad(1)"output
O
DdrCtrl_WSTRB_0[9]iooutpad"-
DdrCtrl_WSTRB_0[9]io(0)/outpad(1)"output
D

LUT__41897efllogic"*

LUT__41897efl(0)/lut4(0)/lut(1)"names
D

LUT__41901efllogic"*

LUT__41901efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_10/i12efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_10/i12efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_10/i13efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_10/i13efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_10/i14efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_10/i14efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_16/i3efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_16/i3efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_16/i4efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_16/i4efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_16/i5efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_16/i5efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_16/i6efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_16/i6efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_16/i7efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_16/i7efl(0)/adder(1)"EFX_ADD
D

LUT__41909efllogic"*

LUT__41909efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_16/i8efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_16/i8efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_16/i9efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_16/i9efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_16/i10efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_16/i10efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_16/i11efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_16/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41913efllogic"*

LUT__41913efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_16/i12efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_16/i12efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_16/i13efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_16/i13efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_16/i14efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_16/i14efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_22/i3efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_22/i3efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[106]iooutpad"/
DdrCtrl_WDATA_1[106]io(0)/outpad(1)"output
D

LUT__41917efllogic"*

LUT__41917efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_22/i4efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_22/i4efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_22/i5efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_22/i5efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_22/i6efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_22/i6efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_22/i7efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_22/i7efl(0)/adder(1)"EFX_ADD
D

LUT__41925efllogic"*

LUT__41925efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_22/i8efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_22/i8efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_22/i9efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_22/i9efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_22/i10efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_22/i10efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_22/i11efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_22/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41929efllogic"*

LUT__41929efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_22/i12efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_22/i12efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_22/i13efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_22/i13efl(0)/adder(1)"EFX_ADD
D

LUT__41933efllogic"*

LUT__41933efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_22/i14efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_22/i14efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_28/i3efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_28/i3efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_28/i4efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_28/i4efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_28/i5efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_28/i5efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_28/i6efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_28/i6efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_28/i7efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_28/i7efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[107]iooutpad"/
DdrCtrl_WDATA_1[107]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[10]iooutpad".
DdrCtrl_WSTRB_0[10]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[158]iooutpad"/
DdrCtrl_WDATA_0[158]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[248]iooutpad"/
DdrCtrl_WDATA_0[248]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[11]iooutpad".
DdrCtrl_AADDR_0[11]io(0)/outpad(1)"output
D

LUT__41941efllogic"*

LUT__41941efl(0)/lut4(0)/lut(1)"names
D

LUT__41945efllogic"*

LUT__41945efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_28/i8efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_28/i8efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_28/i9efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_28/i9efl(0)/adder(1)"EFX_ADD
D

LUT__41949efllogic"*

LUT__41949efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_28/i10efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_28/i10efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_28/i11efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_28/i11efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_28/i12efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_28/i12efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_28/i13efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_28/i13efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_28/i14efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_28/i14efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_34/i3efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_34/i3efl(0)/adder(1)"EFX_ADD
D

LUT__41957efllogic"*

LUT__41957efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_34/i4efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_34/i4efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_34/i5efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_34/i5efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_34/i6efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_34/i6efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_34/i7efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_34/i7efl(0)/adder(1)"EFX_ADD
D

LUT__41961efllogic"*

LUT__41961efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_34/i8efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_34/i8efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_34/i9efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_34/i9efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_34/i10efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_34/i10efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_34/i11efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_34/i11efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[108]iooutpad"/
DdrCtrl_WDATA_1[108]io(0)/outpad(1)"output
D

LUT__41965efllogic"*

LUT__41965efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_34/i12efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_34/i12efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_34/i13efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_34/i13efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_34/i14efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_34/i14efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_40/i3efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_40/i3efl(0)/adder(1)"EFX_ADD
D

LUT__41973efllogic"*

LUT__41973efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_40/i4efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_40/i4efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_40/i5efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_40/i5efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_40/i6efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_40/i6efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_40/i7efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_40/i7efl(0)/adder(1)"EFX_ADD
D

LUT__41977efllogic"*

LUT__41977efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_40/i8efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_40/i8efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_40/i9efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_40/i9efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_40/i10efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_40/i10efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_40/i11efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_40/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41981efllogic"*

LUT__41981efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_40/i12efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_40/i12efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_40/i13efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_40/i13efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_40/i14efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_40/i14efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_46/i3efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_46/i3efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[109]iooutpad"/
DdrCtrl_WDATA_1[109]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[11]iooutpad".
DdrCtrl_WSTRB_0[11]io(0)/outpad(1)"output
D

LUT__41989efllogic"*

LUT__41989efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_46/i4efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_46/i4efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_46/i5efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_46/i5efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_46/i6efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_46/i6efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_46/i7efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_46/i7efl(0)/adder(1)"EFX_ADD
D

LUT__41993efllogic"*

LUT__41993efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_46/i8efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_46/i8efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_46/i9efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_46/i9efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_46/i10efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_46/i10efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_46/i11efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_46/i11efl(0)/adder(1)"EFX_ADD
D

LUT__41997efllogic"*

LUT__41997efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_46/i12efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_46/i12efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_46/i13efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_46/i13efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_46/i14efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_46/i14efl(0)/adder(1)"EFX_ADD
D

LUT__42005efllogic"*

LUT__42005efl(0)/lut4(0)/lut(1)"names
S
DdrCtrl_WDATA_1[110]iooutpad"/
DdrCtrl_WDATA_1[110]io(0)/outpad(1)"output
D

LUT__42009efllogic"*

LUT__42009efl(0)/lut4(0)/lut(1)"names
D

LUT__42013efllogic"*

LUT__42013efl(0)/lut4(0)/lut(1)"names
D

LUT__42021efllogic"*

LUT__42021efl(0)/lut4(0)/lut(1)"names
D

LUT__42025efllogic"*

LUT__42025efl(0)/lut4(0)/lut(1)"names
S
DdrCtrl_WDATA_1[111]iooutpad"/
DdrCtrl_WDATA_1[111]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[12]iooutpad".
DdrCtrl_WSTRB_0[12]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[159]iooutpad"/
DdrCtrl_WDATA_0[159]io(0)/outpad(1)"output
D

LUT__42029efllogic"*

LUT__42029efl(0)/lut4(0)/lut(1)"names
D

LUT__42037efllogic"*

LUT__42037efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_70/i2efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_70/i2efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_70/i3efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_70/i3efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_70/i4efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_70/i4efl(0)/adder(1)"EFX_ADD
D

LUT__42041efllogic"*

LUT__42041efl(0)/lut4(0)/lut(1)"names
D

LUT__42045efllogic"*

LUT__42045efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_70/i5efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_70/i5efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_70/i6efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_70/i6efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_70/i7efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_70/i7efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_70/i8efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_70/i8efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_70/i9efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_70/i9efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i10efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i10efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i11efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i11efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i12efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i12efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[112]iooutpad"/
DdrCtrl_WDATA_1[112]io(0)/outpad(1)"output
D

LUT__42053efllogic"*

LUT__42053efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i13efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i13efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i14efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i14efl(0)/adder(1)"EFX_ADD
D

LUT__42057efllogic"*

LUT__42057efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i15efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i15efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i16efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i16efl(0)/adder(1)"EFX_ADD
D

LUT__42061efllogic"*

LUT__42061efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i17efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i17efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i18efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i18efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i19efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i19efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i20efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i20efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i21efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i21efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i22efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i22efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i23efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i23efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i24efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i24efl(0)/adder(1)"EFX_ADD
D

LUT__42069efllogic"*

LUT__42069efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i25efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i25efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i26efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i26efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U2_DdrRdDataChk/add_70/i27efl
arithmetic"A
%U1_DdrTest/U2_DdrRdDataChk/add_70/i27efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[113]iooutpad"/
DdrCtrl_WDATA_1[113]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[13]iooutpad".
DdrCtrl_WSTRB_0[13]io(0)/outpad(1)"output
D

LUT__42073efllogic"*

LUT__42073efl(0)/lut4(0)/lut(1)"names
D

LUT__42077efllogic"*

LUT__42077efl(0)/lut4(0)/lut(1)"names
D

LUT__42085efllogic"*

LUT__42085efl(0)/lut4(0)/lut(1)"names
D

LUT__42089efllogic"*

LUT__42089efl(0)/lut4(0)/lut(1)"names
D

LUT__42093efllogic"*

LUT__42093efl(0)/lut4(0)/lut(1)"names
S
DdrCtrl_WDATA_1[114]iooutpad"/
DdrCtrl_WDATA_1[114]io(0)/outpad(1)"output
D

LUT__42101efllogic"*

LUT__42101efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_53/i2efl
arithmetic"6
U2_DdrTestStatis/add_53/i2efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_53/i3efl
arithmetic"6
U2_DdrTestStatis/add_53/i3efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_53/i4efl
arithmetic"6
U2_DdrTestStatis/add_53/i4efl(0)/adder(1)"EFX_ADD
D

LUT__42105efllogic"*

LUT__42105efl(0)/lut4(0)/lut(1)"names
D

LUT__42109efllogic"*

LUT__42109efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_53/i5efl
arithmetic"6
U2_DdrTestStatis/add_53/i5efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_53/i6efl
arithmetic"6
U2_DdrTestStatis/add_53/i6efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_53/i7efl
arithmetic"6
U2_DdrTestStatis/add_53/i7efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_53/i8efl
arithmetic"6
U2_DdrTestStatis/add_53/i8efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_53/i9efl
arithmetic"6
U2_DdrTestStatis/add_53/i9efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i10efl
arithmetic"7
U2_DdrTestStatis/add_53/i10efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i11efl
arithmetic"7
U2_DdrTestStatis/add_53/i11efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i12efl
arithmetic"7
U2_DdrTestStatis/add_53/i12efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[115]iooutpad"/
DdrCtrl_WDATA_1[115]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[14]iooutpad".
DdrCtrl_WSTRB_0[14]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[160]iooutpad"/
DdrCtrl_WDATA_0[160]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[249]iooutpad"/
DdrCtrl_WDATA_0[249]io(0)/outpad(1)"output
D

LUT__42117efllogic"*

LUT__42117efl(0)/lut4(0)/lut(1)"names
D

LUT__42121efllogic"*

LUT__42121efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_53/i13efl
arithmetic"7
U2_DdrTestStatis/add_53/i13efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i14efl
arithmetic"7
U2_DdrTestStatis/add_53/i14efl(0)/adder(1)"EFX_ADD
D

LUT__42125efllogic"*

LUT__42125efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_53/i15efl
arithmetic"7
U2_DdrTestStatis/add_53/i15efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i16efl
arithmetic"7
U2_DdrTestStatis/add_53/i16efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i17efl
arithmetic"7
U2_DdrTestStatis/add_53/i17efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i18efl
arithmetic"7
U2_DdrTestStatis/add_53/i18efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i19efl
arithmetic"7
U2_DdrTestStatis/add_53/i19efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i20efl
arithmetic"7
U2_DdrTestStatis/add_53/i20efl(0)/adder(1)"EFX_ADD
D

LUT__42133efllogic"*

LUT__42133efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_53/i21efl
arithmetic"7
U2_DdrTestStatis/add_53/i21efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i22efl
arithmetic"7
U2_DdrTestStatis/add_53/i22efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i23efl
arithmetic"7
U2_DdrTestStatis/add_53/i23efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_53/i24efl
arithmetic"7
U2_DdrTestStatis/add_53/i24efl(0)/adder(1)"EFX_ADD
D

LUT__42137efllogic"*

LUT__42137efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_61/i2efl
arithmetic"6
U2_DdrTestStatis/add_61/i2efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_61/i3efl
arithmetic"6
U2_DdrTestStatis/add_61/i3efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_61/i4efl
arithmetic"6
U2_DdrTestStatis/add_61/i4efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_61/i5efl
arithmetic"6
U2_DdrTestStatis/add_61/i5efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[116]iooutpad"/
DdrCtrl_WDATA_1[116]io(0)/outpad(1)"output
D

LUT__42141efllogic"*

LUT__42141efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_61/i6efl
arithmetic"6
U2_DdrTestStatis/add_61/i6efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_61/i7efl
arithmetic"6
U2_DdrTestStatis/add_61/i7efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_61/i8efl
arithmetic"6
U2_DdrTestStatis/add_61/i8efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_72/i2efl
arithmetic"6
U2_DdrTestStatis/add_72/i2efl(0)/adder(1)"EFX_ADD
D

LUT__42149efllogic"*

LUT__42149efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_72/i3efl
arithmetic"6
U2_DdrTestStatis/add_72/i3efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_72/i4efl
arithmetic"6
U2_DdrTestStatis/add_72/i4efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_72/i5efl
arithmetic"6
U2_DdrTestStatis/add_72/i5efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_72/i6efl
arithmetic"6
U2_DdrTestStatis/add_72/i6efl(0)/adder(1)"EFX_ADD
D

LUT__42153efllogic"*

LUT__42153efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_72/i7efl
arithmetic"6
U2_DdrTestStatis/add_72/i7efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_72/i8efl
arithmetic"6
U2_DdrTestStatis/add_72/i8efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_85/i3efl
arithmetic"6
U2_DdrTestStatis/add_85/i3efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_85/i4efl
arithmetic"6
U2_DdrTestStatis/add_85/i4efl(0)/adder(1)"EFX_ADD
D

LUT__42157efllogic"*

LUT__42157efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_85/i5efl
arithmetic"6
U2_DdrTestStatis/add_85/i5efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_85/i6efl
arithmetic"6
U2_DdrTestStatis/add_85/i6efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_85/i7efl
arithmetic"6
U2_DdrTestStatis/add_85/i7efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_85/i8efl
arithmetic"6
U2_DdrTestStatis/add_85/i8efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[117]iooutpad"/
DdrCtrl_WDATA_1[117]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[15]iooutpad".
DdrCtrl_WSTRB_0[15]io(0)/outpad(1)"output
D

LUT__42165efllogic"*

LUT__42165efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_85/i9efl
arithmetic"6
U2_DdrTestStatis/add_85/i9efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i10efl
arithmetic"7
U2_DdrTestStatis/add_85/i10efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i11efl
arithmetic"7
U2_DdrTestStatis/add_85/i11efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i12efl
arithmetic"7
U2_DdrTestStatis/add_85/i12efl(0)/adder(1)"EFX_ADD
D

LUT__42169efllogic"*

LUT__42169efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_85/i13efl
arithmetic"7
U2_DdrTestStatis/add_85/i13efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i14efl
arithmetic"7
U2_DdrTestStatis/add_85/i14efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i15efl
arithmetic"7
U2_DdrTestStatis/add_85/i15efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i16efl
arithmetic"7
U2_DdrTestStatis/add_85/i16efl(0)/adder(1)"EFX_ADD
D

LUT__42173efllogic"*

LUT__42173efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_85/i17efl
arithmetic"7
U2_DdrTestStatis/add_85/i17efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i18efl
arithmetic"7
U2_DdrTestStatis/add_85/i18efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i19efl
arithmetic"7
U2_DdrTestStatis/add_85/i19efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i20efl
arithmetic"7
U2_DdrTestStatis/add_85/i20efl(0)/adder(1)"EFX_ADD
D

LUT__42181efllogic"*

LUT__42181efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_85/i21efl
arithmetic"7
U2_DdrTestStatis/add_85/i21efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i22efl
arithmetic"7
U2_DdrTestStatis/add_85/i22efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i23efl
arithmetic"7
U2_DdrTestStatis/add_85/i23efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_85/i24efl
arithmetic"7
U2_DdrTestStatis/add_85/i24efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[118]iooutpad"/
DdrCtrl_WDATA_1[118]io(0)/outpad(1)"output
D

LUT__42185efllogic"*

LUT__42185efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_93/i2efl
arithmetic"6
U2_DdrTestStatis/add_93/i2efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_93/i3efl
arithmetic"6
U2_DdrTestStatis/add_93/i3efl(0)/adder(1)"EFX_ADD
D

LUT__42189efllogic"*

LUT__42189efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_93/i4efl
arithmetic"6
U2_DdrTestStatis/add_93/i4efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_93/i5efl
arithmetic"6
U2_DdrTestStatis/add_93/i5efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_93/i6efl
arithmetic"6
U2_DdrTestStatis/add_93/i6efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_93/i7efl
arithmetic"6
U2_DdrTestStatis/add_93/i7efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_93/i8efl
arithmetic"6
U2_DdrTestStatis/add_93/i8efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_93/i9efl
arithmetic"6
U2_DdrTestStatis/add_93/i9efl(0)/adder(1)"EFX_ADD
D

LUT__42197efllogic"*

LUT__42197efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_93/i10efl
arithmetic"7
U2_DdrTestStatis/add_93/i10efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i11efl
arithmetic"7
U2_DdrTestStatis/add_93/i11efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i12efl
arithmetic"7
U2_DdrTestStatis/add_93/i12efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i13efl
arithmetic"7
U2_DdrTestStatis/add_93/i13efl(0)/adder(1)"EFX_ADD
D

LUT__42201efllogic"*

LUT__42201efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_93/i14efl
arithmetic"7
U2_DdrTestStatis/add_93/i14efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i15efl
arithmetic"7
U2_DdrTestStatis/add_93/i15efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i16efl
arithmetic"7
U2_DdrTestStatis/add_93/i16efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i17efl
arithmetic"7
U2_DdrTestStatis/add_93/i17efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[119]iooutpad"/
DdrCtrl_WDATA_1[119]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[16]iooutpad".
DdrCtrl_WSTRB_0[16]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[161]iooutpad"/
DdrCtrl_WDATA_0[161]io(0)/outpad(1)"output
D

LUT__42205efllogic"*

LUT__42205efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_93/i18efl
arithmetic"7
U2_DdrTestStatis/add_93/i18efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i19efl
arithmetic"7
U2_DdrTestStatis/add_93/i19efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i20efl
arithmetic"7
U2_DdrTestStatis/add_93/i20efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i21efl
arithmetic"7
U2_DdrTestStatis/add_93/i21efl(0)/adder(1)"EFX_ADD
D

LUT__42213efllogic"*

LUT__42213efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_93/i22efl
arithmetic"7
U2_DdrTestStatis/add_93/i22efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i23efl
arithmetic"7
U2_DdrTestStatis/add_93/i23efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_93/i24efl
arithmetic"7
U2_DdrTestStatis/add_93/i24efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_99/i2eft
arithmetic"6
U2_DdrTestStatis/add_99/i2eft(0)/adder(1)"EFX_ADD
D

LUT__42217efllogic"*

LUT__42217efl(0)/lut4(0)/lut(1)"names
D

LUT__42221efllogic"*

LUT__42221efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_99/i3eft
arithmetic"6
U2_DdrTestStatis/add_99/i3eft(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_99/i4eft
arithmetic"6
U2_DdrTestStatis/add_99/i4eft(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_99/i5eft
arithmetic"6
U2_DdrTestStatis/add_99/i5eft(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_99/i6eft
arithmetic"6
U2_DdrTestStatis/add_99/i6eft(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_99/i7eft
arithmetic"6
U2_DdrTestStatis/add_99/i7eft(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_99/i8eft
arithmetic"6
U2_DdrTestStatis/add_99/i8eft(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_99/i9eft
arithmetic"6
U2_DdrTestStatis/add_99/i9eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i10eft
arithmetic"7
U2_DdrTestStatis/add_99/i10eft(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[120]iooutpad"/
DdrCtrl_WDATA_1[120]io(0)/outpad(1)"output
D

LUT__42229efllogic"*

LUT__42229efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_99/i11eft
arithmetic"7
U2_DdrTestStatis/add_99/i11eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i12eft
arithmetic"7
U2_DdrTestStatis/add_99/i12eft(0)/adder(1)"EFX_ADD
D

LUT__42233efllogic"*

LUT__42233efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_99/i13eft
arithmetic"7
U2_DdrTestStatis/add_99/i13eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i14eft
arithmetic"7
U2_DdrTestStatis/add_99/i14eft(0)/adder(1)"EFX_ADD
D

LUT__42237efllogic"*

LUT__42237efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_99/i15eft
arithmetic"7
U2_DdrTestStatis/add_99/i15eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i16eft
arithmetic"7
U2_DdrTestStatis/add_99/i16eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i17eft
arithmetic"7
U2_DdrTestStatis/add_99/i17eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i18eft
arithmetic"7
U2_DdrTestStatis/add_99/i18eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i19eft
arithmetic"7
U2_DdrTestStatis/add_99/i19eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i20eft
arithmetic"7
U2_DdrTestStatis/add_99/i20eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i21eft
arithmetic"7
U2_DdrTestStatis/add_99/i21eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i22eft
arithmetic"7
U2_DdrTestStatis/add_99/i22eft(0)/adder(1)"EFX_ADD
D

LUT__42245efllogic"*

LUT__42245efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_99/i23eft
arithmetic"7
U2_DdrTestStatis/add_99/i23eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_99/i24eft
arithmetic"7
U2_DdrTestStatis/add_99/i24eft(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_107/i3efl
arithmetic"7
U2_DdrTestStatis/add_107/i3efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_107/i4efl
arithmetic"7
U2_DdrTestStatis/add_107/i4efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[121]iooutpad"/
DdrCtrl_WDATA_1[121]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[17]iooutpad".
DdrCtrl_WSTRB_0[17]io(0)/outpad(1)"output
D

LUT__42249efllogic"*

LUT__42249efl(0)/lut4(0)/lut(1)"names
D

LUT__42253efllogic"*

LUT__42253efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_107/i5efl
arithmetic"7
U2_DdrTestStatis/add_107/i5efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_107/i6efl
arithmetic"7
U2_DdrTestStatis/add_107/i6efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_107/i7efl
arithmetic"7
U2_DdrTestStatis/add_107/i7efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_107/i8efl
arithmetic"7
U2_DdrTestStatis/add_107/i8efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_107/i9efl
arithmetic"7
U2_DdrTestStatis/add_107/i9efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i10efl
arithmetic"8
U2_DdrTestStatis/add_107/i10efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i11efl
arithmetic"8
U2_DdrTestStatis/add_107/i11efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i12efl
arithmetic"8
U2_DdrTestStatis/add_107/i12efl(0)/adder(1)"EFX_ADD
D

LUT__42261efllogic"*

LUT__42261efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_107/i13efl
arithmetic"8
U2_DdrTestStatis/add_107/i13efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i14efl
arithmetic"8
U2_DdrTestStatis/add_107/i14efl(0)/adder(1)"EFX_ADD
D

LUT__42265efllogic"*

LUT__42265efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_107/i15efl
arithmetic"8
U2_DdrTestStatis/add_107/i15efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i16efl
arithmetic"8
U2_DdrTestStatis/add_107/i16efl(0)/adder(1)"EFX_ADD
D

LUT__42269efllogic"*

LUT__42269efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_107/i17efl
arithmetic"8
U2_DdrTestStatis/add_107/i17efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i18efl
arithmetic"8
U2_DdrTestStatis/add_107/i18efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i19efl
arithmetic"8
U2_DdrTestStatis/add_107/i19efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i20efl
arithmetic"8
U2_DdrTestStatis/add_107/i20efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[122]iooutpad"/
DdrCtrl_WDATA_1[122]io(0)/outpad(1)"output
i
U2_DdrTestStatis/add_107/i21efl
arithmetic"8
U2_DdrTestStatis/add_107/i21efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i22efl
arithmetic"8
U2_DdrTestStatis/add_107/i22efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i23efl
arithmetic"8
U2_DdrTestStatis/add_107/i23efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_107/i24efl
arithmetic"8
U2_DdrTestStatis/add_107/i24efl(0)/adder(1)"EFX_ADD
D

LUT__42277efllogic"*

LUT__42277efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_113/i2efl
arithmetic"7
U2_DdrTestStatis/add_113/i2efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_113/i3efl
arithmetic"7
U2_DdrTestStatis/add_113/i3efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_113/i4efl
arithmetic"7
U2_DdrTestStatis/add_113/i4efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_113/i5efl
arithmetic"7
U2_DdrTestStatis/add_113/i5efl(0)/adder(1)"EFX_ADD
D

LUT__42281efllogic"*

LUT__42281efl(0)/lut4(0)/lut(1)"names
D

LUT__42285efllogic"*

LUT__42285efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_113/i6efl
arithmetic"7
U2_DdrTestStatis/add_113/i6efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_113/i7efl
arithmetic"7
U2_DdrTestStatis/add_113/i7efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_113/i8efl
arithmetic"7
U2_DdrTestStatis/add_113/i8efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_113/i9efl
arithmetic"7
U2_DdrTestStatis/add_113/i9efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i10efl
arithmetic"8
U2_DdrTestStatis/add_113/i10efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i11efl
arithmetic"8
U2_DdrTestStatis/add_113/i11efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i12efl
arithmetic"8
U2_DdrTestStatis/add_113/i12efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i13efl
arithmetic"8
U2_DdrTestStatis/add_113/i13efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[123]iooutpad"/
DdrCtrl_WDATA_1[123]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[18]iooutpad".
DdrCtrl_WSTRB_0[18]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[162]iooutpad"/
DdrCtrl_WDATA_0[162]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[250]iooutpad"/
DdrCtrl_WDATA_0[250]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[12]iooutpad".
DdrCtrl_AADDR_0[12]io(0)/outpad(1)"output
K
DdrCtrl_AID_0[2]iooutpad"+
DdrCtrl_AID_0[2]io(0)/outpad(1)"output
6
Axi1Clkioinpad" 
Axi1Clkio(0)/inpad(0)"input
D

LUT__42293efllogic"*

LUT__42293efl(0)/lut4(0)/lut(1)"names
D

LUT__42297efllogic"*

LUT__42297efl(0)/lut4(0)/lut(1)"names
D

LUT__42301efllogic"*

LUT__42301efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_113/i14efl
arithmetic"8
U2_DdrTestStatis/add_113/i14efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i15efl
arithmetic"8
U2_DdrTestStatis/add_113/i15efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i16efl
arithmetic"8
U2_DdrTestStatis/add_113/i16efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i17efl
arithmetic"8
U2_DdrTestStatis/add_113/i17efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i18efl
arithmetic"8
U2_DdrTestStatis/add_113/i18efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i19efl
arithmetic"8
U2_DdrTestStatis/add_113/i19efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i20efl
arithmetic"8
U2_DdrTestStatis/add_113/i20efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i21efl
arithmetic"8
U2_DdrTestStatis/add_113/i21efl(0)/adder(1)"EFX_ADD
D

LUT__42309efllogic"*

LUT__42309efl(0)/lut4(0)/lut(1)"names
D

LUT__42313efllogic"*

LUT__42313efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_113/i22efl
arithmetic"8
U2_DdrTestStatis/add_113/i22efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i23efl
arithmetic"8
U2_DdrTestStatis/add_113/i23efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i24efl
arithmetic"8
U2_DdrTestStatis/add_113/i24efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_113/i25efl
arithmetic"8
U2_DdrTestStatis/add_113/i25efl(0)/adder(1)"EFX_ADD
D

LUT__42317efllogic"*

LUT__42317efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_126/i2efl
arithmetic"7
U2_DdrTestStatis/add_126/i2efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_126/i3efl
arithmetic"7
U2_DdrTestStatis/add_126/i3efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_126/i4efl
arithmetic"7
U2_DdrTestStatis/add_126/i4efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_126/i5efl
arithmetic"7
U2_DdrTestStatis/add_126/i5efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[124]iooutpad"/
DdrCtrl_WDATA_1[124]io(0)/outpad(1)"output
g
U2_DdrTestStatis/add_126/i6efl
arithmetic"7
U2_DdrTestStatis/add_126/i6efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_126/i7efl
arithmetic"7
U2_DdrTestStatis/add_126/i7efl(0)/adder(1)"EFX_ADD
D

LUT__42325efllogic"*

LUT__42325efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_126/i8efl
arithmetic"7
U2_DdrTestStatis/add_126/i8efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_126/i9efl
arithmetic"7
U2_DdrTestStatis/add_126/i9efl(0)/adder(1)"EFX_ADD
D

LUT__42329efllogic"*

LUT__42329efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_126/i10efl
arithmetic"8
U2_DdrTestStatis/add_126/i10efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i11efl
arithmetic"8
U2_DdrTestStatis/add_126/i11efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i12efl
arithmetic"8
U2_DdrTestStatis/add_126/i12efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i13efl
arithmetic"8
U2_DdrTestStatis/add_126/i13efl(0)/adder(1)"EFX_ADD
D

LUT__42333efllogic"*

LUT__42333efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_126/i14efl
arithmetic"8
U2_DdrTestStatis/add_126/i14efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i15efl
arithmetic"8
U2_DdrTestStatis/add_126/i15efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i16efl
arithmetic"8
U2_DdrTestStatis/add_126/i16efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i17efl
arithmetic"8
U2_DdrTestStatis/add_126/i17efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i18efl
arithmetic"8
U2_DdrTestStatis/add_126/i18efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i19efl
arithmetic"8
U2_DdrTestStatis/add_126/i19efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i20efl
arithmetic"8
U2_DdrTestStatis/add_126/i20efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i21efl
arithmetic"8
U2_DdrTestStatis/add_126/i21efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[125]iooutpad"/
DdrCtrl_WDATA_1[125]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[19]iooutpad".
DdrCtrl_WSTRB_0[19]io(0)/outpad(1)"output
D

LUT__42341efllogic"*

LUT__42341efl(0)/lut4(0)/lut(1)"names
D

LUT__42345efllogic"*

LUT__42345efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_126/i22efl
arithmetic"8
U2_DdrTestStatis/add_126/i22efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i23efl
arithmetic"8
U2_DdrTestStatis/add_126/i23efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i24efl
arithmetic"8
U2_DdrTestStatis/add_126/i24efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i25efl
arithmetic"8
U2_DdrTestStatis/add_126/i25efl(0)/adder(1)"EFX_ADD
D

LUT__42349efllogic"*

LUT__42349efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_126/i26efl
arithmetic"8
U2_DdrTestStatis/add_126/i26efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_126/i27efl
arithmetic"8
U2_DdrTestStatis/add_126/i27efl(0)/adder(1)"EFX_ADD
D

LUT__42357efllogic"*

LUT__42357efl(0)/lut4(0)/lut(1)"names
D

LUT__42361efllogic"*

LUT__42361efl(0)/lut4(0)/lut(1)"names
S
DdrCtrl_WDATA_1[126]iooutpad"/
DdrCtrl_WDATA_1[126]io(0)/outpad(1)"output
D

LUT__42365efllogic"*

LUT__42365efl(0)/lut4(0)/lut(1)"names
D

LUT__42373efllogic"*

LUT__42373efl(0)/lut4(0)/lut(1)"names
D

LUT__42377efllogic"*

LUT__42377efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_147/i3efl
arithmetic"7
U2_DdrTestStatis/add_147/i3efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_147/i4efl
arithmetic"7
U2_DdrTestStatis/add_147/i4efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_147/i5efl
arithmetic"7
U2_DdrTestStatis/add_147/i5efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_147/i6efl
arithmetic"7
U2_DdrTestStatis/add_147/i6efl(0)/adder(1)"EFX_ADD
D

LUT__42381efllogic"*

LUT__42381efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_147/i7efl
arithmetic"7
U2_DdrTestStatis/add_147/i7efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_147/i8efl
arithmetic"7
U2_DdrTestStatis/add_147/i8efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_147/i9efl
arithmetic"7
U2_DdrTestStatis/add_147/i9efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i10efl
arithmetic"8
U2_DdrTestStatis/add_147/i10efl(0)/adder(1)"EFX_ADD
S
DdrCtrl_WDATA_1[127]iooutpad"/
DdrCtrl_WDATA_1[127]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[20]iooutpad".
DdrCtrl_WSTRB_0[20]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[163]iooutpad"/
DdrCtrl_WDATA_0[163]io(0)/outpad(1)"output
D

LUT__42389efllogic"*

LUT__42389efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_147/i11efl
arithmetic"8
U2_DdrTestStatis/add_147/i11efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i12efl
arithmetic"8
U2_DdrTestStatis/add_147/i12efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i13efl
arithmetic"8
U2_DdrTestStatis/add_147/i13efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i14efl
arithmetic"8
U2_DdrTestStatis/add_147/i14efl(0)/adder(1)"EFX_ADD
D

LUT__42393efllogic"*

LUT__42393efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_147/i15efl
arithmetic"8
U2_DdrTestStatis/add_147/i15efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i16efl
arithmetic"8
U2_DdrTestStatis/add_147/i16efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i17efl
arithmetic"8
U2_DdrTestStatis/add_147/i17efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i18efl
arithmetic"8
U2_DdrTestStatis/add_147/i18efl(0)/adder(1)"EFX_ADD
D

LUT__42397efllogic"*

LUT__42397efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_147/i19efl
arithmetic"8
U2_DdrTestStatis/add_147/i19efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i20efl
arithmetic"8
U2_DdrTestStatis/add_147/i20efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i21efl
arithmetic"8
U2_DdrTestStatis/add_147/i21efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i22efl
arithmetic"8
U2_DdrTestStatis/add_147/i22efl(0)/adder(1)"EFX_ADD
D

LUT__42405efllogic"*

LUT__42405efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_147/i23efl
arithmetic"8
U2_DdrTestStatis/add_147/i23efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i24efl
arithmetic"8
U2_DdrTestStatis/add_147/i24efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i25efl
arithmetic"8
U2_DdrTestStatis/add_147/i25efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i26efl
arithmetic"8
U2_DdrTestStatis/add_147/i26efl(0)/adder(1)"EFX_ADD
K
DdrCtrl_WID_1[0]iooutpad"+
DdrCtrl_WID_1[0]io(0)/outpad(1)"output
D

LUT__42409efllogic"*

LUT__42409efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_147/i27efl
arithmetic"8
U2_DdrTestStatis/add_147/i27efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i28efl
arithmetic"8
U2_DdrTestStatis/add_147/i28efl(0)/adder(1)"EFX_ADD
D

LUT__42413efllogic"*

LUT__42413efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_147/i29efl
arithmetic"8
U2_DdrTestStatis/add_147/i29efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_147/i30efl
arithmetic"8
U2_DdrTestStatis/add_147/i30efl(0)/adder(1)"EFX_ADD
D

LUT__42421efllogic"*

LUT__42421efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_158/i3efl
arithmetic"7
U2_DdrTestStatis/add_158/i3efl(0)/adder(1)"EFX_ADD
D

LUT__42425efllogic"*

LUT__42425efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_158/i4efl
arithmetic"7
U2_DdrTestStatis/add_158/i4efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_158/i5efl
arithmetic"7
U2_DdrTestStatis/add_158/i5efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_158/i6efl
arithmetic"7
U2_DdrTestStatis/add_158/i6efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_158/i7efl
arithmetic"7
U2_DdrTestStatis/add_158/i7efl(0)/adder(1)"EFX_ADD
K
DdrCtrl_WID_1[1]iooutpad"+
DdrCtrl_WID_1[1]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[21]iooutpad".
DdrCtrl_WSTRB_0[21]io(0)/outpad(1)"output
D

LUT__42429efllogic"*

LUT__42429efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_158/i8efl
arithmetic"7
U2_DdrTestStatis/add_158/i8efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_158/i9efl
arithmetic"7
U2_DdrTestStatis/add_158/i9efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_158/i10efl
arithmetic"8
U2_DdrTestStatis/add_158/i10efl(0)/adder(1)"EFX_ADD
D

LUT__42437efllogic"*

LUT__42437efl(0)/lut4(0)/lut(1)"names
D

LUT__42441efllogic"*

LUT__42441efl(0)/lut4(0)/lut(1)"names
D

LUT__42445efllogic"*

LUT__42445efl(0)/lut4(0)/lut(1)"names
K
DdrCtrl_WID_1[2]iooutpad"+
DdrCtrl_WID_1[2]io(0)/outpad(1)"output
D

LUT__42453efllogic"*

LUT__42453efl(0)/lut4(0)/lut(1)"names
D

LUT__42457efllogic"*

LUT__42457efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_202/i3efl
arithmetic"7
U2_DdrTestStatis/add_202/i3efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_202/i4efl
arithmetic"7
U2_DdrTestStatis/add_202/i4efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_202/i5efl
arithmetic"7
U2_DdrTestStatis/add_202/i5efl(0)/adder(1)"EFX_ADD
D

LUT__42461efllogic"*

LUT__42461efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_202/i6efl
arithmetic"7
U2_DdrTestStatis/add_202/i6efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_202/i7efl
arithmetic"7
U2_DdrTestStatis/add_202/i7efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_202/i8efl
arithmetic"7
U2_DdrTestStatis/add_202/i8efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_202/i9efl
arithmetic"7
U2_DdrTestStatis/add_202/i9efl(0)/adder(1)"EFX_ADD
D

LUT__42469efllogic"*

LUT__42469efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_202/i10efl
arithmetic"8
U2_DdrTestStatis/add_202/i10efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i11efl
arithmetic"8
U2_DdrTestStatis/add_202/i11efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i12efl
arithmetic"8
U2_DdrTestStatis/add_202/i12efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i13efl
arithmetic"8
U2_DdrTestStatis/add_202/i13efl(0)/adder(1)"EFX_ADD
K
DdrCtrl_WID_1[3]iooutpad"+
DdrCtrl_WID_1[3]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[22]iooutpad".
DdrCtrl_WSTRB_0[22]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[164]iooutpad"/
DdrCtrl_WDATA_0[164]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[251]iooutpad"/
DdrCtrl_WDATA_0[251]io(0)/outpad(1)"output
D

LUT__42473efllogic"*

LUT__42473efl(0)/lut4(0)/lut(1)"names
D

LUT__42477efllogic"*

LUT__42477efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_202/i14efl
arithmetic"8
U2_DdrTestStatis/add_202/i14efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i15efl
arithmetic"8
U2_DdrTestStatis/add_202/i15efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i16efl
arithmetic"8
U2_DdrTestStatis/add_202/i16efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i17efl
arithmetic"8
U2_DdrTestStatis/add_202/i17efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i18efl
arithmetic"8
U2_DdrTestStatis/add_202/i18efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i19efl
arithmetic"8
U2_DdrTestStatis/add_202/i19efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i20efl
arithmetic"8
U2_DdrTestStatis/add_202/i20efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i21efl
arithmetic"8
U2_DdrTestStatis/add_202/i21efl(0)/adder(1)"EFX_ADD
D

LUT__42485efllogic"*

LUT__42485efl(0)/lut4(0)/lut(1)"names
D

LUT__42489efllogic"*

LUT__42489efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_202/i22efl
arithmetic"8
U2_DdrTestStatis/add_202/i22efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i23efl
arithmetic"8
U2_DdrTestStatis/add_202/i23efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i24efl
arithmetic"8
U2_DdrTestStatis/add_202/i24efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i25efl
arithmetic"8
U2_DdrTestStatis/add_202/i25efl(0)/adder(1)"EFX_ADD
D

LUT__42493efllogic"*

LUT__42493efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_202/i26efl
arithmetic"8
U2_DdrTestStatis/add_202/i26efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i27efl
arithmetic"8
U2_DdrTestStatis/add_202/i27efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i28efl
arithmetic"8
U2_DdrTestStatis/add_202/i28efl(0)/adder(1)"EFX_ADD
i
U2_DdrTestStatis/add_202/i29efl
arithmetic"8
U2_DdrTestStatis/add_202/i29efl(0)/adder(1)"EFX_ADD
K
DdrCtrl_WID_1[4]iooutpad"+
DdrCtrl_WID_1[4]io(0)/outpad(1)"output
i
U2_DdrTestStatis/add_202/i30efl
arithmetic"8
U2_DdrTestStatis/add_202/i30efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_213/i3efl
arithmetic"7
U2_DdrTestStatis/add_213/i3efl(0)/adder(1)"EFX_ADD
D

LUT__42501efllogic"*

LUT__42501efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_213/i4efl
arithmetic"7
U2_DdrTestStatis/add_213/i4efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_213/i5efl
arithmetic"7
U2_DdrTestStatis/add_213/i5efl(0)/adder(1)"EFX_ADD
D

LUT__42505efllogic"*

LUT__42505efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_213/i6efl
arithmetic"7
U2_DdrTestStatis/add_213/i6efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_213/i7efl
arithmetic"7
U2_DdrTestStatis/add_213/i7efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_213/i8efl
arithmetic"7
U2_DdrTestStatis/add_213/i8efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_213/i9efl
arithmetic"7
U2_DdrTestStatis/add_213/i9efl(0)/adder(1)"EFX_ADD
D

LUT__42509efllogic"*

LUT__42509efl(0)/lut4(0)/lut(1)"names
i
U2_DdrTestStatis/add_213/i10efl
arithmetic"8
U2_DdrTestStatis/add_213/i10efl(0)/adder(1)"EFX_ADD
K
DdrCtrl_WID_1[5]iooutpad"+
DdrCtrl_WID_1[5]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[23]iooutpad".
DdrCtrl_WSTRB_0[23]io(0)/outpad(1)"output
D

LUT__42517efllogic"*

LUT__42517efl(0)/lut4(0)/lut(1)"names
D

LUT__42521efllogic"*

LUT__42521efl(0)/lut4(0)/lut(1)"names
D

LUT__42525efllogic"*

LUT__42525efl(0)/lut4(0)/lut(1)"names
D

LUT__42533efllogic"*

LUT__42533efl(0)/lut4(0)/lut(1)"names
D

LUT__42537efllogic"*

LUT__42537efl(0)/lut4(0)/lut(1)"names
K
DdrCtrl_WID_1[6]iooutpad"+
DdrCtrl_WID_1[6]io(0)/outpad(1)"output
D

LUT__42541efllogic"*

LUT__42541efl(0)/lut4(0)/lut(1)"names
q
 U2_DdrTestStatis/sub_63/add_2/i2efl
arithmetic"<
 U2_DdrTestStatis/sub_63/add_2/i2efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_63/add_2/i3efl
arithmetic"<
 U2_DdrTestStatis/sub_63/add_2/i3efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_63/add_2/i4efl
arithmetic"<
 U2_DdrTestStatis/sub_63/add_2/i4efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_63/add_2/i5efl
arithmetic"<
 U2_DdrTestStatis/sub_63/add_2/i5efl(0)/adder(1)"EFX_ADD
D

LUT__42549efllogic"*

LUT__42549efl(0)/lut4(0)/lut(1)"names
D

LUT__42553efllogic"*

LUT__42553efl(0)/lut4(0)/lut(1)"names
q
 U2_DdrTestStatis/sub_63/add_2/i6efl
arithmetic"<
 U2_DdrTestStatis/sub_63/add_2/i6efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_63/add_2/i7efl
arithmetic"<
 U2_DdrTestStatis/sub_63/add_2/i7efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_63/add_2/i8efl
arithmetic"<
 U2_DdrTestStatis/sub_63/add_2/i8efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_74/add_2/i2efl
arithmetic"<
 U2_DdrTestStatis/sub_74/add_2/i2efl(0)/adder(1)"EFX_ADD
D

LUT__42557efllogic"*

LUT__42557efl(0)/lut4(0)/lut(1)"names
q
 U2_DdrTestStatis/sub_74/add_2/i3efl
arithmetic"<
 U2_DdrTestStatis/sub_74/add_2/i3efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_74/add_2/i4efl
arithmetic"<
 U2_DdrTestStatis/sub_74/add_2/i4efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_74/add_2/i5efl
arithmetic"<
 U2_DdrTestStatis/sub_74/add_2/i5efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_74/add_2/i6efl
arithmetic"<
 U2_DdrTestStatis/sub_74/add_2/i6efl(0)/adder(1)"EFX_ADD
K
DdrCtrl_WID_1[7]iooutpad"+
DdrCtrl_WID_1[7]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[24]iooutpad".
DdrCtrl_WSTRB_0[24]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[165]iooutpad"/
DdrCtrl_WDATA_0[165]io(0)/outpad(1)"output
D

LUT__42565efllogic"*

LUT__42565efl(0)/lut4(0)/lut(1)"names
q
 U2_DdrTestStatis/sub_74/add_2/i7efl
arithmetic"<
 U2_DdrTestStatis/sub_74/add_2/i7efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_74/add_2/i8efl
arithmetic"<
 U2_DdrTestStatis/sub_74/add_2/i8efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_58/i3efl
arithmetic"6
edb_top_inst/Axi/add_58/i3efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_58/i4efl
arithmetic"6
edb_top_inst/Axi/add_58/i4efl(0)/adder(1)"EFX_ADD
D

LUT__42569efllogic"*

LUT__42569efl(0)/lut4(0)/lut(1)"names
e
edb_top_inst/Axi/add_58/i5efl
arithmetic"6
edb_top_inst/Axi/add_58/i5efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_58/i6efl
arithmetic"6
edb_top_inst/Axi/add_58/i6efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_58/i7efl
arithmetic"6
edb_top_inst/Axi/add_58/i7efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_58/i8efl
arithmetic"6
edb_top_inst/Axi/add_58/i8efl(0)/adder(1)"EFX_ADD
D

LUT__42573efllogic"*

LUT__42573efl(0)/lut4(0)/lut(1)"names
e
edb_top_inst/Axi/add_58/i9efl
arithmetic"6
edb_top_inst/Axi/add_58/i9efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_58/i10efl
arithmetic"7
edb_top_inst/Axi/add_58/i10efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_59/i2efl
arithmetic"6
edb_top_inst/Axi/add_59/i2efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_59/i3efl
arithmetic"6
edb_top_inst/Axi/add_59/i3efl(0)/adder(1)"EFX_ADD
D

LUT__42581efllogic"*

LUT__42581efl(0)/lut4(0)/lut(1)"names
e
edb_top_inst/Axi/add_59/i4efl
arithmetic"6
edb_top_inst/Axi/add_59/i4efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_59/i5efl
arithmetic"6
edb_top_inst/Axi/add_59/i5efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_59/i6efl
arithmetic"6
edb_top_inst/Axi/add_59/i6efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_59/i7efl
arithmetic"6
edb_top_inst/Axi/add_59/i7efl(0)/adder(1)"EFX_ADD
I
DdrCtrl_ATYPE_1iooutpad"*
DdrCtrl_ATYPE_1io(0)/outpad(1)"output
D

LUT__42585efllogic"*

LUT__42585efl(0)/lut4(0)/lut(1)"names
e
edb_top_inst/Axi/add_59/i8efl
arithmetic"6
edb_top_inst/Axi/add_59/i8efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_59/i9efl
arithmetic"6
edb_top_inst/Axi/add_59/i9efl(0)/adder(1)"EFX_ADD
D

LUT__42589efllogic"*

LUT__42589efl(0)/lut4(0)/lut(1)"names
g
edb_top_inst/Axi/add_59/i10efl
arithmetic"7
edb_top_inst/Axi/add_59/i10efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i11efl
arithmetic"7
edb_top_inst/Axi/add_59/i11efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i12efl
arithmetic"7
edb_top_inst/Axi/add_59/i12efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i13efl
arithmetic"7
edb_top_inst/Axi/add_59/i13efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i14efl
arithmetic"7
edb_top_inst/Axi/add_59/i14efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i15efl
arithmetic"7
edb_top_inst/Axi/add_59/i15efl(0)/adder(1)"EFX_ADD
D

LUT__42597efllogic"*

LUT__42597efl(0)/lut4(0)/lut(1)"names
g
edb_top_inst/Axi/add_59/i16efl
arithmetic"7
edb_top_inst/Axi/add_59/i16efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i17efl
arithmetic"7
edb_top_inst/Axi/add_59/i17efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i18efl
arithmetic"7
edb_top_inst/Axi/add_59/i18efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i19efl
arithmetic"7
edb_top_inst/Axi/add_59/i19efl(0)/adder(1)"EFX_ADD
D

LUT__42601efllogic"*

LUT__42601efl(0)/lut4(0)/lut(1)"names
g
edb_top_inst/Axi/add_59/i20efl
arithmetic"7
edb_top_inst/Axi/add_59/i20efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i21efl
arithmetic"7
edb_top_inst/Axi/add_59/i21efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i22efl
arithmetic"7
edb_top_inst/Axi/add_59/i22efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i23efl
arithmetic"7
edb_top_inst/Axi/add_59/i23efl(0)/adder(1)"EFX_ADD
K
DdrCtrl_AVALID_1iooutpad"+
DdrCtrl_AVALID_1io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[25]iooutpad".
DdrCtrl_WSTRB_0[25]io(0)/outpad(1)"output
D

LUT__42605efllogic"*

LUT__42605efl(0)/lut4(0)/lut(1)"names
g
edb_top_inst/Axi/add_59/i24efl
arithmetic"7
edb_top_inst/Axi/add_59/i24efl(0)/adder(1)"EFX_ADD
g
edb_top_inst/Axi/add_59/i25efl
arithmetic"7
edb_top_inst/Axi/add_59/i25efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_65/i3efl
arithmetic"6
edb_top_inst/Axi/add_65/i3efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_65/i4efl
arithmetic"6
edb_top_inst/Axi/add_65/i4efl(0)/adder(1)"EFX_ADD
D

LUT__42613efllogic"*

LUT__42613efl(0)/lut4(0)/lut(1)"names
e
edb_top_inst/Axi/add_65/i5efl
arithmetic"6
edb_top_inst/Axi/add_65/i5efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_65/i6efl
arithmetic"6
edb_top_inst/Axi/add_65/i6efl(0)/adder(1)"EFX_ADD
q
 edb_top_inst/Axi/sub_72/add_2/i2efl
arithmetic"<
 edb_top_inst/Axi/sub_72/add_2/i2efl(0)/adder(1)"EFX_ADD
q
 edb_top_inst/Axi/sub_72/add_2/i3efl
arithmetic"<
 edb_top_inst/Axi/sub_72/add_2/i3efl(0)/adder(1)"EFX_ADD
D

LUT__42617efllogic"*

LUT__42617efl(0)/lut4(0)/lut(1)"names
q
 edb_top_inst/Axi/sub_72/add_2/i4efl
arithmetic"<
 edb_top_inst/Axi/sub_72/add_2/i4efl(0)/adder(1)"EFX_ADD
q
 edb_top_inst/Axi/sub_72/add_2/i5efl
arithmetic"<
 edb_top_inst/Axi/sub_72/add_2/i5efl(0)/adder(1)"EFX_ADD
D

LUT__42621efllogic"*

LUT__42621efl(0)/lut4(0)/lut(1)"names
q
 edb_top_inst/Axi/sub_72/add_2/i6efl
arithmetic"<
 edb_top_inst/Axi/sub_72/add_2/i6efl(0)/adder(1)"EFX_ADD
q
 edb_top_inst/Axi/sub_72/add_2/i7efl
arithmetic"<
 edb_top_inst/Axi/sub_72/add_2/i7efl(0)/adder(1)"EFX_ADD
q
 edb_top_inst/Axi/sub_72/add_2/i8efl
arithmetic"<
 edb_top_inst/Axi/sub_72/add_2/i8efl(0)/adder(1)"EFX_ADD
q
 edb_top_inst/Axi/sub_72/add_2/i9efl
arithmetic"<
 edb_top_inst/Axi/sub_72/add_2/i9efl(0)/adder(1)"EFX_ADD
s
!edb_top_inst/Axi/sub_72/add_2/i10efl
arithmetic"=
!edb_top_inst/Axi/sub_72/add_2/i10efl(0)/adder(1)"EFX_ADD
s
!edb_top_inst/Axi/sub_72/add_2/i11efl
arithmetic"=
!edb_top_inst/Axi/sub_72/add_2/i11efl(0)/adder(1)"EFX_ADD
O
DdrCtrl_ALOCK_1[0]iooutpad"-
DdrCtrl_ALOCK_1[0]io(0)/outpad(1)"output
D

LUT__42629efllogic"*

LUT__42629efl(0)/lut4(0)/lut(1)"names
s
!edb_top_inst/Axi/sub_72/add_2/i12efl
arithmetic"=
!edb_top_inst/Axi/sub_72/add_2/i12efl(0)/adder(1)"EFX_ADD
s
!edb_top_inst/Axi/sub_72/add_2/i13efl
arithmetic"=
!edb_top_inst/Axi/sub_72/add_2/i13efl(0)/adder(1)"EFX_ADD
s
!edb_top_inst/Axi/sub_72/add_2/i14efl
arithmetic"=
!edb_top_inst/Axi/sub_72/add_2/i14efl(0)/adder(1)"EFX_ADD
s
!edb_top_inst/Axi/sub_72/add_2/i15efl
arithmetic"=
!edb_top_inst/Axi/sub_72/add_2/i15efl(0)/adder(1)"EFX_ADD
D

LUT__42633efllogic"*

LUT__42633efl(0)/lut4(0)/lut(1)"names
s
!edb_top_inst/Axi/sub_72/add_2/i16efl
arithmetic"=
!edb_top_inst/Axi/sub_72/add_2/i16efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i1efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i1efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i2efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i2efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i3efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i3efl(0)/adder(1)"EFX_ADD
D

LUT__42637efllogic"*

LUT__42637efl(0)/lut4(0)/lut(1)"names
â
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i4efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i4efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i5efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i5efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i6efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i6efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i7efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i7efl(0)/adder(1)"EFX_ADD
D

LUT__42645efllogic"*

LUT__42645efl(0)/lut4(0)/lut(1)"names
â
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i8efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i8efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i9efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i9efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i10efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i10efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i11efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i11efl(0)/adder(1)"EFX_ADD
O
DdrCtrl_ALOCK_1[1]iooutpad"-
DdrCtrl_ALOCK_1[1]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[26]iooutpad".
DdrCtrl_WSTRB_0[26]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[166]iooutpad"/
DdrCtrl_WDATA_0[166]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[252]iooutpad"/
DdrCtrl_WDATA_0[252]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[13]iooutpad".
DdrCtrl_AADDR_0[13]io(0)/outpad(1)"output
D

LUT__42649efllogic"*

LUT__42649efl(0)/lut4(0)/lut(1)"names
D

LUT__42653efllogic"*

LUT__42653efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i12efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i12efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i13efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i13efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i14efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i14efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i15efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i15efl(0)/adder(1)"EFX_ADD
D

LUT__42661efllogic"*

LUT__42661efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i16efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i16efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i17efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i17efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i18efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i18efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i2efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i2efl(0)/adder(1)"EFX_ADD
D

LUT__42665efllogic"*

LUT__42665efl(0)/lut4(0)/lut(1)"names
â
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i3efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i3efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i4efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i4efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i5efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i5efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i6efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i6efl(0)/adder(1)"EFX_ADD
D

LUT__42669efllogic"*

LUT__42669efl(0)/lut4(0)/lut(1)"names
â
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i7efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i7efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i8efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i8efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i9efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i9efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i10efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i10efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_ABURST_1[0]iooutpad".
DdrCtrl_ABURST_1[0]io(0)/outpad(1)"output
D

LUT__42677efllogic"*

LUT__42677efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i11efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i11efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i12efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i12efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i13efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i13efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i14efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i14efl(0)/adder(1)"EFX_ADD
D

LUT__42681efllogic"*

LUT__42681efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i15efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i15efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i16efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i16efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i17efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i17efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i18efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i18efl(0)/adder(1)"EFX_ADD
D

LUT__42685efllogic"*

LUT__42685efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i19efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i19efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i20efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i20efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i21efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i21efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i22efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i22efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i23efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i23efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i24efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i24efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i25efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i25efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i26efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i26efl(0)/adder(1)"EFX_ADD
Q
DdrCtrl_ABURST_1[1]iooutpad".
DdrCtrl_ABURST_1[1]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[27]iooutpad".
DdrCtrl_WSTRB_0[27]io(0)/outpad(1)"output
D

LUT__42693efllogic"*

LUT__42693efl(0)/lut4(0)/lut(1)"names
D

LUT__42697efllogic"*

LUT__42697efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i27efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i27efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i28efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i28efl(0)/adder(1)"EFX_ADD
D

LUT__42701efllogic"*

LUT__42701efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i29efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i29efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i30efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i30efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i31efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i31efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i32efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i32efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i3efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i3efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i4efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i4efl(0)/adder(1)"EFX_ADD
D

LUT__42709efllogic"*

LUT__42709efl(0)/lut4(0)/lut(1)"names
â
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i5efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i5efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i6efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i6efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i7efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i7efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i8efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i8efl(0)/adder(1)"EFX_ADD
D

LUT__42713efllogic"*

LUT__42713efl(0)/lut4(0)/lut(1)"names
â
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i9efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i9efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i10efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i10efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i11efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i11efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i12efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i12efl(0)/adder(1)"EFX_ADD
O
DdrCtrl_ASIZE_1[0]iooutpad"-
DdrCtrl_ASIZE_1[0]io(0)/outpad(1)"output
D

LUT__42717efllogic"*

LUT__42717efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i13efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i13efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i14efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i14efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i15efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i15efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i16efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i16efl(0)/adder(1)"EFX_ADD
D

LUT__42725efllogic"*

LUT__42725efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i17efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i17efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i18efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i18efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i19efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i19efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i20efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i20efl(0)/adder(1)"EFX_ADD
D

LUT__42729efllogic"*

LUT__42729efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i21efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i21efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i22efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i22efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i23efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i23efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i24efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i24efl(0)/adder(1)"EFX_ADD
D

LUT__42733efllogic"*

LUT__42733efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i25efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i25efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i26efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i26efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i27efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i27efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i28efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i28efl(0)/adder(1)"EFX_ADD
O
DdrCtrl_ASIZE_1[1]iooutpad"-
DdrCtrl_ASIZE_1[1]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[28]iooutpad".
DdrCtrl_WSTRB_0[28]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[167]iooutpad"/
DdrCtrl_WDATA_0[167]io(0)/outpad(1)"output
D

LUT__42741efllogic"*

LUT__42741efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i29efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i29efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i30efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i30efl(0)/adder(1)"EFX_ADD
D

LUT__42745efllogic"*

LUT__42745efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i31efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i31efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i32efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i32efl(0)/adder(1)"EFX_ADD
D

LUT__42749efllogic"*

LUT__42749efl(0)/lut4(0)/lut(1)"names
â
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i2efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i2efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i3efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i3efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i4efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i4efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i5efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i5efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i6efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i6efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i7efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i7efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i8efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i8efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i9efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i9efl(0)/adder(1)"EFX_ADD
D

LUT__42757efllogic"*

LUT__42757efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i10efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i10efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i11efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i11efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i12efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i12efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i13efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i13efl(0)/adder(1)"EFX_ADD
O
DdrCtrl_ASIZE_1[2]iooutpad"-
DdrCtrl_ASIZE_1[2]io(0)/outpad(1)"output
D

LUT__42761efllogic"*

LUT__42761efl(0)/lut4(0)/lut(1)"names
D

LUT__42765efllogic"*

LUT__42765efl(0)/lut4(0)/lut(1)"names
ã
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i14efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i14efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i15efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i15efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i16efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i16efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i17efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i17efl(0)/adder(1)"EFX_ADD
ã
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i18efl
arithmetic"I
-edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i18efl(0)/adder(1)"EFX_ADD
D

LUT__42773efllogic"*

LUT__42773efl(0)/lut4(0)/lut(1)"names
D

LUT__42777efllogic"*

LUT__42777efl(0)/lut4(0)/lut(1)"names
M
DdrCtrl_ALEN_1[0]iooutpad",
DdrCtrl_ALEN_1[0]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[29]iooutpad".
DdrCtrl_WSTRB_0[29]io(0)/outpad(1)"output
D

LUT__42781efllogic"*

LUT__42781efl(0)/lut4(0)/lut(1)"names
D

LUT__42789efllogic"*

LUT__42789efl(0)/lut4(0)/lut(1)"names
D

LUT__42793efllogic"*

LUT__42793efl(0)/lut4(0)/lut(1)"names
D

LUT__42797efllogic"*

LUT__42797efl(0)/lut4(0)/lut(1)"names
M
DdrCtrl_ALEN_1[1]iooutpad",
DdrCtrl_ALEN_1[1]io(0)/outpad(1)"output
D

LUT__42805efllogic"*

LUT__42805efl(0)/lut4(0)/lut(1)"names
D

LUT__42809efllogic"*

LUT__42809efl(0)/lut4(0)/lut(1)"names
D

LUT__42813efllogic"*

LUT__42813efl(0)/lut4(0)/lut(1)"names
D

LUT__42821efllogic"*

LUT__42821efl(0)/lut4(0)/lut(1)"names
◊
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i2efl
arithmetic"o
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i2efl(0)/adder(1)"EFX_ADD
M
DdrCtrl_ALEN_1[2]iooutpad",
DdrCtrl_ALEN_1[2]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[30]iooutpad".
DdrCtrl_WSTRB_0[30]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[168]iooutpad"/
DdrCtrl_WDATA_0[168]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[253]iooutpad"/
DdrCtrl_WDATA_0[253]io(0)/outpad(1)"output
D

LUT__42825efllogic"*

LUT__42825efl(0)/lut4(0)/lut(1)"names
D

LUT__42829efllogic"*

LUT__42829efl(0)/lut4(0)/lut(1)"names
◊
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i3efl
arithmetic"o
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i3efl(0)/adder(1)"EFX_ADD
◊
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i4efl
arithmetic"o
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i4efl(0)/adder(1)"EFX_ADD
◊
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i5efl
arithmetic"o
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i5efl(0)/adder(1)"EFX_ADD
◊
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i6efl
arithmetic"o
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i6efl(0)/adder(1)"EFX_ADD
D

LUT__42837efllogic"*

LUT__42837efl(0)/lut4(0)/lut(1)"names
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i2efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i2efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i3efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i3efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i4efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i4efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i5efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i5efl(0)/adder(1)"EFX_ADD
D

LUT__42841efllogic"*

LUT__42841efl(0)/lut4(0)/lut(1)"names
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i6efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i6efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i7efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i7efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i8efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i8efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i9efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i9efl(0)/adder(1)"EFX_ADD
D

LUT__42845efllogic"*

LUT__42845efl(0)/lut4(0)/lut(1)"names
≥
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i10efl
arithmetic"]
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i10efl(0)/adder(1)"EFX_ADD
≥
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i11efl
arithmetic"]
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i11efl(0)/adder(1)"EFX_ADD
≥
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i12efl
arithmetic"]
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i12efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i3efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i3efl(0)/adder(1)"EFX_ADD
M
DdrCtrl_ALEN_1[3]iooutpad",
DdrCtrl_ALEN_1[3]io(0)/outpad(1)"output
D

LUT__42853efllogic"*

LUT__42853efl(0)/lut4(0)/lut(1)"names
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i4efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i4efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i5efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i5efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i6efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i6efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i7efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i7efl(0)/adder(1)"EFX_ADD
D

LUT__42857efllogic"*

LUT__42857efl(0)/lut4(0)/lut(1)"names
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i8efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i8efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i9efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i9efl(0)/adder(1)"EFX_ADD
≥
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i10efl
arithmetic"]
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i10efl(0)/adder(1)"EFX_ADD
≥
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i11efl
arithmetic"]
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i11efl(0)/adder(1)"EFX_ADD
D

LUT__42861efllogic"*

LUT__42861efl(0)/lut4(0)/lut(1)"names
≥
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i12efl
arithmetic"]
Aedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i12efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/DdrTest/vio_core_inst/add_24/i4efl
arithmetic"H
,edb_top_inst/DdrTest/vio_core_inst/add_24/i4efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/DdrTest/vio_core_inst/add_24/i5efl
arithmetic"H
,edb_top_inst/DdrTest/vio_core_inst/add_24/i5efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/DdrTest/vio_core_inst/add_29/i3efl
arithmetic"H
,edb_top_inst/DdrTest/vio_core_inst/add_29/i3efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/DdrTest/vio_core_inst/add_29/i4efl
arithmetic"H
,edb_top_inst/DdrTest/vio_core_inst/add_29/i4efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/DdrTest/vio_core_inst/add_29/i5efl
arithmetic"H
,edb_top_inst/DdrTest/vio_core_inst/add_29/i5efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/DdrTest/vio_core_inst/add_29/i6efl
arithmetic"H
,edb_top_inst/DdrTest/vio_core_inst/add_29/i6efl(0)/adder(1)"EFX_ADD
ï
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i1efl
arithmetic"N
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i1efl(0)/adder(1)"EFX_ADD
M
DdrCtrl_ALEN_1[4]iooutpad",
DdrCtrl_ALEN_1[4]io(0)/outpad(1)"output
Q
DdrCtrl_WSTRB_0[31]iooutpad".
DdrCtrl_WSTRB_0[31]io(0)/outpad(1)"output
D

LUT__42869efllogic"*

LUT__42869efl(0)/lut4(0)/lut(1)"names
D

LUT__42873efllogic"*

LUT__42873efl(0)/lut4(0)/lut(1)"names
ï
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i2efl
arithmetic"N
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i2efl(0)/adder(1)"EFX_ADD
ï
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i3efl
arithmetic"N
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i3efl(0)/adder(1)"EFX_ADD
ï
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i4efl
arithmetic"N
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i4efl(0)/adder(1)"EFX_ADD
ï
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i5efl
arithmetic"N
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i5efl(0)/adder(1)"EFX_ADD
ï
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i6efl
arithmetic"N
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i6efl(0)/adder(1)"EFX_ADD
ï
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i7efl
arithmetic"N
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i7efl(0)/adder(1)"EFX_ADD
ï
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i8efl
arithmetic"N
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i8efl(0)/adder(1)"EFX_ADD
ï
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i9efl
arithmetic"N
2edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i9efl(0)/adder(1)"EFX_ADD
D

LUT__42885efllogic"*

LUT__42885efl(0)/lut4(0)/lut(1)"names
ó
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i10efl
arithmetic"O
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i10efl(0)/adder(1)"EFX_ADD
ó
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i11efl
arithmetic"O
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i11efl(0)/adder(1)"EFX_ADD
ó
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i12efl
arithmetic"O
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i12efl(0)/adder(1)"EFX_ADD
ó
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i13efl
arithmetic"O
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i13efl(0)/adder(1)"EFX_ADD
D

LUT__42889efllogic"*

LUT__42889efl(0)/lut4(0)/lut(1)"names
ó
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i14efl
arithmetic"O
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i14efl(0)/adder(1)"EFX_ADD
ó
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i15efl
arithmetic"O
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i15efl(0)/adder(1)"EFX_ADD
ó
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i16efl
arithmetic"O
3edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i16efl(0)/adder(1)"EFX_ADD
á
+edb_top_inst/debug_hub_inst/sub_28/add_2/i2efl
arithmetic"G
+edb_top_inst/debug_hub_inst/sub_28/add_2/i2efl(0)/adder(1)"EFX_ADD
M
DdrCtrl_ALEN_1[5]iooutpad",
DdrCtrl_ALEN_1[5]io(0)/outpad(1)"output
D

LUT__42893efllogic"*

LUT__42893efl(0)/lut4(0)/lut(1)"names
á
+edb_top_inst/debug_hub_inst/sub_28/add_2/i3efl
arithmetic"G
+edb_top_inst/debug_hub_inst/sub_28/add_2/i3efl(0)/adder(1)"EFX_ADD
á
+edb_top_inst/debug_hub_inst/sub_28/add_2/i4efl
arithmetic"G
+edb_top_inst/debug_hub_inst/sub_28/add_2/i4efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/DdrTest/vio_core_inst/add_24/i3efl
arithmetic"H
,edb_top_inst/DdrTest/vio_core_inst/add_24/i3efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/DdrTest/vio_core_inst/add_24/i2efl
arithmetic"H
,edb_top_inst/DdrTest/vio_core_inst/add_24/i2efl(0)/adder(1)"EFX_ADD
D

LUT__42901efllogic"*

LUT__42901efl(0)/lut4(0)/lut(1)"names
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i2efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i2efl(0)/adder(1)"EFX_ADD
±
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i1efl
arithmetic"\
@edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i1efl(0)/adder(1)"EFX_ADD
◊
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i1efl
arithmetic"o
Sedb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i1efl(0)/adder(1)"EFX_ADD
D

LUT__42905efllogic"*

LUT__42905efl(0)/lut4(0)/lut(1)"names
D

LUT__42909efllogic"*

LUT__42909efl(0)/lut4(0)/lut(1)"names
â
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i1efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i1efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i2efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i2efl(0)/adder(1)"EFX_ADD
â
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i1efl
arithmetic"H
,edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i1efl(0)/adder(1)"EFX_ADD
q
 edb_top_inst/Axi/sub_72/add_2/i1efl
arithmetic"<
 edb_top_inst/Axi/sub_72/add_2/i1efl(0)/adder(1)"EFX_ADD
M
DdrCtrl_ALEN_1[6]iooutpad",
DdrCtrl_ALEN_1[6]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[0]iooutpad"-
DdrCtrl_WDATA_0[0]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[169]iooutpad"/
DdrCtrl_WDATA_0[169]io(0)/outpad(1)"output
D

LUT__42917efllogic"*

LUT__42917efl(0)/lut4(0)/lut(1)"names
e
edb_top_inst/Axi/add_65/i2efl
arithmetic"6
edb_top_inst/Axi/add_65/i2efl(0)/adder(1)"EFX_ADD
e
edb_top_inst/Axi/add_59/i1efl
arithmetic"6
edb_top_inst/Axi/add_59/i1efl(0)/adder(1)"EFX_ADD
D

LUT__42921efllogic"*

LUT__42921efl(0)/lut4(0)/lut(1)"names
e
edb_top_inst/Axi/add_58/i2efl
arithmetic"6
edb_top_inst/Axi/add_58/i2efl(0)/adder(1)"EFX_ADD
q
 U2_DdrTestStatis/sub_74/add_2/i1efl
arithmetic"<
 U2_DdrTestStatis/sub_74/add_2/i1efl(0)/adder(1)"EFX_ADD
D

LUT__42925efllogic"*

LUT__42925efl(0)/lut4(0)/lut(1)"names
q
 U2_DdrTestStatis/sub_63/add_2/i1efl
arithmetic"<
 U2_DdrTestStatis/sub_63/add_2/i1efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_213/i2efl
arithmetic"7
U2_DdrTestStatis/add_213/i2efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_202/i2efl
arithmetic"7
U2_DdrTestStatis/add_202/i2efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_158/i2efl
arithmetic"7
U2_DdrTestStatis/add_158/i2efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_147/i2efl
arithmetic"7
U2_DdrTestStatis/add_147/i2efl(0)/adder(1)"EFX_ADD
D

LUT__42933efllogic"*

LUT__42933efl(0)/lut4(0)/lut(1)"names
g
U2_DdrTestStatis/add_126/i1efl
arithmetic"7
U2_DdrTestStatis/add_126/i1efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_113/i1efl
arithmetic"7
U2_DdrTestStatis/add_113/i1efl(0)/adder(1)"EFX_ADD
g
U2_DdrTestStatis/add_107/i2efl
arithmetic"7
U2_DdrTestStatis/add_107/i2efl(0)/adder(1)"EFX_ADD
M
DdrCtrl_ALEN_1[7]iooutpad",
DdrCtrl_ALEN_1[7]io(0)/outpad(1)"output
D

LUT__42937efllogic"*

LUT__42937efl(0)/lut4(0)/lut(1)"names
D

LUT__42941efllogic"*

LUT__42941efl(0)/lut4(0)/lut(1)"names
e
U2_DdrTestStatis/add_99/i1eft
arithmetic"6
U2_DdrTestStatis/add_99/i1eft(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_93/i1efl
arithmetic"6
U2_DdrTestStatis/add_93/i1efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_85/i2efl
arithmetic"6
U2_DdrTestStatis/add_85/i2efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_72/i1efl
arithmetic"6
U2_DdrTestStatis/add_72/i1efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_61/i1efl
arithmetic"6
U2_DdrTestStatis/add_61/i1efl(0)/adder(1)"EFX_ADD
e
U2_DdrTestStatis/add_53/i1efl
arithmetic"6
U2_DdrTestStatis/add_53/i1efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_70/i1efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_70/i1efl(0)/adder(1)"EFX_ADD
D

LUT__42949efllogic"*

LUT__42949efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_46/i2efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_46/i2efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_40/i2efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_40/i2efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_34/i2efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_34/i2efl(0)/adder(1)"EFX_ADD
D

LUT__42953efllogic"*

LUT__42953efl(0)/lut4(0)/lut(1)"names
y
$U1_DdrTest/U2_DdrRdDataChk/add_28/i2efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_28/i2efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_22/i2efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_22/i2efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_16/i2efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_16/i2efl(0)/adder(1)"EFX_ADD
y
$U1_DdrTest/U2_DdrRdDataChk/add_10/i2efl
arithmetic"@
$U1_DdrTest/U2_DdrRdDataChk/add_10/i2efl(0)/adder(1)"EFX_ADD
O
DdrCtrl_AADDR_1[0]iooutpad"-
DdrCtrl_AADDR_1[0]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[1]iooutpad"-
DdrCtrl_WDATA_0[1]io(0)/outpad(1)"output
D

LUT__42957efllogic"*

LUT__42957efl(0)/lut4(0)/lut(1)"names
w
#U1_DdrTest/U2_DdrRdDataChk/add_3/i1efl
arithmetic"?
#U1_DdrTest/U2_DdrRdDataChk/add_3/i1efl(0)/adder(1)"EFX_ADD

'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i1efl
arithmetic"C
'U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i1efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_125/add_2/i1efl
arithmetic"7
U1_DdrTest/sub_125/add_2/i1efl(0)/adder(1)"EFX_ADD
D

LUT__42965efllogic"*

LUT__42965efl(0)/lut4(0)/lut(1)"names
g
U1_DdrTest/sub_124/add_2/i9efl
arithmetic"7
U1_DdrTest/sub_124/add_2/i9efl(0)/adder(1)"EFX_ADD
g
U1_DdrTest/sub_101/add_2/i1efl
arithmetic"7
U1_DdrTest/sub_101/add_2/i1efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_712/i2efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_712/i2efl(0)/adder(1)"EFX_ADD
D

LUT__42969efllogic"*

LUT__42969efl(0)/lut4(0)/lut(1)"names
D

LUT__42973efllogic"*

LUT__42973efl(0)/lut4(0)/lut(1)"names
{
%U1_DdrTest/U1_DdrWrDataGen/add_611/i2efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_611/i2efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_510/i2efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_510/i2efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_409/i2efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_409/i2efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_308/i2efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_308/i2efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_207/i2efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_207/i2efl(0)/adder(1)"EFX_ADD
{
%U1_DdrTest/U1_DdrWrDataGen/add_106/i2efl
arithmetic"A
%U1_DdrTest/U1_DdrWrDataGen/add_106/i2efl(0)/adder(1)"EFX_ADD
w
#U1_DdrTest/U1_DdrWrDataGen/add_5/i2efl
arithmetic"?
#U1_DdrTest/U1_DdrWrDataGen/add_5/i2efl(0)/adder(1)"EFX_ADD
O
DdrCtrl_AADDR_1[1]iooutpad"-
DdrCtrl_AADDR_1[1]io(0)/outpad(1)"output
D

LUT__42981efllogic"*

LUT__42981efl(0)/lut4(0)/lut(1)"names

'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i1efl
arithmetic"C
'U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i1efl(0)/adder(1)"EFX_ADD
D

LUT__42985efllogic"*

LUT__42985efl(0)/lut4(0)/lut(1)"names
e
U1_DdrTest/sub_69/add_2/i1efl
arithmetic"6
U1_DdrTest/sub_69/add_2/i1efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_64/add_2/i1efl
arithmetic"6
U1_DdrTest/sub_64/add_2/i1efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_63/add_2/i9efl
arithmetic"6
U1_DdrTest/sub_63/add_2/i9efl(0)/adder(1)"EFX_ADD
e
U1_DdrTest/sub_40/add_2/i1efl
arithmetic"6
U1_DdrTest/sub_40/add_2/i1efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_118/i6efl
arithmetic"1
U1_DdrTest/add_118/i6efl(0)/adder(1)"EFX_ADD
[
U1_DdrTest/add_117/i2efl
arithmetic"1
U1_DdrTest/add_117/i2efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_57/i6efl
arithmetic"0
U1_DdrTest/add_57/i6efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_56/i2efl
arithmetic"0
U1_DdrTest/add_56/i2efl(0)/adder(1)"EFX_ADD
Y
U1_DdrTest/add_54/i9efl
arithmetic"0
U1_DdrTest/add_54/i9efl(0)/adder(1)"EFX_ADD
O
DdrCtrl_AADDR_1[2]iooutpad"-
DdrCtrl_AADDR_1[2]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[2]iooutpad"-
DdrCtrl_WDATA_0[2]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[170]iooutpad"/
DdrCtrl_WDATA_0[170]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[254]iooutpad"/
DdrCtrl_WDATA_0[254]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[14]iooutpad".
DdrCtrl_AADDR_0[14]io(0)/outpad(1)"output
K
DdrCtrl_AID_0[3]iooutpad"+
DdrCtrl_AID_0[3]io(0)/outpad(1)"output
D

LUT__42997efllogic"*

LUT__42997efl(0)/lut4(0)/lut(1)"names
D

LUT__43001efllogic"*

LUT__43001efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_AADDR_1[3]iooutpad"-
DdrCtrl_AADDR_1[3]io(0)/outpad(1)"output
D

LUT__43005efllogic"*

LUT__43005efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_AADDR_1[4]iooutpad"-
DdrCtrl_AADDR_1[4]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[3]iooutpad"-
DdrCtrl_WDATA_0[3]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_1[5]iooutpad"-
DdrCtrl_AADDR_1[5]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_1[6]iooutpad"-
DdrCtrl_AADDR_1[6]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[4]iooutpad"-
DdrCtrl_WDATA_0[4]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[171]iooutpad"/
DdrCtrl_WDATA_0[171]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_1[7]iooutpad"-
DdrCtrl_AADDR_1[7]io(0)/outpad(1)"output
D

LUT__43013efllogic"*

LUT__43013efl(0)/lut4(0)/lut(1)"names
O
DdrCtrl_AADDR_1[8]iooutpad"-
DdrCtrl_AADDR_1[8]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[5]iooutpad"-
DdrCtrl_WDATA_0[5]io(0)/outpad(1)"output
O
DdrCtrl_AADDR_1[9]iooutpad"-
DdrCtrl_AADDR_1[9]io(0)/outpad(1)"output
D

LUT__43017efllogic"*

LUT__43017efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[10]iooutpad".
DdrCtrl_AADDR_1[10]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[6]iooutpad"-
DdrCtrl_WDATA_0[6]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[172]iooutpad"/
DdrCtrl_WDATA_0[172]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[255]iooutpad"/
DdrCtrl_WDATA_0[255]io(0)/outpad(1)"output
D

LUT__43021efllogic"*

LUT__43021efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[11]iooutpad".
DdrCtrl_AADDR_1[11]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[12]iooutpad".
DdrCtrl_AADDR_1[12]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[7]iooutpad"-
DdrCtrl_WDATA_0[7]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[13]iooutpad".
DdrCtrl_AADDR_1[13]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[14]iooutpad".
DdrCtrl_AADDR_1[14]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[8]iooutpad"-
DdrCtrl_WDATA_0[8]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[173]iooutpad"/
DdrCtrl_WDATA_0[173]io(0)/outpad(1)"output
D

LUT__43029efllogic"*

LUT__43029efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[15]iooutpad".
DdrCtrl_AADDR_1[15]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[16]iooutpad".
DdrCtrl_AADDR_1[16]io(0)/outpad(1)"output
O
DdrCtrl_WDATA_0[9]iooutpad"-
DdrCtrl_WDATA_0[9]io(0)/outpad(1)"output
D

LUT__43033efllogic"*

LUT__43033efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[17]iooutpad".
DdrCtrl_AADDR_1[17]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[18]iooutpad".
DdrCtrl_AADDR_1[18]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[10]iooutpad".
DdrCtrl_WDATA_0[10]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[174]iooutpad"/
DdrCtrl_WDATA_0[174]io(0)/outpad(1)"output
K
DdrCtrl_WID_0[0]iooutpad"+
DdrCtrl_WID_0[0]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[15]iooutpad".
DdrCtrl_AADDR_0[15]io(0)/outpad(1)"output
D

LUT__43037efllogic"*

LUT__43037efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[19]iooutpad".
DdrCtrl_AADDR_1[19]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[20]iooutpad".
DdrCtrl_AADDR_1[20]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[11]iooutpad".
DdrCtrl_WDATA_0[11]io(0)/outpad(1)"output
D

LUT__43045efllogic"*

LUT__43045efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[21]iooutpad".
DdrCtrl_AADDR_1[21]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[22]iooutpad".
DdrCtrl_AADDR_1[22]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[12]iooutpad".
DdrCtrl_WDATA_0[12]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[175]iooutpad"/
DdrCtrl_WDATA_0[175]io(0)/outpad(1)"output
D

LUT__43049efllogic"*

LUT__43049efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[23]iooutpad".
DdrCtrl_AADDR_1[23]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[24]iooutpad".
DdrCtrl_AADDR_1[24]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[13]iooutpad".
DdrCtrl_WDATA_0[13]io(0)/outpad(1)"output
D

LUT__43053efllogic"*

LUT__43053efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[25]iooutpad".
DdrCtrl_AADDR_1[25]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[26]iooutpad".
DdrCtrl_AADDR_1[26]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[14]iooutpad".
DdrCtrl_WDATA_0[14]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[176]iooutpad"/
DdrCtrl_WDATA_0[176]io(0)/outpad(1)"output
K
DdrCtrl_WID_0[1]iooutpad"+
DdrCtrl_WID_0[1]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[27]iooutpad".
DdrCtrl_AADDR_1[27]io(0)/outpad(1)"output
D

LUT__43061efllogic"*

LUT__43061efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[28]iooutpad".
DdrCtrl_AADDR_1[28]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[15]iooutpad".
DdrCtrl_WDATA_0[15]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_1[29]iooutpad".
DdrCtrl_AADDR_1[29]io(0)/outpad(1)"output
D

LUT__43065efllogic"*

LUT__43065efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[30]iooutpad".
DdrCtrl_AADDR_1[30]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[16]iooutpad".
DdrCtrl_WDATA_0[16]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[177]iooutpad"/
DdrCtrl_WDATA_0[177]io(0)/outpad(1)"output
D

LUT__43069efllogic"*

LUT__43069efl(0)/lut4(0)/lut(1)"names
Q
DdrCtrl_AADDR_1[31]iooutpad".
DdrCtrl_AADDR_1[31]io(0)/outpad(1)"output
K
DdrCtrl_AID_1[0]iooutpad"+
DdrCtrl_AID_1[0]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[17]iooutpad".
DdrCtrl_WDATA_0[17]io(0)/outpad(1)"output
K
DdrCtrl_AID_1[1]iooutpad"+
DdrCtrl_AID_1[1]io(0)/outpad(1)"output
K
DdrCtrl_AID_1[2]iooutpad"+
DdrCtrl_AID_1[2]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[18]iooutpad".
DdrCtrl_WDATA_0[18]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[178]iooutpad"/
DdrCtrl_WDATA_0[178]io(0)/outpad(1)"output
K
DdrCtrl_WID_0[2]iooutpad"+
DdrCtrl_WID_0[2]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[16]iooutpad".
DdrCtrl_AADDR_0[16]io(0)/outpad(1)"output
K
DdrCtrl_AID_0[4]iooutpad"+
DdrCtrl_AID_0[4]io(0)/outpad(1)"output
6
Axi0Clkioinpad" 
Axi0Clkio(0)/inpad(0)"input
D
jtag_inst1_TCKioinpad"'
jtag_inst1_TCKio(0)/inpad(0)"input
D

LUT__43077efllogic"*

LUT__43077efl(0)/lut4(0)/lut(1)"names
D

LUT__43081efllogic"*

LUT__43081efl(0)/lut4(0)/lut(1)"names
K
DdrCtrl_AID_1[3]iooutpad"+
DdrCtrl_AID_1[3]io(0)/outpad(1)"output
D

LUT__43085efllogic"*

LUT__43085efl(0)/lut4(0)/lut(1)"names
K
DdrCtrl_AID_1[4]iooutpad"+
DdrCtrl_AID_1[4]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[19]iooutpad".
DdrCtrl_WDATA_0[19]io(0)/outpad(1)"output
K
DdrCtrl_AID_1[5]iooutpad"+
DdrCtrl_AID_1[5]io(0)/outpad(1)"output
K
DdrCtrl_AID_1[6]iooutpad"+
DdrCtrl_AID_1[6]io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[20]iooutpad".
DdrCtrl_WDATA_0[20]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[179]iooutpad"/
DdrCtrl_WDATA_0[179]io(0)/outpad(1)"output
K
DdrCtrl_AID_1[7]iooutpad"+
DdrCtrl_AID_1[7]io(0)/outpad(1)"output
D

LUT__43093efllogic"*

LUT__43093efl(0)/lut4(0)/lut(1)"names
K
DdrCtrl_BREADY_0iooutpad"+
DdrCtrl_BREADY_0io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[21]iooutpad".
DdrCtrl_WDATA_0[21]io(0)/outpad(1)"output
H
DdrCtrl_BVALID_0ioinpad")
DdrCtrl_BVALID_0io(0)/inpad(0)"input
D

LUT__43097efllogic"*

LUT__43097efl(0)/lut4(0)/lut(1)"names
K
DdrCtrl_RREADY_0iooutpad"+
DdrCtrl_RREADY_0io(0)/outpad(1)"output
Q
DdrCtrl_WDATA_0[22]iooutpad".
DdrCtrl_WDATA_0[22]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[180]iooutpad"/
DdrCtrl_WDATA_0[180]io(0)/outpad(1)"output
K
DdrCtrl_WID_0[3]iooutpad"+
DdrCtrl_WID_0[3]io(0)/outpad(1)"output
D

LUT__43101efllogic"*

LUT__43101efl(0)/lut4(0)/lut(1)"names
H
DdrCtrl_RVALID_0ioinpad")
DdrCtrl_RVALID_0io(0)/inpad(0)"input
F
DdrCtrl_RLAST_0ioinpad"(
DdrCtrl_RLAST_0io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[23]iooutpad".
DdrCtrl_WDATA_0[23]io(0)/outpad(1)"output
L
DdrCtrl_RDATA_0[0]ioinpad"+
DdrCtrl_RDATA_0[0]io(0)/inpad(0)"input
L
DdrCtrl_RDATA_0[1]ioinpad"+
DdrCtrl_RDATA_0[1]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[24]iooutpad".
DdrCtrl_WDATA_0[24]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[181]iooutpad"/
DdrCtrl_WDATA_0[181]io(0)/outpad(1)"output
D

LUT__43109efllogic"*

LUT__43109efl(0)/lut4(0)/lut(1)"names
L
DdrCtrl_RDATA_0[2]ioinpad"+
DdrCtrl_RDATA_0[2]io(0)/inpad(0)"input
L
DdrCtrl_RDATA_0[3]ioinpad"+
DdrCtrl_RDATA_0[3]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[25]iooutpad".
DdrCtrl_WDATA_0[25]io(0)/outpad(1)"output
D

LUT__43113efllogic"*

LUT__43113efl(0)/lut4(0)/lut(1)"names
L
DdrCtrl_RDATA_0[4]ioinpad"+
DdrCtrl_RDATA_0[4]io(0)/inpad(0)"input
L
DdrCtrl_RDATA_0[5]ioinpad"+
DdrCtrl_RDATA_0[5]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[26]iooutpad".
DdrCtrl_WDATA_0[26]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[182]iooutpad"/
DdrCtrl_WDATA_0[182]io(0)/outpad(1)"output
K
DdrCtrl_WID_0[4]iooutpad"+
DdrCtrl_WID_0[4]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[17]iooutpad".
DdrCtrl_AADDR_0[17]io(0)/outpad(1)"output
D

LUT__43117efllogic"*

LUT__43117efl(0)/lut4(0)/lut(1)"names
L
DdrCtrl_RDATA_0[6]ioinpad"+
DdrCtrl_RDATA_0[6]io(0)/inpad(0)"input
L
DdrCtrl_RDATA_0[7]ioinpad"+
DdrCtrl_RDATA_0[7]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[27]iooutpad".
DdrCtrl_WDATA_0[27]io(0)/outpad(1)"output
D

LUT__43125efllogic"*

LUT__43125efl(0)/lut4(0)/lut(1)"names
L
DdrCtrl_RDATA_0[8]ioinpad"+
DdrCtrl_RDATA_0[8]io(0)/inpad(0)"input
L
DdrCtrl_RDATA_0[9]ioinpad"+
DdrCtrl_RDATA_0[9]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[28]iooutpad".
DdrCtrl_WDATA_0[28]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[183]iooutpad"/
DdrCtrl_WDATA_0[183]io(0)/outpad(1)"output
D

LUT__43129efllogic"*

LUT__43129efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[10]ioinpad",
DdrCtrl_RDATA_0[10]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[11]ioinpad",
DdrCtrl_RDATA_0[11]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[29]iooutpad".
DdrCtrl_WDATA_0[29]io(0)/outpad(1)"output
D

LUT__43133efllogic"*

LUT__43133efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[12]ioinpad",
DdrCtrl_RDATA_0[12]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[13]ioinpad",
DdrCtrl_RDATA_0[13]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[30]iooutpad".
DdrCtrl_WDATA_0[30]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[184]iooutpad"/
DdrCtrl_WDATA_0[184]io(0)/outpad(1)"output
K
DdrCtrl_WID_0[5]iooutpad"+
DdrCtrl_WID_0[5]io(0)/outpad(1)"output
N
DdrCtrl_RDATA_0[14]ioinpad",
DdrCtrl_RDATA_0[14]io(0)/inpad(0)"input
D

LUT__43141efllogic"*

LUT__43141efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[15]ioinpad",
DdrCtrl_RDATA_0[15]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[31]iooutpad".
DdrCtrl_WDATA_0[31]io(0)/outpad(1)"output
N
DdrCtrl_RDATA_0[16]ioinpad",
DdrCtrl_RDATA_0[16]io(0)/inpad(0)"input
D

LUT__43145efllogic"*

LUT__43145efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[17]ioinpad",
DdrCtrl_RDATA_0[17]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[32]iooutpad".
DdrCtrl_WDATA_0[32]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[185]iooutpad"/
DdrCtrl_WDATA_0[185]io(0)/outpad(1)"output
D

LUT__43149efllogic"*

LUT__43149efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[18]ioinpad",
DdrCtrl_RDATA_0[18]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[19]ioinpad",
DdrCtrl_RDATA_0[19]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[33]iooutpad".
DdrCtrl_WDATA_0[33]io(0)/outpad(1)"output
N
DdrCtrl_RDATA_0[20]ioinpad",
DdrCtrl_RDATA_0[20]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[21]ioinpad",
DdrCtrl_RDATA_0[21]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[34]iooutpad".
DdrCtrl_WDATA_0[34]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[186]iooutpad"/
DdrCtrl_WDATA_0[186]io(0)/outpad(1)"output
K
DdrCtrl_WID_0[6]iooutpad"+
DdrCtrl_WID_0[6]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[18]iooutpad".
DdrCtrl_AADDR_0[18]io(0)/outpad(1)"output
K
DdrCtrl_AID_0[5]iooutpad"+
DdrCtrl_AID_0[5]io(0)/outpad(1)"output
D

LUT__43161efllogic"*

LUT__43161efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[22]ioinpad",
DdrCtrl_RDATA_0[22]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[23]ioinpad",
DdrCtrl_RDATA_0[23]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[35]iooutpad".
DdrCtrl_WDATA_0[35]io(0)/outpad(1)"output
D

LUT__43165efllogic"*

LUT__43165efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[24]ioinpad",
DdrCtrl_RDATA_0[24]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[25]ioinpad",
DdrCtrl_RDATA_0[25]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[36]iooutpad".
DdrCtrl_WDATA_0[36]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[187]iooutpad"/
DdrCtrl_WDATA_0[187]io(0)/outpad(1)"output
N
DdrCtrl_RDATA_0[26]ioinpad",
DdrCtrl_RDATA_0[26]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[27]ioinpad",
DdrCtrl_RDATA_0[27]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[37]iooutpad".
DdrCtrl_WDATA_0[37]io(0)/outpad(1)"output
D

LUT__43173efllogic"*

LUT__43173efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[28]ioinpad",
DdrCtrl_RDATA_0[28]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[29]ioinpad",
DdrCtrl_RDATA_0[29]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[38]iooutpad".
DdrCtrl_WDATA_0[38]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[188]iooutpad"/
DdrCtrl_WDATA_0[188]io(0)/outpad(1)"output
K
DdrCtrl_WID_0[7]iooutpad"+
DdrCtrl_WID_0[7]io(0)/outpad(1)"output
D

LUT__43177efllogic"*

LUT__43177efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[30]ioinpad",
DdrCtrl_RDATA_0[30]io(0)/inpad(0)"input
D

LUT__43181efllogic"*

LUT__43181efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[31]ioinpad",
DdrCtrl_RDATA_0[31]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[39]iooutpad".
DdrCtrl_WDATA_0[39]io(0)/outpad(1)"output
N
DdrCtrl_RDATA_0[32]ioinpad",
DdrCtrl_RDATA_0[32]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[33]ioinpad",
DdrCtrl_RDATA_0[33]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[40]iooutpad".
DdrCtrl_WDATA_0[40]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[189]iooutpad"/
DdrCtrl_WDATA_0[189]io(0)/outpad(1)"output
N
DdrCtrl_RDATA_0[34]ioinpad",
DdrCtrl_RDATA_0[34]io(0)/inpad(0)"input
D

LUT__43189efllogic"*

LUT__43189efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[35]ioinpad",
DdrCtrl_RDATA_0[35]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[41]iooutpad".
DdrCtrl_WDATA_0[41]io(0)/outpad(1)"output
N
DdrCtrl_RDATA_0[36]ioinpad",
DdrCtrl_RDATA_0[36]io(0)/inpad(0)"input
D

LUT__43193efllogic"*

LUT__43193efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[37]ioinpad",
DdrCtrl_RDATA_0[37]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[42]iooutpad".
DdrCtrl_WDATA_0[42]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[190]iooutpad"/
DdrCtrl_WDATA_0[190]io(0)/outpad(1)"output
I
DdrCtrl_ATYPE_0iooutpad"*
DdrCtrl_ATYPE_0io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[19]iooutpad".
DdrCtrl_AADDR_0[19]io(0)/outpad(1)"output
D

LUT__43197efllogic"*

LUT__43197efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[38]ioinpad",
DdrCtrl_RDATA_0[38]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[39]ioinpad",
DdrCtrl_RDATA_0[39]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[43]iooutpad".
DdrCtrl_WDATA_0[43]io(0)/outpad(1)"output
N
DdrCtrl_RDATA_0[40]ioinpad",
DdrCtrl_RDATA_0[40]io(0)/inpad(0)"input
N
DdrCtrl_RDATA_0[41]ioinpad",
DdrCtrl_RDATA_0[41]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[44]iooutpad".
DdrCtrl_WDATA_0[44]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[191]iooutpad"/
DdrCtrl_WDATA_0[191]io(0)/outpad(1)"output
D

LUT__43205efllogic"*

LUT__43205efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[42]ioinpad",
DdrCtrl_RDATA_0[42]io(0)/inpad(0)"input
D

LUT__43209efllogic"*

LUT__43209efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[43]ioinpad",
DdrCtrl_RDATA_0[43]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[45]iooutpad".
DdrCtrl_WDATA_0[45]io(0)/outpad(1)"output
N
DdrCtrl_RDATA_0[44]ioinpad",
DdrCtrl_RDATA_0[44]io(0)/inpad(0)"input
D

LUT__43213efllogic"*

LUT__43213efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[45]ioinpad",
DdrCtrl_RDATA_0[45]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[46]iooutpad".
DdrCtrl_WDATA_0[46]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[192]iooutpad"/
DdrCtrl_WDATA_0[192]io(0)/outpad(1)"output
H
DdrCtrl_AREADY_0ioinpad")
DdrCtrl_AREADY_0io(0)/inpad(0)"input
D

LUT__43221efllogic"*

LUT__43221efl(0)/lut4(0)/lut(1)"names
D

LUT__54622efllogic"*

LUT__54622efl(0)/lut4(0)/lut(1)"names
D

LUT__54621efllogic"*

LUT__54621efl(0)/lut4(0)/lut(1)"names
D

LUT__54620efllogic"*

LUT__54620efl(0)/lut4(0)/lut(1)"names
D

LUT__43225efllogic"*

LUT__43225efl(0)/lut4(0)/lut(1)"names
D

LUT__54618efllogic"*

LUT__54618efl(0)/lut4(0)/lut(1)"names
D

LUT__54617efllogic"*

LUT__54617efl(0)/lut4(0)/lut(1)"names
D

LUT__54616efllogic"*

LUT__54616efl(0)/lut4(0)/lut(1)"names
D

LUT__43229efllogic"*

LUT__43229efl(0)/lut4(0)/lut(1)"names
D

LUT__54614efllogic"*

LUT__54614efl(0)/lut4(0)/lut(1)"names
D

LUT__54613efllogic"*

LUT__54613efl(0)/lut4(0)/lut(1)"names
D

LUT__54612efllogic"*

LUT__54612efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[46]ioinpad",
DdrCtrl_RDATA_0[46]io(0)/inpad(0)"input
D

LUT__54610efllogic"*

LUT__54610efl(0)/lut4(0)/lut(1)"names
D

LUT__43237efllogic"*

LUT__43237efl(0)/lut4(0)/lut(1)"names
D

LUT__54609efllogic"*

LUT__54609efl(0)/lut4(0)/lut(1)"names
D

LUT__54608efllogic"*

LUT__54608efl(0)/lut4(0)/lut(1)"names
D

LUT__54606efllogic"*

LUT__54606efl(0)/lut4(0)/lut(1)"names
D

LUT__54605efllogic"*

LUT__54605efl(0)/lut4(0)/lut(1)"names
D

LUT__54604efllogic"*

LUT__54604efl(0)/lut4(0)/lut(1)"names
D

LUT__43241efllogic"*

LUT__43241efl(0)/lut4(0)/lut(1)"names
D

LUT__54602efllogic"*

LUT__54602efl(0)/lut4(0)/lut(1)"names
D

LUT__43245efllogic"*

LUT__43245efl(0)/lut4(0)/lut(1)"names
D

LUT__54601efllogic"*

LUT__54601efl(0)/lut4(0)/lut(1)"names
D

LUT__54600efllogic"*

LUT__54600efl(0)/lut4(0)/lut(1)"names
D

LUT__54599efllogic"*

LUT__54599efl(0)/lut4(0)/lut(1)"names
D

LUT__54598efllogic"*

LUT__54598efl(0)/lut4(0)/lut(1)"names
D

LUT__54597efllogic"*

LUT__54597efl(0)/lut4(0)/lut(1)"names
D

LUT__54596efllogic"*

LUT__54596efl(0)/lut4(0)/lut(1)"names
D

LUT__43253efllogic"*

LUT__43253efl(0)/lut4(0)/lut(1)"names
D

LUT__54593efllogic"*

LUT__54593efl(0)/lut4(0)/lut(1)"names
D

LUT__54592efllogic"*

LUT__54592efl(0)/lut4(0)/lut(1)"names
D

LUT__54590efllogic"*

LUT__54590efl(0)/lut4(0)/lut(1)"names
D

LUT__54589efllogic"*

LUT__54589efl(0)/lut4(0)/lut(1)"names
D

LUT__54588efllogic"*

LUT__54588efl(0)/lut4(0)/lut(1)"names
D

LUT__43257efllogic"*

LUT__43257efl(0)/lut4(0)/lut(1)"names
D

LUT__54586efllogic"*

LUT__54586efl(0)/lut4(0)/lut(1)"names
D

LUT__43261efllogic"*

LUT__43261efl(0)/lut4(0)/lut(1)"names
D

LUT__54585efllogic"*

LUT__54585efl(0)/lut4(0)/lut(1)"names
D

LUT__54583efllogic"*

LUT__54583efl(0)/lut4(0)/lut(1)"names
D

LUT__54582efllogic"*

LUT__54582efl(0)/lut4(0)/lut(1)"names
D

LUT__54581efllogic"*

LUT__54581efl(0)/lut4(0)/lut(1)"names
D

LUT__54580efllogic"*

LUT__54580efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[47]ioinpad",
DdrCtrl_RDATA_0[47]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[47]iooutpad".
DdrCtrl_WDATA_0[47]io(0)/outpad(1)"output
D

LUT__43269efllogic"*

LUT__43269efl(0)/lut4(0)/lut(1)"names
D

LUT__54578efllogic"*

LUT__54578efl(0)/lut4(0)/lut(1)"names
D

LUT__54577efllogic"*

LUT__54577efl(0)/lut4(0)/lut(1)"names
D

LUT__54576efllogic"*

LUT__54576efl(0)/lut4(0)/lut(1)"names
D

LUT__43273efllogic"*

LUT__43273efl(0)/lut4(0)/lut(1)"names
D

LUT__54574efllogic"*

LUT__54574efl(0)/lut4(0)/lut(1)"names
D

LUT__54573efllogic"*

LUT__54573efl(0)/lut4(0)/lut(1)"names
D

LUT__54572efllogic"*

LUT__54572efl(0)/lut4(0)/lut(1)"names
D

LUT__43277efllogic"*

LUT__43277efl(0)/lut4(0)/lut(1)"names
D

LUT__54570efllogic"*

LUT__54570efl(0)/lut4(0)/lut(1)"names
D

LUT__54569efllogic"*

LUT__54569efl(0)/lut4(0)/lut(1)"names
D

LUT__54568efllogic"*

LUT__54568efl(0)/lut4(0)/lut(1)"names
D

LUT__54567efllogic"*

LUT__54567efl(0)/lut4(0)/lut(1)"names
D

LUT__54566efllogic"*

LUT__54566efl(0)/lut4(0)/lut(1)"names
D

LUT__54565efllogic"*

LUT__54565efl(0)/lut4(0)/lut(1)"names
D

LUT__54564efllogic"*

LUT__54564efl(0)/lut4(0)/lut(1)"names
D

LUT__43285efllogic"*

LUT__43285efl(0)/lut4(0)/lut(1)"names
D

LUT__54562efllogic"*

LUT__54562efl(0)/lut4(0)/lut(1)"names
D

LUT__54561efllogic"*

LUT__54561efl(0)/lut4(0)/lut(1)"names
D

LUT__54560efllogic"*

LUT__54560efl(0)/lut4(0)/lut(1)"names
D

LUT__43289efllogic"*

LUT__43289efl(0)/lut4(0)/lut(1)"names
D

LUT__54558efllogic"*

LUT__54558efl(0)/lut4(0)/lut(1)"names
D

LUT__54557efllogic"*

LUT__54557efl(0)/lut4(0)/lut(1)"names
D

LUT__54556efllogic"*

LUT__54556efl(0)/lut4(0)/lut(1)"names
D

LUT__43293efllogic"*

LUT__43293efl(0)/lut4(0)/lut(1)"names
D

LUT__54554efllogic"*

LUT__54554efl(0)/lut4(0)/lut(1)"names
D

LUT__54553efllogic"*

LUT__54553efl(0)/lut4(0)/lut(1)"names
D

LUT__54552efllogic"*

LUT__54552efl(0)/lut4(0)/lut(1)"names
D

LUT__54551efllogic"*

LUT__54551efl(0)/lut4(0)/lut(1)"names
D

LUT__54550efllogic"*

LUT__54550efl(0)/lut4(0)/lut(1)"names
D

LUT__54549efllogic"*

LUT__54549efl(0)/lut4(0)/lut(1)"names
D

LUT__54548efllogic"*

LUT__54548efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[48]ioinpad",
DdrCtrl_RDATA_0[48]io(0)/inpad(0)"input
D

LUT__43301efllogic"*

LUT__43301efl(0)/lut4(0)/lut(1)"names
D

LUT__54546efllogic"*

LUT__54546efl(0)/lut4(0)/lut(1)"names
D

LUT__43305efllogic"*

LUT__43305efl(0)/lut4(0)/lut(1)"names
D

LUT__54545efllogic"*

LUT__54545efl(0)/lut4(0)/lut(1)"names
D

LUT__54544efllogic"*

LUT__54544efl(0)/lut4(0)/lut(1)"names
D

LUT__54542efllogic"*

LUT__54542efl(0)/lut4(0)/lut(1)"names
D

LUT__54541efllogic"*

LUT__54541efl(0)/lut4(0)/lut(1)"names
D

LUT__54540efllogic"*

LUT__54540efl(0)/lut4(0)/lut(1)"names
D

LUT__43309efllogic"*

LUT__43309efl(0)/lut4(0)/lut(1)"names
D

LUT__54538efllogic"*

LUT__54538efl(0)/lut4(0)/lut(1)"names
D

LUT__54537efllogic"*

LUT__54537efl(0)/lut4(0)/lut(1)"names
D

LUT__54536efllogic"*

LUT__54536efl(0)/lut4(0)/lut(1)"names
D

LUT__54535efllogic"*

LUT__54535efl(0)/lut4(0)/lut(1)"names
D

LUT__54534efllogic"*

LUT__54534efl(0)/lut4(0)/lut(1)"names
D

LUT__54533efllogic"*

LUT__54533efl(0)/lut4(0)/lut(1)"names
D

LUT__54532efllogic"*

LUT__54532efl(0)/lut4(0)/lut(1)"names
D

LUT__43317efllogic"*

LUT__43317efl(0)/lut4(0)/lut(1)"names
D

LUT__54530efllogic"*

LUT__54530efl(0)/lut4(0)/lut(1)"names
D

LUT__43321efllogic"*

LUT__43321efl(0)/lut4(0)/lut(1)"names
D

LUT__54529efllogic"*

LUT__54529efl(0)/lut4(0)/lut(1)"names
D

LUT__54528efllogic"*

LUT__54528efl(0)/lut4(0)/lut(1)"names
D

LUT__54526efllogic"*

LUT__54526efl(0)/lut4(0)/lut(1)"names
D

LUT__54525efllogic"*

LUT__54525efl(0)/lut4(0)/lut(1)"names
D

LUT__54524efllogic"*

LUT__54524efl(0)/lut4(0)/lut(1)"names
D

LUT__43325efllogic"*

LUT__43325efl(0)/lut4(0)/lut(1)"names
D

LUT__54522efllogic"*

LUT__54522efl(0)/lut4(0)/lut(1)"names
D

LUT__54521efllogic"*

LUT__54521efl(0)/lut4(0)/lut(1)"names
D

LUT__54520efllogic"*

LUT__54520efl(0)/lut4(0)/lut(1)"names
D

LUT__54519efllogic"*

LUT__54519efl(0)/lut4(0)/lut(1)"names
D

LUT__54518efllogic"*

LUT__54518efl(0)/lut4(0)/lut(1)"names
D

LUT__54517efllogic"*

LUT__54517efl(0)/lut4(0)/lut(1)"names
D

LUT__54516efllogic"*

LUT__54516efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[49]ioinpad",
DdrCtrl_RDATA_0[49]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[48]iooutpad".
DdrCtrl_WDATA_0[48]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[193]iooutpad"/
DdrCtrl_WDATA_0[193]io(0)/outpad(1)"output
D

LUT__43333efllogic"*

LUT__43333efl(0)/lut4(0)/lut(1)"names
D

LUT__43337efllogic"*

LUT__43337efl(0)/lut4(0)/lut(1)"names
D

LUT__54514efllogic"*

LUT__54514efl(0)/lut4(0)/lut(1)"names
D

LUT__43341efllogic"*

LUT__43341efl(0)/lut4(0)/lut(1)"names
D

LUT__54513efllogic"*

LUT__54513efl(0)/lut4(0)/lut(1)"names
D

LUT__54512efllogic"*

LUT__54512efl(0)/lut4(0)/lut(1)"names
D

LUT__54510efllogic"*

LUT__54510efl(0)/lut4(0)/lut(1)"names
D

LUT__54509efllogic"*

LUT__54509efl(0)/lut4(0)/lut(1)"names
D

LUT__54508efllogic"*

LUT__54508efl(0)/lut4(0)/lut(1)"names
D

LUT__54506efllogic"*

LUT__54506efl(0)/lut4(0)/lut(1)"names
D

LUT__54505efllogic"*

LUT__54505efl(0)/lut4(0)/lut(1)"names
D

LUT__54504efllogic"*

LUT__54504efl(0)/lut4(0)/lut(1)"names
D

LUT__43349efllogic"*

LUT__43349efl(0)/lut4(0)/lut(1)"names
D

LUT__54503efllogic"*

LUT__54503efl(0)/lut4(0)/lut(1)"names
D

LUT__54502efllogic"*

LUT__54502efl(0)/lut4(0)/lut(1)"names
D

LUT__54501efllogic"*

LUT__54501efl(0)/lut4(0)/lut(1)"names
D

LUT__54500efllogic"*

LUT__54500efl(0)/lut4(0)/lut(1)"names
D

LUT__43353efllogic"*

LUT__43353efl(0)/lut4(0)/lut(1)"names
D

LUT__54498efllogic"*

LUT__54498efl(0)/lut4(0)/lut(1)"names
D

LUT__43357efllogic"*

LUT__43357efl(0)/lut4(0)/lut(1)"names
D

LUT__54497efllogic"*

LUT__54497efl(0)/lut4(0)/lut(1)"names
D

LUT__54496efllogic"*

LUT__54496efl(0)/lut4(0)/lut(1)"names
D

LUT__54494efllogic"*

LUT__54494efl(0)/lut4(0)/lut(1)"names
D

LUT__54493efllogic"*

LUT__54493efl(0)/lut4(0)/lut(1)"names
D

LUT__54492efllogic"*

LUT__54492efl(0)/lut4(0)/lut(1)"names
D

LUT__54490efllogic"*

LUT__54490efl(0)/lut4(0)/lut(1)"names
D

LUT__54489efllogic"*

LUT__54489efl(0)/lut4(0)/lut(1)"names
D

LUT__54488efllogic"*

LUT__54488efl(0)/lut4(0)/lut(1)"names
D

LUT__43365efllogic"*

LUT__43365efl(0)/lut4(0)/lut(1)"names
D

LUT__54487efllogic"*

LUT__54487efl(0)/lut4(0)/lut(1)"names
D

LUT__54486efllogic"*

LUT__54486efl(0)/lut4(0)/lut(1)"names
D

LUT__54485efllogic"*

LUT__54485efl(0)/lut4(0)/lut(1)"names
D

LUT__54484efllogic"*

LUT__54484efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[50]ioinpad",
DdrCtrl_RDATA_0[50]io(0)/inpad(0)"input
D

LUT__43369efllogic"*

LUT__43369efl(0)/lut4(0)/lut(1)"names
D

LUT__43373efllogic"*

LUT__43373efl(0)/lut4(0)/lut(1)"names
D

LUT__54482efllogic"*

LUT__54482efl(0)/lut4(0)/lut(1)"names
D

LUT__54481efllogic"*

LUT__54481efl(0)/lut4(0)/lut(1)"names
D

LUT__54480efllogic"*

LUT__54480efl(0)/lut4(0)/lut(1)"names
D

LUT__54478efllogic"*

LUT__54478efl(0)/lut4(0)/lut(1)"names
D

LUT__54477efllogic"*

LUT__54477efl(0)/lut4(0)/lut(1)"names
D

LUT__54476efllogic"*

LUT__54476efl(0)/lut4(0)/lut(1)"names
D

LUT__54474efllogic"*

LUT__54474efl(0)/lut4(0)/lut(1)"names
D

LUT__43381efllogic"*

LUT__43381efl(0)/lut4(0)/lut(1)"names
D

LUT__54473efllogic"*

LUT__54473efl(0)/lut4(0)/lut(1)"names
D

LUT__54472efllogic"*

LUT__54472efl(0)/lut4(0)/lut(1)"names
D

LUT__54471efllogic"*

LUT__54471efl(0)/lut4(0)/lut(1)"names
D

LUT__54470efllogic"*

LUT__54470efl(0)/lut4(0)/lut(1)"names
D

LUT__54469efllogic"*

LUT__54469efl(0)/lut4(0)/lut(1)"names
D

LUT__54468efllogic"*

LUT__54468efl(0)/lut4(0)/lut(1)"names
D

LUT__43385efllogic"*

LUT__43385efl(0)/lut4(0)/lut(1)"names
D

LUT__43389efllogic"*

LUT__43389efl(0)/lut4(0)/lut(1)"names
D

LUT__54466efllogic"*

LUT__54466efl(0)/lut4(0)/lut(1)"names
D

LUT__54465efllogic"*

LUT__54465efl(0)/lut4(0)/lut(1)"names
D

LUT__54464efllogic"*

LUT__54464efl(0)/lut4(0)/lut(1)"names
D

LUT__54462efllogic"*

LUT__54462efl(0)/lut4(0)/lut(1)"names
D

LUT__54461efllogic"*

LUT__54461efl(0)/lut4(0)/lut(1)"names
D

LUT__54460efllogic"*

LUT__54460efl(0)/lut4(0)/lut(1)"names
D

LUT__54458efllogic"*

LUT__54458efl(0)/lut4(0)/lut(1)"names
D

LUT__54457efllogic"*

LUT__54457efl(0)/lut4(0)/lut(1)"names
D

LUT__54456efllogic"*

LUT__54456efl(0)/lut4(0)/lut(1)"names
D

LUT__54455efllogic"*

LUT__54455efl(0)/lut4(0)/lut(1)"names
D

LUT__54454efllogic"*

LUT__54454efl(0)/lut4(0)/lut(1)"names
D

LUT__54453efllogic"*

LUT__54453efl(0)/lut4(0)/lut(1)"names
D

LUT__54452efllogic"*

LUT__54452efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[51]ioinpad",
DdrCtrl_RDATA_0[51]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[49]iooutpad".
DdrCtrl_WDATA_0[49]io(0)/outpad(1)"output
D

LUT__54450efllogic"*

LUT__54450efl(0)/lut4(0)/lut(1)"names
D

LUT__54449efllogic"*

LUT__54449efl(0)/lut4(0)/lut(1)"names
D

LUT__54448efllogic"*

LUT__54448efl(0)/lut4(0)/lut(1)"names
D

LUT__54446efllogic"*

LUT__54446efl(0)/lut4(0)/lut(1)"names
D

LUT__54445efllogic"*

LUT__54445efl(0)/lut4(0)/lut(1)"names
D

LUT__54444efllogic"*

LUT__54444efl(0)/lut4(0)/lut(1)"names
D

LUT__54442efllogic"*

LUT__54442efl(0)/lut4(0)/lut(1)"names
D

LUT__54441efllogic"*

LUT__54441efl(0)/lut4(0)/lut(1)"names
D

LUT__54440efllogic"*

LUT__54440efl(0)/lut4(0)/lut(1)"names
D

LUT__54439efllogic"*

LUT__54439efl(0)/lut4(0)/lut(1)"names
D

LUT__54438efllogic"*

LUT__54438efl(0)/lut4(0)/lut(1)"names
D

LUT__54437efllogic"*

LUT__54437efl(0)/lut4(0)/lut(1)"names
D

LUT__54436efllogic"*

LUT__54436efl(0)/lut4(0)/lut(1)"names
D

LUT__54434efllogic"*

LUT__54434efl(0)/lut4(0)/lut(1)"names
D

LUT__54433efllogic"*

LUT__54433efl(0)/lut4(0)/lut(1)"names
D

LUT__54432efllogic"*

LUT__54432efl(0)/lut4(0)/lut(1)"names
D

LUT__54430efllogic"*

LUT__54430efl(0)/lut4(0)/lut(1)"names
D

LUT__54429efllogic"*

LUT__54429efl(0)/lut4(0)/lut(1)"names
D

LUT__54428efllogic"*

LUT__54428efl(0)/lut4(0)/lut(1)"names
D

LUT__54426efllogic"*

LUT__54426efl(0)/lut4(0)/lut(1)"names
D

LUT__54425efllogic"*

LUT__54425efl(0)/lut4(0)/lut(1)"names
D

LUT__54424efllogic"*

LUT__54424efl(0)/lut4(0)/lut(1)"names
D

LUT__54423efllogic"*

LUT__54423efl(0)/lut4(0)/lut(1)"names
D

LUT__54422efllogic"*

LUT__54422efl(0)/lut4(0)/lut(1)"names
D

LUT__54421efllogic"*

LUT__54421efl(0)/lut4(0)/lut(1)"names
D

LUT__54420efllogic"*

LUT__54420efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[52]ioinpad",
DdrCtrl_RDATA_0[52]io(0)/inpad(0)"input
D

LUT__54418efllogic"*

LUT__54418efl(0)/lut4(0)/lut(1)"names
D

LUT__54417efllogic"*

LUT__54417efl(0)/lut4(0)/lut(1)"names
D

LUT__54416efllogic"*

LUT__54416efl(0)/lut4(0)/lut(1)"names
D

LUT__54414efllogic"*

LUT__54414efl(0)/lut4(0)/lut(1)"names
D

LUT__54413efllogic"*

LUT__54413efl(0)/lut4(0)/lut(1)"names
D

LUT__54412efllogic"*

LUT__54412efl(0)/lut4(0)/lut(1)"names
D

LUT__54410efllogic"*

LUT__54410efl(0)/lut4(0)/lut(1)"names
D

LUT__54409efllogic"*

LUT__54409efl(0)/lut4(0)/lut(1)"names
D

LUT__54408efllogic"*

LUT__54408efl(0)/lut4(0)/lut(1)"names
D

LUT__54407efllogic"*

LUT__54407efl(0)/lut4(0)/lut(1)"names
D

LUT__54406efllogic"*

LUT__54406efl(0)/lut4(0)/lut(1)"names
D

LUT__54405efllogic"*

LUT__54405efl(0)/lut4(0)/lut(1)"names
D

LUT__54404efllogic"*

LUT__54404efl(0)/lut4(0)/lut(1)"names
D

LUT__54402efllogic"*

LUT__54402efl(0)/lut4(0)/lut(1)"names
D

LUT__54401efllogic"*

LUT__54401efl(0)/lut4(0)/lut(1)"names
D

LUT__54400efllogic"*

LUT__54400efl(0)/lut4(0)/lut(1)"names
D

LUT__54398efllogic"*

LUT__54398efl(0)/lut4(0)/lut(1)"names
D

LUT__54397efllogic"*

LUT__54397efl(0)/lut4(0)/lut(1)"names
D

LUT__54396efllogic"*

LUT__54396efl(0)/lut4(0)/lut(1)"names
D

LUT__54394efllogic"*

LUT__54394efl(0)/lut4(0)/lut(1)"names
D

LUT__54393efllogic"*

LUT__54393efl(0)/lut4(0)/lut(1)"names
D

LUT__54392efllogic"*

LUT__54392efl(0)/lut4(0)/lut(1)"names
D

LUT__54391efllogic"*

LUT__54391efl(0)/lut4(0)/lut(1)"names
D

LUT__54390efllogic"*

LUT__54390efl(0)/lut4(0)/lut(1)"names
D

LUT__54389efllogic"*

LUT__54389efl(0)/lut4(0)/lut(1)"names
D

LUT__54388efllogic"*

LUT__54388efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[53]ioinpad",
DdrCtrl_RDATA_0[53]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[50]iooutpad".
DdrCtrl_WDATA_0[50]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[194]iooutpad"/
DdrCtrl_WDATA_0[194]io(0)/outpad(1)"output
K
DdrCtrl_AVALID_0iooutpad"+
DdrCtrl_AVALID_0io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[20]iooutpad".
DdrCtrl_AADDR_0[20]io(0)/outpad(1)"output
K
DdrCtrl_AID_0[6]iooutpad"+
DdrCtrl_AID_0[6]io(0)/outpad(1)"output
4
SysClkioinpad"
SysClkio(0)/inpad(0)"input
D

LUT__54386efllogic"*

LUT__54386efl(0)/lut4(0)/lut(1)"names
D

LUT__54385efllogic"*

LUT__54385efl(0)/lut4(0)/lut(1)"names
D

LUT__54384efllogic"*

LUT__54384efl(0)/lut4(0)/lut(1)"names
D

LUT__54382efllogic"*

LUT__54382efl(0)/lut4(0)/lut(1)"names
D

LUT__54381efllogic"*

LUT__54381efl(0)/lut4(0)/lut(1)"names
D

LUT__54380efllogic"*

LUT__54380efl(0)/lut4(0)/lut(1)"names
D

LUT__54378efllogic"*

LUT__54378efl(0)/lut4(0)/lut(1)"names
D

LUT__54377efllogic"*

LUT__54377efl(0)/lut4(0)/lut(1)"names
D

LUT__54376efllogic"*

LUT__54376efl(0)/lut4(0)/lut(1)"names
D

LUT__54374efllogic"*

LUT__54374efl(0)/lut4(0)/lut(1)"names
D

LUT__54373efllogic"*

LUT__54373efl(0)/lut4(0)/lut(1)"names
D

LUT__54372efllogic"*

LUT__54372efl(0)/lut4(0)/lut(1)"names
D

LUT__39267efllogic"*

LUT__39267efl(0)/lut4(0)/lut(1)"names
D

LUT__54370efllogic"*

LUT__54370efl(0)/lut4(0)/lut(1)"names
D

LUT__54369efllogic"*

LUT__54369efl(0)/lut4(0)/lut(1)"names
D

LUT__54368efllogic"*

LUT__54368efl(0)/lut4(0)/lut(1)"names
D

LUT__54366efllogic"*

LUT__54366efl(0)/lut4(0)/lut(1)"names
D

LUT__54365efllogic"*

LUT__54365efl(0)/lut4(0)/lut(1)"names
D

LUT__54364efllogic"*

LUT__54364efl(0)/lut4(0)/lut(1)"names
D

LUT__54362efllogic"*

LUT__54362efl(0)/lut4(0)/lut(1)"names
D

LUT__54361efllogic"*

LUT__54361efl(0)/lut4(0)/lut(1)"names
D

LUT__54360efllogic"*

LUT__54360efl(0)/lut4(0)/lut(1)"names
D

LUT__54359efllogic"*

LUT__54359efl(0)/lut4(0)/lut(1)"names
D

LUT__54358efllogic"*

LUT__54358efl(0)/lut4(0)/lut(1)"names
D

LUT__54357efllogic"*

LUT__54357efl(0)/lut4(0)/lut(1)"names
D

LUT__54356efllogic"*

LUT__54356efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[54]ioinpad",
DdrCtrl_RDATA_0[54]io(0)/inpad(0)"input
D

LUT__54354efllogic"*

LUT__54354efl(0)/lut4(0)/lut(1)"names
D

LUT__54353efllogic"*

LUT__54353efl(0)/lut4(0)/lut(1)"names
D

LUT__54352efllogic"*

LUT__54352efl(0)/lut4(0)/lut(1)"names
D

LUT__54350efllogic"*

LUT__54350efl(0)/lut4(0)/lut(1)"names
D

LUT__54349efllogic"*

LUT__54349efl(0)/lut4(0)/lut(1)"names
D

LUT__54348efllogic"*

LUT__54348efl(0)/lut4(0)/lut(1)"names
D

LUT__54346efllogic"*

LUT__54346efl(0)/lut4(0)/lut(1)"names
D

LUT__54345efllogic"*

LUT__54345efl(0)/lut4(0)/lut(1)"names
D

LUT__54343efllogic"*

LUT__54343efl(0)/lut4(0)/lut(1)"names
D

LUT__54342efllogic"*

LUT__54342efl(0)/lut4(0)/lut(1)"names
D

LUT__54341efllogic"*

LUT__54341efl(0)/lut4(0)/lut(1)"names
D

LUT__54340efllogic"*

LUT__54340efl(0)/lut4(0)/lut(1)"names
D

LUT__54338efllogic"*

LUT__54338efl(0)/lut4(0)/lut(1)"names
D

LUT__54337efllogic"*

LUT__54337efl(0)/lut4(0)/lut(1)"names
D

LUT__54336efllogic"*

LUT__54336efl(0)/lut4(0)/lut(1)"names
D

LUT__54334efllogic"*

LUT__54334efl(0)/lut4(0)/lut(1)"names
D

LUT__54333efllogic"*

LUT__54333efl(0)/lut4(0)/lut(1)"names
D

LUT__54332efllogic"*

LUT__54332efl(0)/lut4(0)/lut(1)"names
D

LUT__54330efllogic"*

LUT__54330efl(0)/lut4(0)/lut(1)"names
D

LUT__54328efllogic"*

LUT__54328efl(0)/lut4(0)/lut(1)"names
D

LUT__54327efllogic"*

LUT__54327efl(0)/lut4(0)/lut(1)"names
D

LUT__54326efllogic"*

LUT__54326efl(0)/lut4(0)/lut(1)"names
D

LUT__54325efllogic"*

LUT__54325efl(0)/lut4(0)/lut(1)"names
D

LUT__54324efllogic"*

LUT__54324efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[55]ioinpad",
DdrCtrl_RDATA_0[55]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[51]iooutpad".
DdrCtrl_WDATA_0[51]io(0)/outpad(1)"output
D

LUT__54322efllogic"*

LUT__54322efl(0)/lut4(0)/lut(1)"names
D

LUT__54321efllogic"*

LUT__54321efl(0)/lut4(0)/lut(1)"names
D

LUT__54320efllogic"*

LUT__54320efl(0)/lut4(0)/lut(1)"names
D

LUT__54318efllogic"*

LUT__54318efl(0)/lut4(0)/lut(1)"names
D

LUT__54317efllogic"*

LUT__54317efl(0)/lut4(0)/lut(1)"names
D

LUT__54316efllogic"*

LUT__54316efl(0)/lut4(0)/lut(1)"names
D

LUT__54314efllogic"*

LUT__54314efl(0)/lut4(0)/lut(1)"names
D

LUT__54313efllogic"*

LUT__54313efl(0)/lut4(0)/lut(1)"names
D

LUT__54312efllogic"*

LUT__54312efl(0)/lut4(0)/lut(1)"names
D

LUT__54311efllogic"*

LUT__54311efl(0)/lut4(0)/lut(1)"names
D

LUT__54310efllogic"*

LUT__54310efl(0)/lut4(0)/lut(1)"names
D

LUT__54309efllogic"*

LUT__54309efl(0)/lut4(0)/lut(1)"names
D

LUT__54308efllogic"*

LUT__54308efl(0)/lut4(0)/lut(1)"names
D

LUT__54306efllogic"*

LUT__54306efl(0)/lut4(0)/lut(1)"names
D

LUT__54305efllogic"*

LUT__54305efl(0)/lut4(0)/lut(1)"names
D

LUT__54304efllogic"*

LUT__54304efl(0)/lut4(0)/lut(1)"names
D

LUT__54301efllogic"*

LUT__54301efl(0)/lut4(0)/lut(1)"names
D

LUT__54300efllogic"*

LUT__54300efl(0)/lut4(0)/lut(1)"names
D

LUT__54298efllogic"*

LUT__54298efl(0)/lut4(0)/lut(1)"names
D

LUT__54297efllogic"*

LUT__54297efl(0)/lut4(0)/lut(1)"names
D

LUT__54296efllogic"*

LUT__54296efl(0)/lut4(0)/lut(1)"names
D

LUT__54295efllogic"*

LUT__54295efl(0)/lut4(0)/lut(1)"names
D

LUT__54293efllogic"*

LUT__54293efl(0)/lut4(0)/lut(1)"names
D

LUT__54292efllogic"*

LUT__54292efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[56]ioinpad",
DdrCtrl_RDATA_0[56]io(0)/inpad(0)"input
D

LUT__54290efllogic"*

LUT__54290efl(0)/lut4(0)/lut(1)"names
D

LUT__54289efllogic"*

LUT__54289efl(0)/lut4(0)/lut(1)"names
D

LUT__54288efllogic"*

LUT__54288efl(0)/lut4(0)/lut(1)"names
D

LUT__54286efllogic"*

LUT__54286efl(0)/lut4(0)/lut(1)"names
D

LUT__54285efllogic"*

LUT__54285efl(0)/lut4(0)/lut(1)"names
D

LUT__54284efllogic"*

LUT__54284efl(0)/lut4(0)/lut(1)"names
D

LUT__54282efllogic"*

LUT__54282efl(0)/lut4(0)/lut(1)"names
D

LUT__54281efllogic"*

LUT__54281efl(0)/lut4(0)/lut(1)"names
D

LUT__54280efllogic"*

LUT__54280efl(0)/lut4(0)/lut(1)"names
D

LUT__54279efllogic"*

LUT__54279efl(0)/lut4(0)/lut(1)"names
D

LUT__54278efllogic"*

LUT__54278efl(0)/lut4(0)/lut(1)"names
D

LUT__54277efllogic"*

LUT__54277efl(0)/lut4(0)/lut(1)"names
D

LUT__54276efllogic"*

LUT__54276efl(0)/lut4(0)/lut(1)"names
D

LUT__54274efllogic"*

LUT__54274efl(0)/lut4(0)/lut(1)"names
D

LUT__54273efllogic"*

LUT__54273efl(0)/lut4(0)/lut(1)"names
D

LUT__54272efllogic"*

LUT__54272efl(0)/lut4(0)/lut(1)"names
D

LUT__54270efllogic"*

LUT__54270efl(0)/lut4(0)/lut(1)"names
D

LUT__54269efllogic"*

LUT__54269efl(0)/lut4(0)/lut(1)"names
D

LUT__54268efllogic"*

LUT__54268efl(0)/lut4(0)/lut(1)"names
D

LUT__54265efllogic"*

LUT__54265efl(0)/lut4(0)/lut(1)"names
D

LUT__54264efllogic"*

LUT__54264efl(0)/lut4(0)/lut(1)"names
D

LUT__54263efllogic"*

LUT__54263efl(0)/lut4(0)/lut(1)"names
D

LUT__54262efllogic"*

LUT__54262efl(0)/lut4(0)/lut(1)"names
D

LUT__54261efllogic"*

LUT__54261efl(0)/lut4(0)/lut(1)"names
D

LUT__54260efllogic"*

LUT__54260efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[57]ioinpad",
DdrCtrl_RDATA_0[57]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[52]iooutpad".
DdrCtrl_WDATA_0[52]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[195]iooutpad"/
DdrCtrl_WDATA_0[195]io(0)/outpad(1)"output
D

LUT__54258efllogic"*

LUT__54258efl(0)/lut4(0)/lut(1)"names
D

LUT__54257efllogic"*

LUT__54257efl(0)/lut4(0)/lut(1)"names
D

LUT__54256efllogic"*

LUT__54256efl(0)/lut4(0)/lut(1)"names
D

LUT__54254efllogic"*

LUT__54254efl(0)/lut4(0)/lut(1)"names
D

LUT__54253efllogic"*

LUT__54253efl(0)/lut4(0)/lut(1)"names
D

LUT__54252efllogic"*

LUT__54252efl(0)/lut4(0)/lut(1)"names
D

LUT__54250efllogic"*

LUT__54250efl(0)/lut4(0)/lut(1)"names
D

LUT__54249efllogic"*

LUT__54249efl(0)/lut4(0)/lut(1)"names
D

LUT__54248efllogic"*

LUT__54248efl(0)/lut4(0)/lut(1)"names
D

LUT__54246efllogic"*

LUT__54246efl(0)/lut4(0)/lut(1)"names
D

LUT__54245efllogic"*

LUT__54245efl(0)/lut4(0)/lut(1)"names
D

LUT__54244efllogic"*

LUT__54244efl(0)/lut4(0)/lut(1)"names
D

LUT__54242efllogic"*

LUT__54242efl(0)/lut4(0)/lut(1)"names
D

LUT__54241efllogic"*

LUT__54241efl(0)/lut4(0)/lut(1)"names
D

LUT__54240efllogic"*

LUT__54240efl(0)/lut4(0)/lut(1)"names
D

LUT__54238efllogic"*

LUT__54238efl(0)/lut4(0)/lut(1)"names
D

LUT__54237efllogic"*

LUT__54237efl(0)/lut4(0)/lut(1)"names
D

LUT__54234efllogic"*

LUT__54234efl(0)/lut4(0)/lut(1)"names
D

LUT__54233efllogic"*

LUT__54233efl(0)/lut4(0)/lut(1)"names
D

LUT__54231efllogic"*

LUT__54231efl(0)/lut4(0)/lut(1)"names
D

LUT__54230efllogic"*

LUT__54230efl(0)/lut4(0)/lut(1)"names
D

LUT__54229efllogic"*

LUT__54229efl(0)/lut4(0)/lut(1)"names
D

LUT__54228efllogic"*

LUT__54228efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[58]ioinpad",
DdrCtrl_RDATA_0[58]io(0)/inpad(0)"input
D

LUT__54226efllogic"*

LUT__54226efl(0)/lut4(0)/lut(1)"names
D

LUT__54225efllogic"*

LUT__54225efl(0)/lut4(0)/lut(1)"names
D

LUT__54224efllogic"*

LUT__54224efl(0)/lut4(0)/lut(1)"names
D

LUT__54222efllogic"*

LUT__54222efl(0)/lut4(0)/lut(1)"names
D

LUT__54221efllogic"*

LUT__54221efl(0)/lut4(0)/lut(1)"names
D

LUT__54220efllogic"*

LUT__54220efl(0)/lut4(0)/lut(1)"names
D

LUT__54218efllogic"*

LUT__54218efl(0)/lut4(0)/lut(1)"names
D

LUT__54217efllogic"*

LUT__54217efl(0)/lut4(0)/lut(1)"names
D

LUT__54215efllogic"*

LUT__54215efl(0)/lut4(0)/lut(1)"names
D

LUT__54214efllogic"*

LUT__54214efl(0)/lut4(0)/lut(1)"names
D

LUT__54213efllogic"*

LUT__54213efl(0)/lut4(0)/lut(1)"names
D

LUT__54212efllogic"*

LUT__54212efl(0)/lut4(0)/lut(1)"names
D

LUT__54210efllogic"*

LUT__54210efl(0)/lut4(0)/lut(1)"names
D

LUT__54209efllogic"*

LUT__54209efl(0)/lut4(0)/lut(1)"names
D

LUT__54208efllogic"*

LUT__54208efl(0)/lut4(0)/lut(1)"names
D

LUT__54206efllogic"*

LUT__54206efl(0)/lut4(0)/lut(1)"names
D

LUT__54205efllogic"*

LUT__54205efl(0)/lut4(0)/lut(1)"names
D

LUT__54204efllogic"*

LUT__54204efl(0)/lut4(0)/lut(1)"names
D

LUT__54202efllogic"*

LUT__54202efl(0)/lut4(0)/lut(1)"names
D

LUT__54201efllogic"*

LUT__54201efl(0)/lut4(0)/lut(1)"names
D

LUT__54200efllogic"*

LUT__54200efl(0)/lut4(0)/lut(1)"names
D

LUT__54199efllogic"*

LUT__54199efl(0)/lut4(0)/lut(1)"names
D

LUT__54198efllogic"*

LUT__54198efl(0)/lut4(0)/lut(1)"names
D

LUT__54197efllogic"*

LUT__54197efl(0)/lut4(0)/lut(1)"names
D

LUT__54196efllogic"*

LUT__54196efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[59]ioinpad",
DdrCtrl_RDATA_0[59]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[53]iooutpad".
DdrCtrl_WDATA_0[53]io(0)/outpad(1)"output
D

LUT__54194efllogic"*

LUT__54194efl(0)/lut4(0)/lut(1)"names
D

LUT__54193efllogic"*

LUT__54193efl(0)/lut4(0)/lut(1)"names
D

LUT__54192efllogic"*

LUT__54192efl(0)/lut4(0)/lut(1)"names
D

LUT__54190efllogic"*

LUT__54190efl(0)/lut4(0)/lut(1)"names
D

LUT__54189efllogic"*

LUT__54189efl(0)/lut4(0)/lut(1)"names
D

LUT__54188efllogic"*

LUT__54188efl(0)/lut4(0)/lut(1)"names
D

LUT__54186efllogic"*

LUT__54186efl(0)/lut4(0)/lut(1)"names
D

LUT__54185efllogic"*

LUT__54185efl(0)/lut4(0)/lut(1)"names
D

LUT__54184efllogic"*

LUT__54184efl(0)/lut4(0)/lut(1)"names
D

LUT__54183efllogic"*

LUT__54183efl(0)/lut4(0)/lut(1)"names
D

LUT__54182efllogic"*

LUT__54182efl(0)/lut4(0)/lut(1)"names
D

LUT__54181efllogic"*

LUT__54181efl(0)/lut4(0)/lut(1)"names
D

LUT__54180efllogic"*

LUT__54180efl(0)/lut4(0)/lut(1)"names
D

LUT__54178efllogic"*

LUT__54178efl(0)/lut4(0)/lut(1)"names
D

LUT__54177efllogic"*

LUT__54177efl(0)/lut4(0)/lut(1)"names
D

LUT__54176efllogic"*

LUT__54176efl(0)/lut4(0)/lut(1)"names
D

LUT__54174efllogic"*

LUT__54174efl(0)/lut4(0)/lut(1)"names
D

LUT__54173efllogic"*

LUT__54173efl(0)/lut4(0)/lut(1)"names
D

LUT__54172efllogic"*

LUT__54172efl(0)/lut4(0)/lut(1)"names
D

LUT__54170efllogic"*

LUT__54170efl(0)/lut4(0)/lut(1)"names
D

LUT__54169efllogic"*

LUT__54169efl(0)/lut4(0)/lut(1)"names
D

LUT__54168efllogic"*

LUT__54168efl(0)/lut4(0)/lut(1)"names
D

LUT__54167efllogic"*

LUT__54167efl(0)/lut4(0)/lut(1)"names
D

LUT__54166efllogic"*

LUT__54166efl(0)/lut4(0)/lut(1)"names
D

LUT__54165efllogic"*

LUT__54165efl(0)/lut4(0)/lut(1)"names
D

LUT__54164efllogic"*

LUT__54164efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[60]ioinpad",
DdrCtrl_RDATA_0[60]io(0)/inpad(0)"input
D

LUT__54162efllogic"*

LUT__54162efl(0)/lut4(0)/lut(1)"names
D

LUT__54161efllogic"*

LUT__54161efl(0)/lut4(0)/lut(1)"names
D

LUT__54160efllogic"*

LUT__54160efl(0)/lut4(0)/lut(1)"names
D

LUT__54158efllogic"*

LUT__54158efl(0)/lut4(0)/lut(1)"names
D

LUT__54157efllogic"*

LUT__54157efl(0)/lut4(0)/lut(1)"names
D

LUT__54156efllogic"*

LUT__54156efl(0)/lut4(0)/lut(1)"names
D

LUT__54154efllogic"*

LUT__54154efl(0)/lut4(0)/lut(1)"names
D

LUT__54153efllogic"*

LUT__54153efl(0)/lut4(0)/lut(1)"names
D

LUT__54152efllogic"*

LUT__54152efl(0)/lut4(0)/lut(1)"names
D

LUT__54151efllogic"*

LUT__54151efl(0)/lut4(0)/lut(1)"names
D

LUT__54150efllogic"*

LUT__54150efl(0)/lut4(0)/lut(1)"names
D

LUT__54149efllogic"*

LUT__54149efl(0)/lut4(0)/lut(1)"names
D

LUT__54148efllogic"*

LUT__54148efl(0)/lut4(0)/lut(1)"names
D

LUT__54146efllogic"*

LUT__54146efl(0)/lut4(0)/lut(1)"names
D

LUT__54145efllogic"*

LUT__54145efl(0)/lut4(0)/lut(1)"names
D

LUT__54144efllogic"*

LUT__54144efl(0)/lut4(0)/lut(1)"names
D

LUT__54142efllogic"*

LUT__54142efl(0)/lut4(0)/lut(1)"names
D

LUT__54141efllogic"*

LUT__54141efl(0)/lut4(0)/lut(1)"names
D

LUT__54140efllogic"*

LUT__54140efl(0)/lut4(0)/lut(1)"names
D

LUT__54138efllogic"*

LUT__54138efl(0)/lut4(0)/lut(1)"names
D

LUT__54137efllogic"*

LUT__54137efl(0)/lut4(0)/lut(1)"names
D

LUT__54136efllogic"*

LUT__54136efl(0)/lut4(0)/lut(1)"names
D

LUT__54135efllogic"*

LUT__54135efl(0)/lut4(0)/lut(1)"names
D

LUT__54134efllogic"*

LUT__54134efl(0)/lut4(0)/lut(1)"names
D

LUT__54133efllogic"*

LUT__54133efl(0)/lut4(0)/lut(1)"names
D

LUT__54132efllogic"*

LUT__54132efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[61]ioinpad",
DdrCtrl_RDATA_0[61]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[54]iooutpad".
DdrCtrl_WDATA_0[54]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[196]iooutpad"/
DdrCtrl_WDATA_0[196]io(0)/outpad(1)"output
O
DdrCtrl_ALOCK_0[0]iooutpad"-
DdrCtrl_ALOCK_0[0]io(0)/outpad(1)"output
D

LUT__54130efllogic"*

LUT__54130efl(0)/lut4(0)/lut(1)"names
D

LUT__54129efllogic"*

LUT__54129efl(0)/lut4(0)/lut(1)"names
D

LUT__54128efllogic"*

LUT__54128efl(0)/lut4(0)/lut(1)"names
D

LUT__54126efllogic"*

LUT__54126efl(0)/lut4(0)/lut(1)"names
D

LUT__54125efllogic"*

LUT__54125efl(0)/lut4(0)/lut(1)"names
D

LUT__54124efllogic"*

LUT__54124efl(0)/lut4(0)/lut(1)"names
D

LUT__54122efllogic"*

LUT__54122efl(0)/lut4(0)/lut(1)"names
D

LUT__54121efllogic"*

LUT__54121efl(0)/lut4(0)/lut(1)"names
D

LUT__54120efllogic"*

LUT__54120efl(0)/lut4(0)/lut(1)"names
D

LUT__54119efllogic"*

LUT__54119efl(0)/lut4(0)/lut(1)"names
D

LUT__54118efllogic"*

LUT__54118efl(0)/lut4(0)/lut(1)"names
D

LUT__54117efllogic"*

LUT__54117efl(0)/lut4(0)/lut(1)"names
D

LUT__54116efllogic"*

LUT__54116efl(0)/lut4(0)/lut(1)"names
D

LUT__54114efllogic"*

LUT__54114efl(0)/lut4(0)/lut(1)"names
D

LUT__54113efllogic"*

LUT__54113efl(0)/lut4(0)/lut(1)"names
D

LUT__54112efllogic"*

LUT__54112efl(0)/lut4(0)/lut(1)"names
D

LUT__54110efllogic"*

LUT__54110efl(0)/lut4(0)/lut(1)"names
D

LUT__54109efllogic"*

LUT__54109efl(0)/lut4(0)/lut(1)"names
D

LUT__54108efllogic"*

LUT__54108efl(0)/lut4(0)/lut(1)"names
D

LUT__54106efllogic"*

LUT__54106efl(0)/lut4(0)/lut(1)"names
D

LUT__54105efllogic"*

LUT__54105efl(0)/lut4(0)/lut(1)"names
D

LUT__54104efllogic"*

LUT__54104efl(0)/lut4(0)/lut(1)"names
D

LUT__54103efllogic"*

LUT__54103efl(0)/lut4(0)/lut(1)"names
D

LUT__54102efllogic"*

LUT__54102efl(0)/lut4(0)/lut(1)"names
D

LUT__54101efllogic"*

LUT__54101efl(0)/lut4(0)/lut(1)"names
D

LUT__54100efllogic"*

LUT__54100efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[62]ioinpad",
DdrCtrl_RDATA_0[62]io(0)/inpad(0)"input
D

LUT__54098efllogic"*

LUT__54098efl(0)/lut4(0)/lut(1)"names
D

LUT__54097efllogic"*

LUT__54097efl(0)/lut4(0)/lut(1)"names
D

LUT__54096efllogic"*

LUT__54096efl(0)/lut4(0)/lut(1)"names
D

LUT__54094efllogic"*

LUT__54094efl(0)/lut4(0)/lut(1)"names
D

LUT__54093efllogic"*

LUT__54093efl(0)/lut4(0)/lut(1)"names
D

LUT__54090efllogic"*

LUT__54090efl(0)/lut4(0)/lut(1)"names
D

LUT__54089efllogic"*

LUT__54089efl(0)/lut4(0)/lut(1)"names
D

LUT__54088efllogic"*

LUT__54088efl(0)/lut4(0)/lut(1)"names
D

LUT__54087efllogic"*

LUT__54087efl(0)/lut4(0)/lut(1)"names
D

LUT__54086efllogic"*

LUT__54086efl(0)/lut4(0)/lut(1)"names
D

LUT__54085efllogic"*

LUT__54085efl(0)/lut4(0)/lut(1)"names
D

LUT__54084efllogic"*

LUT__54084efl(0)/lut4(0)/lut(1)"names
D

LUT__54082efllogic"*

LUT__54082efl(0)/lut4(0)/lut(1)"names
D

LUT__54081efllogic"*

LUT__54081efl(0)/lut4(0)/lut(1)"names
D

LUT__54080efllogic"*

LUT__54080efl(0)/lut4(0)/lut(1)"names
D

LUT__54077efllogic"*

LUT__54077efl(0)/lut4(0)/lut(1)"names
D

LUT__54076efllogic"*

LUT__54076efl(0)/lut4(0)/lut(1)"names
D

LUT__54074efllogic"*

LUT__54074efl(0)/lut4(0)/lut(1)"names
D

LUT__54073efllogic"*

LUT__54073efl(0)/lut4(0)/lut(1)"names
D

LUT__54072efllogic"*

LUT__54072efl(0)/lut4(0)/lut(1)"names
D

LUT__54071efllogic"*

LUT__54071efl(0)/lut4(0)/lut(1)"names
D

LUT__54070efllogic"*

LUT__54070efl(0)/lut4(0)/lut(1)"names
D

LUT__54069efllogic"*

LUT__54069efl(0)/lut4(0)/lut(1)"names
D

LUT__54068efllogic"*

LUT__54068efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[63]ioinpad",
DdrCtrl_RDATA_0[63]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[55]iooutpad".
DdrCtrl_WDATA_0[55]io(0)/outpad(1)"output
D

LUT__54066efllogic"*

LUT__54066efl(0)/lut4(0)/lut(1)"names
D

LUT__54065efllogic"*

LUT__54065efl(0)/lut4(0)/lut(1)"names
D

LUT__54064efllogic"*

LUT__54064efl(0)/lut4(0)/lut(1)"names
D

LUT__54062efllogic"*

LUT__54062efl(0)/lut4(0)/lut(1)"names
D

LUT__54060efllogic"*

LUT__54060efl(0)/lut4(0)/lut(1)"names
D

LUT__54058efllogic"*

LUT__54058efl(0)/lut4(0)/lut(1)"names
D

LUT__54057efllogic"*

LUT__54057efl(0)/lut4(0)/lut(1)"names
D

LUT__54056efllogic"*

LUT__54056efl(0)/lut4(0)/lut(1)"names
D

LUT__54055efllogic"*

LUT__54055efl(0)/lut4(0)/lut(1)"names
D

LUT__54054efllogic"*

LUT__54054efl(0)/lut4(0)/lut(1)"names
D

LUT__54053efllogic"*

LUT__54053efl(0)/lut4(0)/lut(1)"names
D

LUT__54052efllogic"*

LUT__54052efl(0)/lut4(0)/lut(1)"names
D

LUT__54050efllogic"*

LUT__54050efl(0)/lut4(0)/lut(1)"names
D

LUT__54049efllogic"*

LUT__54049efl(0)/lut4(0)/lut(1)"names
D

LUT__54048efllogic"*

LUT__54048efl(0)/lut4(0)/lut(1)"names
D

LUT__54046efllogic"*

LUT__54046efl(0)/lut4(0)/lut(1)"names
D

LUT__54045efllogic"*

LUT__54045efl(0)/lut4(0)/lut(1)"names
D

LUT__54044efllogic"*

LUT__54044efl(0)/lut4(0)/lut(1)"names
D

LUT__54042efllogic"*

LUT__54042efl(0)/lut4(0)/lut(1)"names
D

LUT__54041efllogic"*

LUT__54041efl(0)/lut4(0)/lut(1)"names
D

LUT__54040efllogic"*

LUT__54040efl(0)/lut4(0)/lut(1)"names
D

LUT__54039efllogic"*

LUT__54039efl(0)/lut4(0)/lut(1)"names
D

LUT__54038efllogic"*

LUT__54038efl(0)/lut4(0)/lut(1)"names
D

LUT__54037efllogic"*

LUT__54037efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[64]ioinpad",
DdrCtrl_RDATA_0[64]io(0)/inpad(0)"input
D

LUT__54034efllogic"*

LUT__54034efl(0)/lut4(0)/lut(1)"names
D

LUT__54033efllogic"*

LUT__54033efl(0)/lut4(0)/lut(1)"names
D

LUT__54032efllogic"*

LUT__54032efl(0)/lut4(0)/lut(1)"names
D

LUT__54030efllogic"*

LUT__54030efl(0)/lut4(0)/lut(1)"names
D

LUT__54029efllogic"*

LUT__54029efl(0)/lut4(0)/lut(1)"names
D

LUT__54028efllogic"*

LUT__54028efl(0)/lut4(0)/lut(1)"names
D

LUT__54026efllogic"*

LUT__54026efl(0)/lut4(0)/lut(1)"names
D

LUT__54025efllogic"*

LUT__54025efl(0)/lut4(0)/lut(1)"names
D

LUT__54024efllogic"*

LUT__54024efl(0)/lut4(0)/lut(1)"names
D

LUT__54023efllogic"*

LUT__54023efl(0)/lut4(0)/lut(1)"names
D

LUT__54022efllogic"*

LUT__54022efl(0)/lut4(0)/lut(1)"names
D

LUT__54021efllogic"*

LUT__54021efl(0)/lut4(0)/lut(1)"names
D

LUT__54020efllogic"*

LUT__54020efl(0)/lut4(0)/lut(1)"names
D

LUT__54018efllogic"*

LUT__54018efl(0)/lut4(0)/lut(1)"names
D

LUT__54016efllogic"*

LUT__54016efl(0)/lut4(0)/lut(1)"names
D

LUT__54014efllogic"*

LUT__54014efl(0)/lut4(0)/lut(1)"names
D

LUT__54013efllogic"*

LUT__54013efl(0)/lut4(0)/lut(1)"names
D

LUT__54012efllogic"*

LUT__54012efl(0)/lut4(0)/lut(1)"names
D

LUT__54010efllogic"*

LUT__54010efl(0)/lut4(0)/lut(1)"names
D

LUT__54009efllogic"*

LUT__54009efl(0)/lut4(0)/lut(1)"names
D

LUT__54008efllogic"*

LUT__54008efl(0)/lut4(0)/lut(1)"names
D

LUT__54007efllogic"*

LUT__54007efl(0)/lut4(0)/lut(1)"names
D

LUT__54006efllogic"*

LUT__54006efl(0)/lut4(0)/lut(1)"names
D

LUT__54004efllogic"*

LUT__54004efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[65]ioinpad",
DdrCtrl_RDATA_0[65]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[56]iooutpad".
DdrCtrl_WDATA_0[56]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[197]iooutpad"/
DdrCtrl_WDATA_0[197]io(0)/outpad(1)"output
D

LUT__54002efllogic"*

LUT__54002efl(0)/lut4(0)/lut(1)"names
D

LUT__54001efllogic"*

LUT__54001efl(0)/lut4(0)/lut(1)"names
D

LUT__54000efllogic"*

LUT__54000efl(0)/lut4(0)/lut(1)"names
D

LUT__53998efllogic"*

LUT__53998efl(0)/lut4(0)/lut(1)"names
D

LUT__53997efllogic"*

LUT__53997efl(0)/lut4(0)/lut(1)"names
D

LUT__53996efllogic"*

LUT__53996efl(0)/lut4(0)/lut(1)"names
D

LUT__53994efllogic"*

LUT__53994efl(0)/lut4(0)/lut(1)"names
D

LUT__53993efllogic"*

LUT__53993efl(0)/lut4(0)/lut(1)"names
D

LUT__53992efllogic"*

LUT__53992efl(0)/lut4(0)/lut(1)"names
D

LUT__53991efllogic"*

LUT__53991efl(0)/lut4(0)/lut(1)"names
D

LUT__53990efllogic"*

LUT__53990efl(0)/lut4(0)/lut(1)"names
D

LUT__53989efllogic"*

LUT__53989efl(0)/lut4(0)/lut(1)"names
D

LUT__53988efllogic"*

LUT__53988efl(0)/lut4(0)/lut(1)"names
D

LUT__53986efllogic"*

LUT__53986efl(0)/lut4(0)/lut(1)"names
D

LUT__53985efllogic"*

LUT__53985efl(0)/lut4(0)/lut(1)"names
D

LUT__53984efllogic"*

LUT__53984efl(0)/lut4(0)/lut(1)"names
D

LUT__53982efllogic"*

LUT__53982efl(0)/lut4(0)/lut(1)"names
D

LUT__53981efllogic"*

LUT__53981efl(0)/lut4(0)/lut(1)"names
D

LUT__53980efllogic"*

LUT__53980efl(0)/lut4(0)/lut(1)"names
D

LUT__53978efllogic"*

LUT__53978efl(0)/lut4(0)/lut(1)"names
D

LUT__53977efllogic"*

LUT__53977efl(0)/lut4(0)/lut(1)"names
D

LUT__53976efllogic"*

LUT__53976efl(0)/lut4(0)/lut(1)"names
D

LUT__53975efllogic"*

LUT__53975efl(0)/lut4(0)/lut(1)"names
D

LUT__53974efllogic"*

LUT__53974efl(0)/lut4(0)/lut(1)"names
D

LUT__53973efllogic"*

LUT__53973efl(0)/lut4(0)/lut(1)"names
D

LUT__53972efllogic"*

LUT__53972efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[66]ioinpad",
DdrCtrl_RDATA_0[66]io(0)/inpad(0)"input
D

LUT__53970efllogic"*

LUT__53970efl(0)/lut4(0)/lut(1)"names
D

LUT__53969efllogic"*

LUT__53969efl(0)/lut4(0)/lut(1)"names
D

LUT__53966efllogic"*

LUT__53966efl(0)/lut4(0)/lut(1)"names
D

LUT__53965efllogic"*

LUT__53965efl(0)/lut4(0)/lut(1)"names
D

LUT__53964efllogic"*

LUT__53964efl(0)/lut4(0)/lut(1)"names
D

LUT__53962efllogic"*

LUT__53962efl(0)/lut4(0)/lut(1)"names
D

LUT__53961efllogic"*

LUT__53961efl(0)/lut4(0)/lut(1)"names
D

LUT__53960efllogic"*

LUT__53960efl(0)/lut4(0)/lut(1)"names
D

LUT__53958efllogic"*

LUT__53958efl(0)/lut4(0)/lut(1)"names
D

LUT__53957efllogic"*

LUT__53957efl(0)/lut4(0)/lut(1)"names
D

LUT__53954efllogic"*

LUT__53954efl(0)/lut4(0)/lut(1)"names
D

LUT__53952efllogic"*

LUT__53952efl(0)/lut4(0)/lut(1)"names
D

LUT__53950efllogic"*

LUT__53950efl(0)/lut4(0)/lut(1)"names
D

LUT__53949efllogic"*

LUT__53949efl(0)/lut4(0)/lut(1)"names
D

LUT__53948efllogic"*

LUT__53948efl(0)/lut4(0)/lut(1)"names
D

LUT__53946efllogic"*

LUT__53946efl(0)/lut4(0)/lut(1)"names
D

LUT__53945efllogic"*

LUT__53945efl(0)/lut4(0)/lut(1)"names
D

LUT__53944efllogic"*

LUT__53944efl(0)/lut4(0)/lut(1)"names
D

LUT__53943efllogic"*

LUT__53943efl(0)/lut4(0)/lut(1)"names
D

LUT__53942efllogic"*

LUT__53942efl(0)/lut4(0)/lut(1)"names
D

LUT__53940efllogic"*

LUT__53940efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[67]ioinpad",
DdrCtrl_RDATA_0[67]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[57]iooutpad".
DdrCtrl_WDATA_0[57]io(0)/outpad(1)"output
D

LUT__53938efllogic"*

LUT__53938efl(0)/lut4(0)/lut(1)"names
D

LUT__53937efllogic"*

LUT__53937efl(0)/lut4(0)/lut(1)"names
D

LUT__53936efllogic"*

LUT__53936efl(0)/lut4(0)/lut(1)"names
D

LUT__53934efllogic"*

LUT__53934efl(0)/lut4(0)/lut(1)"names
D

LUT__53933efllogic"*

LUT__53933efl(0)/lut4(0)/lut(1)"names
D

LUT__53932efllogic"*

LUT__53932efl(0)/lut4(0)/lut(1)"names
D

LUT__53930efllogic"*

LUT__53930efl(0)/lut4(0)/lut(1)"names
D

LUT__53929efllogic"*

LUT__53929efl(0)/lut4(0)/lut(1)"names
D

LUT__53927efllogic"*

LUT__53927efl(0)/lut4(0)/lut(1)"names
D

LUT__53926efllogic"*

LUT__53926efl(0)/lut4(0)/lut(1)"names
D

LUT__53925efllogic"*

LUT__53925efl(0)/lut4(0)/lut(1)"names
D

LUT__53924efllogic"*

LUT__53924efl(0)/lut4(0)/lut(1)"names
D

LUT__53921efllogic"*

LUT__53921efl(0)/lut4(0)/lut(1)"names
D

LUT__53920efllogic"*

LUT__53920efl(0)/lut4(0)/lut(1)"names
D

LUT__53918efllogic"*

LUT__53918efl(0)/lut4(0)/lut(1)"names
D

LUT__53917efllogic"*

LUT__53917efl(0)/lut4(0)/lut(1)"names
D

LUT__53916efllogic"*

LUT__53916efl(0)/lut4(0)/lut(1)"names
D

LUT__53914efllogic"*

LUT__53914efl(0)/lut4(0)/lut(1)"names
D

LUT__53913efllogic"*

LUT__53913efl(0)/lut4(0)/lut(1)"names
D

LUT__53911efllogic"*

LUT__53911efl(0)/lut4(0)/lut(1)"names
D

LUT__53910efllogic"*

LUT__53910efl(0)/lut4(0)/lut(1)"names
D

LUT__53908efllogic"*

LUT__53908efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[68]ioinpad",
DdrCtrl_RDATA_0[68]io(0)/inpad(0)"input
D

LUT__53905efllogic"*

LUT__53905efl(0)/lut4(0)/lut(1)"names
D

LUT__53904efllogic"*

LUT__53904efl(0)/lut4(0)/lut(1)"names
D

LUT__53902efllogic"*

LUT__53902efl(0)/lut4(0)/lut(1)"names
D

LUT__53901efllogic"*

LUT__53901efl(0)/lut4(0)/lut(1)"names
Å
(AUX_ADD_CI__U0_DDR_Reset/sub_10/add_2/i1eft
arithmetic"D
(AUX_ADD_CI__U0_DDR_Reset/sub_10/add_2/i1eft(0)/adder(1)"EFX_ADD
}
&AUX_ADD_CI__U1_DdrTest/sub_63/add_2/i9efl
arithmetic"B
&AUX_ADD_CI__U1_DdrTest/sub_63/add_2/i9efl(0)/adder(1)"EFX_ADD
}
&AUX_ADD_CI__U1_DdrTest/sub_64/add_2/i1efl
arithmetic"B
&AUX_ADD_CI__U1_DdrTest/sub_64/add_2/i1efl(0)/adder(1)"EFX_ADD
}
&AUX_ADD_CI__U1_DdrTest/sub_69/add_2/i1efl
arithmetic"B
&AUX_ADD_CI__U1_DdrTest/sub_69/add_2/i1efl(0)/adder(1)"EFX_ADD
ó
3AUX_ADD_CI__U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i1efl
arithmetic"O
3AUX_ADD_CI__U1_DdrTest/U1_DdrWrCtrl/sub_35/add_2/i1efl(0)/adder(1)"EFX_ADD

'AUX_ADD_CI__U1_DdrTest/sub_101/add_2/i1efl
arithmetic"C
'AUX_ADD_CI__U1_DdrTest/sub_101/add_2/i1efl(0)/adder(1)"EFX_ADD

'AUX_ADD_CI__U1_DdrTest/sub_124/add_2/i9efl
arithmetic"C
'AUX_ADD_CI__U1_DdrTest/sub_124/add_2/i9efl(0)/adder(1)"EFX_ADD

'AUX_ADD_CI__U1_DdrTest/sub_125/add_2/i1efl
arithmetic"C
'AUX_ADD_CI__U1_DdrTest/sub_125/add_2/i1efl(0)/adder(1)"EFX_ADD
ó
3AUX_ADD_CI__U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i1efl
arithmetic"O
3AUX_ADD_CI__U1_DdrTest/U2_DdrRdCtrl/sub_37/add_2/i1efl(0)/adder(1)"EFX_ADD
â
,AUX_ADD_CI__U2_DdrTestStatis/sub_34/add_2/i1eft
arithmetic"H
,AUX_ADD_CI__U2_DdrTestStatis/sub_34/add_2/i1eft(0)/adder(1)"EFX_ADD
â
,AUX_ADD_CI__U2_DdrTestStatis/sub_40/add_2/i1eft
arithmetic"H
,AUX_ADD_CI__U2_DdrTestStatis/sub_40/add_2/i1eft(0)/adder(1)"EFX_ADD
â
,AUX_ADD_CI__U2_DdrTestStatis/sub_74/add_2/i1efl
arithmetic"H
,AUX_ADD_CI__U2_DdrTestStatis/sub_74/add_2/i1efl(0)/adder(1)"EFX_ADD
â
,AUX_ADD_CI__edb_top_inst/Axi/sub_72/add_2/i1efl
arithmetic"H
,AUX_ADD_CI__edb_top_inst/Axi/sub_72/add_2/i1efl(0)/adder(1)"EFX_ADD
°
8AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i1efl
arithmetic"T
8AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/sub_19/add_2/i1efl(0)/adder(1)"EFX_ADD
°
8AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i1efl
arithmetic"T
8AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/sub_24/add_2/i1efl(0)/adder(1)"EFX_ADD
Ô
_AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i1efl
arithmetic"{
_AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/transcode_read_addr/sub_4/add_2/i1efl(0)/adder(1)"EFX_ADD
…
LAUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i1efl
arithmetic"h
LAUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_60/add_2/i1efl(0)/adder(1)"EFX_ADD
…
LAUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i2efl
arithmetic"h
LAUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/fifo_with_read_inst/sub_62/add_2/i2efl(0)/adder(1)"EFX_ADD
≠
>AUX_ADD_CI__edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i1efl
arithmetic"Z
>AUX_ADD_CI__edb_top_inst/DdrTest/vio_core_inst/sub_36/add_2/i1efl(0)/adder(1)"EFX_ADD
°
8AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i1efl
arithmetic"T
8AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/sub_13/add_2/i1efl(0)/adder(1)"EFX_ADD
N
DdrCtrl_RDATA_0[69]ioinpad",
DdrCtrl_RDATA_0[69]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[58]iooutpad".
DdrCtrl_WDATA_0[58]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[198]iooutpad"/
DdrCtrl_WDATA_0[198]io(0)/outpad(1)"output
O
DdrCtrl_ALOCK_0[1]iooutpad"-
DdrCtrl_ALOCK_0[1]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[21]iooutpad".
DdrCtrl_AADDR_0[21]io(0)/outpad(1)"output
ü
7AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1efl
arithmetic"S
7AUX_ADD_CI__edb_top_inst/debug_hub_inst/sub_28/add_2/i1efl(0)/adder(1)"EFX_ADD
ó
3AUX_ADD_CO_M__U1_DdrTest/U1_DdrWrDataGen/add_711/i4eft
arithmetic"O
3AUX_ADD_CO_M__U1_DdrTest/U1_DdrWrDataGen/add_711/i4eft(0)/adder(1)"EFX_ADD
ô
4AUX_ADD_CO_MU__U1_DdrTest/U1_DdrWrDataGen/add_307/i5eft
arithmetic"P
4AUX_ADD_CO_MU__U1_DdrTest/U1_DdrWrDataGen/add_307/i5eft(0)/adder(1)"EFX_ADD
ó
3AUX_ADD_CO_M__U1_DdrTest/U1_DdrWrDataGen/add_509/i4eft
arithmetic"O
3AUX_ADD_CO_M__U1_DdrTest/U1_DdrWrDataGen/add_509/i4eft(0)/adder(1)"EFX_ADD
ô
4AUX_ADD_CO_MU__U1_DdrTest/U1_DdrWrDataGen/add_105/i5eft
arithmetic"P
4AUX_ADD_CO_MU__U1_DdrTest/U1_DdrWrDataGen/add_105/i5eft(0)/adder(1)"EFX_ADD
ô
4AUX_ADD_CO_MU__U1_DdrTest/U1_DdrWrDataGen/add_509/i5eft
arithmetic"P
4AUX_ADD_CO_MU__U1_DdrTest/U1_DdrWrDataGen/add_509/i5eft(0)/adder(1)"EFX_ADD
S
	CLKBUF__0
gbuf_block
gbuf_block".
	CLKBUF__0gbuf_block(0)/gbuf(0)"
EFX_GBUFCE
S
	CLKBUF__1
gbuf_block
gbuf_block".
	CLKBUF__1gbuf_block(0)/gbuf(0)"
EFX_GBUFCE
S
	CLKBUF__2
gbuf_block
gbuf_block".
	CLKBUF__2gbuf_block(0)/gbuf(0)"
EFX_GBUFCE
D

LUT__53900efllogic"*

LUT__53900efl(0)/lut4(0)/lut(1)"names
D

LUT__53899efllogic"*

LUT__53899efl(0)/lut4(0)/lut(1)"names
D

LUT__45209efllogic"*

LUT__45209efl(0)/lut4(0)/lut(1)"names
D

LUT__44938efllogic"*

LUT__44938efl(0)/lut4(0)/lut(1)"names
D

LUT__44936efllogic"*

LUT__44936efl(0)/lut4(0)/lut(1)"names
D

LUT__44935efllogic"*

LUT__44935efl(0)/lut4(0)/lut(1)"names
D

LUT__44934efllogic"*

LUT__44934efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[70]ioinpad",
DdrCtrl_RDATA_0[70]io(0)/inpad(0)"input
D

LUT__44889efllogic"*

LUT__44889efl(0)/lut4(0)/lut(1)"names
D

LUT__44887efllogic"*

LUT__44887efl(0)/lut4(0)/lut(1)"names
D

LUT__44864efllogic"*

LUT__44864efl(0)/lut4(0)/lut(1)"names
D

LUT__44863efllogic"*

LUT__44863efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[71]ioinpad",
DdrCtrl_RDATA_0[71]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[59]iooutpad".
DdrCtrl_WDATA_0[59]io(0)/outpad(1)"output
D

LUT__44860efllogic"*

LUT__44860efl(0)/lut4(0)/lut(1)"names
D

LUT__44859efllogic"*

LUT__44859efl(0)/lut4(0)/lut(1)"names
D

LUT__44857efllogic"*

LUT__44857efl(0)/lut4(0)/lut(1)"names
D

LUT__44856efllogic"*

LUT__44856efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[72]ioinpad",
DdrCtrl_RDATA_0[72]io(0)/inpad(0)"input
D

LUT__44820efllogic"*

LUT__44820efl(0)/lut4(0)/lut(1)"names
D

LUT__44818efllogic"*

LUT__44818efl(0)/lut4(0)/lut(1)"names
D

LUT__44817efllogic"*

LUT__44817efl(0)/lut4(0)/lut(1)"names
D

LUT__44816efllogic"*

LUT__44816efl(0)/lut4(0)/lut(1)"names
D

LUT__44815efllogic"*

LUT__44815efl(0)/lut4(0)/lut(1)"names
D

LUT__44813efllogic"*

LUT__44813efl(0)/lut4(0)/lut(1)"names
D

LUT__44812efllogic"*

LUT__44812efl(0)/lut4(0)/lut(1)"names
D

LUT__44811efllogic"*

LUT__44811efl(0)/lut4(0)/lut(1)"names
D

LUT__44808efllogic"*

LUT__44808efl(0)/lut4(0)/lut(1)"names
D

LUT__44807efllogic"*

LUT__44807efl(0)/lut4(0)/lut(1)"names
D

LUT__44805efllogic"*

LUT__44805efl(0)/lut4(0)/lut(1)"names
D

LUT__44804efllogic"*

LUT__44804efl(0)/lut4(0)/lut(1)"names
D

LUT__44803efllogic"*

LUT__44803efl(0)/lut4(0)/lut(1)"names
D

LUT__44802efllogic"*

LUT__44802efl(0)/lut4(0)/lut(1)"names
D

LUT__44801efllogic"*

LUT__44801efl(0)/lut4(0)/lut(1)"names
D

LUT__44800efllogic"*

LUT__44800efl(0)/lut4(0)/lut(1)"names
D

LUT__44799efllogic"*

LUT__44799efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[73]ioinpad",
DdrCtrl_RDATA_0[73]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[60]iooutpad".
DdrCtrl_WDATA_0[60]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[199]iooutpad"/
DdrCtrl_WDATA_0[199]io(0)/outpad(1)"output
D

LUT__44797efllogic"*

LUT__44797efl(0)/lut4(0)/lut(1)"names
D

LUT__44796efllogic"*

LUT__44796efl(0)/lut4(0)/lut(1)"names
D

LUT__44795efllogic"*

LUT__44795efl(0)/lut4(0)/lut(1)"names
D

LUT__44793efllogic"*

LUT__44793efl(0)/lut4(0)/lut(1)"names
D

LUT__44792efllogic"*

LUT__44792efl(0)/lut4(0)/lut(1)"names
D

LUT__44791efllogic"*

LUT__44791efl(0)/lut4(0)/lut(1)"names
D

LUT__44789efllogic"*

LUT__44789efl(0)/lut4(0)/lut(1)"names
D

LUT__44788efllogic"*

LUT__44788efl(0)/lut4(0)/lut(1)"names
D

LUT__44786efllogic"*

LUT__44786efl(0)/lut4(0)/lut(1)"names
D

LUT__44785efllogic"*

LUT__44785efl(0)/lut4(0)/lut(1)"names
D

LUT__44784efllogic"*

LUT__44784efl(0)/lut4(0)/lut(1)"names
D

LUT__44783efllogic"*

LUT__44783efl(0)/lut4(0)/lut(1)"names
D

LUT__44781efllogic"*

LUT__44781efl(0)/lut4(0)/lut(1)"names
D

LUT__44780efllogic"*

LUT__44780efl(0)/lut4(0)/lut(1)"names
D

LUT__44779efllogic"*

LUT__44779efl(0)/lut4(0)/lut(1)"names
D

LUT__44776efllogic"*

LUT__44776efl(0)/lut4(0)/lut(1)"names
D

LUT__44775efllogic"*

LUT__44775efl(0)/lut4(0)/lut(1)"names
D

LUT__44773efllogic"*

LUT__44773efl(0)/lut4(0)/lut(1)"names
D

LUT__44772efllogic"*

LUT__44772efl(0)/lut4(0)/lut(1)"names
D

LUT__44771efllogic"*

LUT__44771efl(0)/lut4(0)/lut(1)"names
D

LUT__44770efllogic"*

LUT__44770efl(0)/lut4(0)/lut(1)"names
D

LUT__44769efllogic"*

LUT__44769efl(0)/lut4(0)/lut(1)"names
D

LUT__44768efllogic"*

LUT__44768efl(0)/lut4(0)/lut(1)"names
D

LUT__44767efllogic"*

LUT__44767efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[74]ioinpad",
DdrCtrl_RDATA_0[74]io(0)/inpad(0)"input
D

LUT__44765efllogic"*

LUT__44765efl(0)/lut4(0)/lut(1)"names
D

LUT__44764efllogic"*

LUT__44764efl(0)/lut4(0)/lut(1)"names
D

LUT__44763efllogic"*

LUT__44763efl(0)/lut4(0)/lut(1)"names
D

LUT__44761efllogic"*

LUT__44761efl(0)/lut4(0)/lut(1)"names
D

LUT__44760efllogic"*

LUT__44760efl(0)/lut4(0)/lut(1)"names
D

LUT__44759efllogic"*

LUT__44759efl(0)/lut4(0)/lut(1)"names
D

LUT__44757efllogic"*

LUT__44757efl(0)/lut4(0)/lut(1)"names
D

LUT__44756efllogic"*

LUT__44756efl(0)/lut4(0)/lut(1)"names
D

LUT__44755efllogic"*

LUT__44755efl(0)/lut4(0)/lut(1)"names
D

LUT__44753efllogic"*

LUT__44753efl(0)/lut4(0)/lut(1)"names
D

LUT__44752efllogic"*

LUT__44752efl(0)/lut4(0)/lut(1)"names
D

LUT__44751efllogic"*

LUT__44751efl(0)/lut4(0)/lut(1)"names
D

LUT__44749efllogic"*

LUT__44749efl(0)/lut4(0)/lut(1)"names
D

LUT__44748efllogic"*

LUT__44748efl(0)/lut4(0)/lut(1)"names
D

LUT__44747efllogic"*

LUT__44747efl(0)/lut4(0)/lut(1)"names
D

LUT__44745efllogic"*

LUT__44745efl(0)/lut4(0)/lut(1)"names
D

LUT__44744efllogic"*

LUT__44744efl(0)/lut4(0)/lut(1)"names
D

LUT__44743efllogic"*

LUT__44743efl(0)/lut4(0)/lut(1)"names
D

LUT__44741efllogic"*

LUT__44741efl(0)/lut4(0)/lut(1)"names
D

LUT__44740efllogic"*

LUT__44740efl(0)/lut4(0)/lut(1)"names
D

LUT__44739efllogic"*

LUT__44739efl(0)/lut4(0)/lut(1)"names
D

LUT__44738efllogic"*

LUT__44738efl(0)/lut4(0)/lut(1)"names
D

LUT__44737efllogic"*

LUT__44737efl(0)/lut4(0)/lut(1)"names
D

LUT__44736efllogic"*

LUT__44736efl(0)/lut4(0)/lut(1)"names
D

LUT__44735efllogic"*

LUT__44735efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[75]ioinpad",
DdrCtrl_RDATA_0[75]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[61]iooutpad".
DdrCtrl_WDATA_0[61]io(0)/outpad(1)"output
D

LUT__44733efllogic"*

LUT__44733efl(0)/lut4(0)/lut(1)"names
D

LUT__44732efllogic"*

LUT__44732efl(0)/lut4(0)/lut(1)"names
D

LUT__44729efllogic"*

LUT__44729efl(0)/lut4(0)/lut(1)"names
D

LUT__44728efllogic"*

LUT__44728efl(0)/lut4(0)/lut(1)"names
D

LUT__44727efllogic"*

LUT__44727efl(0)/lut4(0)/lut(1)"names
D

LUT__44725efllogic"*

LUT__44725efl(0)/lut4(0)/lut(1)"names
D

LUT__44724efllogic"*

LUT__44724efl(0)/lut4(0)/lut(1)"names
D

LUT__44723efllogic"*

LUT__44723efl(0)/lut4(0)/lut(1)"names
D

LUT__44722efllogic"*

LUT__44722efl(0)/lut4(0)/lut(1)"names
D

LUT__44720efllogic"*

LUT__44720efl(0)/lut4(0)/lut(1)"names
D

LUT__44719efllogic"*

LUT__44719efl(0)/lut4(0)/lut(1)"names
D

LUT__44717efllogic"*

LUT__44717efl(0)/lut4(0)/lut(1)"names
D

LUT__44716efllogic"*

LUT__44716efl(0)/lut4(0)/lut(1)"names
D

LUT__44715efllogic"*

LUT__44715efl(0)/lut4(0)/lut(1)"names
D

LUT__44713efllogic"*

LUT__44713efl(0)/lut4(0)/lut(1)"names
D

LUT__44712efllogic"*

LUT__44712efl(0)/lut4(0)/lut(1)"names
D

LUT__44711efllogic"*

LUT__44711efl(0)/lut4(0)/lut(1)"names
D

LUT__44709efllogic"*

LUT__44709efl(0)/lut4(0)/lut(1)"names
D

LUT__44708efllogic"*

LUT__44708efl(0)/lut4(0)/lut(1)"names
D

LUT__44707efllogic"*

LUT__44707efl(0)/lut4(0)/lut(1)"names
D

LUT__44706efllogic"*

LUT__44706efl(0)/lut4(0)/lut(1)"names
D

LUT__44705efllogic"*

LUT__44705efl(0)/lut4(0)/lut(1)"names
D

LUT__44704efllogic"*

LUT__44704efl(0)/lut4(0)/lut(1)"names
D

LUT__44703efllogic"*

LUT__44703efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[76]ioinpad",
DdrCtrl_RDATA_0[76]io(0)/inpad(0)"input
D

LUT__44701efllogic"*

LUT__44701efl(0)/lut4(0)/lut(1)"names
D

LUT__44699efllogic"*

LUT__44699efl(0)/lut4(0)/lut(1)"names
D

LUT__44697efllogic"*

LUT__44697efl(0)/lut4(0)/lut(1)"names
D

LUT__44696efllogic"*

LUT__44696efl(0)/lut4(0)/lut(1)"names
D

LUT__44695efllogic"*

LUT__44695efl(0)/lut4(0)/lut(1)"names
D

LUT__44693efllogic"*

LUT__44693efl(0)/lut4(0)/lut(1)"names
D

LUT__44692efllogic"*

LUT__44692efl(0)/lut4(0)/lut(1)"names
D

LUT__44691efllogic"*

LUT__44691efl(0)/lut4(0)/lut(1)"names
D

LUT__44690efllogic"*

LUT__44690efl(0)/lut4(0)/lut(1)"names
D

LUT__44688efllogic"*

LUT__44688efl(0)/lut4(0)/lut(1)"names
D

LUT__44687efllogic"*

LUT__44687efl(0)/lut4(0)/lut(1)"names
D

LUT__44685efllogic"*

LUT__44685efl(0)/lut4(0)/lut(1)"names
D

LUT__44684efllogic"*

LUT__44684efl(0)/lut4(0)/lut(1)"names
D

LUT__44683efllogic"*

LUT__44683efl(0)/lut4(0)/lut(1)"names
D

LUT__44681efllogic"*

LUT__44681efl(0)/lut4(0)/lut(1)"names
D

LUT__44680efllogic"*

LUT__44680efl(0)/lut4(0)/lut(1)"names
D

LUT__44677efllogic"*

LUT__44677efl(0)/lut4(0)/lut(1)"names
D

LUT__44676efllogic"*

LUT__44676efl(0)/lut4(0)/lut(1)"names
D

LUT__44675efllogic"*

LUT__44675efl(0)/lut4(0)/lut(1)"names
D

LUT__44674efllogic"*

LUT__44674efl(0)/lut4(0)/lut(1)"names
D

LUT__44673efllogic"*

LUT__44673efl(0)/lut4(0)/lut(1)"names
D

LUT__44672efllogic"*

LUT__44672efl(0)/lut4(0)/lut(1)"names
D

LUT__44671efllogic"*

LUT__44671efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[77]ioinpad",
DdrCtrl_RDATA_0[77]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[62]iooutpad".
DdrCtrl_WDATA_0[62]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[200]iooutpad"/
DdrCtrl_WDATA_0[200]io(0)/outpad(1)"output
Q
DdrCtrl_ABURST_0[0]iooutpad".
DdrCtrl_ABURST_0[0]io(0)/outpad(1)"output
D

LUT__44668efllogic"*

LUT__44668efl(0)/lut4(0)/lut(1)"names
D

LUT__44667efllogic"*

LUT__44667efl(0)/lut4(0)/lut(1)"names
D

LUT__44665efllogic"*

LUT__44665efl(0)/lut4(0)/lut(1)"names
D

LUT__44664efllogic"*

LUT__44664efl(0)/lut4(0)/lut(1)"names
D

LUT__44663efllogic"*

LUT__44663efl(0)/lut4(0)/lut(1)"names
D

LUT__44661efllogic"*

LUT__44661efl(0)/lut4(0)/lut(1)"names
D

LUT__44660efllogic"*

LUT__44660efl(0)/lut4(0)/lut(1)"names
D

LUT__44659efllogic"*

LUT__44659efl(0)/lut4(0)/lut(1)"names
D

LUT__44658efllogic"*

LUT__44658efl(0)/lut4(0)/lut(1)"names
D

LUT__44657efllogic"*

LUT__44657efl(0)/lut4(0)/lut(1)"names
D

LUT__44656efllogic"*

LUT__44656efl(0)/lut4(0)/lut(1)"names
D

LUT__44655efllogic"*

LUT__44655efl(0)/lut4(0)/lut(1)"names
D

LUT__44653efllogic"*

LUT__44653efl(0)/lut4(0)/lut(1)"names
D

LUT__44652efllogic"*

LUT__44652efl(0)/lut4(0)/lut(1)"names
D

LUT__44651efllogic"*

LUT__44651efl(0)/lut4(0)/lut(1)"names
D

LUT__44648efllogic"*

LUT__44648efl(0)/lut4(0)/lut(1)"names
D

LUT__44647efllogic"*

LUT__44647efl(0)/lut4(0)/lut(1)"names
D

LUT__44645efllogic"*

LUT__44645efl(0)/lut4(0)/lut(1)"names
D

LUT__44644efllogic"*

LUT__44644efl(0)/lut4(0)/lut(1)"names
D

LUT__44643efllogic"*

LUT__44643efl(0)/lut4(0)/lut(1)"names
D

LUT__44642efllogic"*

LUT__44642efl(0)/lut4(0)/lut(1)"names
D

LUT__44641efllogic"*

LUT__44641efl(0)/lut4(0)/lut(1)"names
D

LUT__44640efllogic"*

LUT__44640efl(0)/lut4(0)/lut(1)"names
D

LUT__44639efllogic"*

LUT__44639efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[78]ioinpad",
DdrCtrl_RDATA_0[78]io(0)/inpad(0)"input
D

LUT__44637efllogic"*

LUT__44637efl(0)/lut4(0)/lut(1)"names
D

LUT__44636efllogic"*

LUT__44636efl(0)/lut4(0)/lut(1)"names
D

LUT__44635efllogic"*

LUT__44635efl(0)/lut4(0)/lut(1)"names
D

LUT__44633efllogic"*

LUT__44633efl(0)/lut4(0)/lut(1)"names
D

LUT__44632efllogic"*

LUT__44632efl(0)/lut4(0)/lut(1)"names
D

LUT__44631efllogic"*

LUT__44631efl(0)/lut4(0)/lut(1)"names
D

LUT__44629efllogic"*

LUT__44629efl(0)/lut4(0)/lut(1)"names
D

LUT__44628efllogic"*

LUT__44628efl(0)/lut4(0)/lut(1)"names
D

LUT__44627efllogic"*

LUT__44627efl(0)/lut4(0)/lut(1)"names
D

LUT__44626efllogic"*

LUT__44626efl(0)/lut4(0)/lut(1)"names
D

LUT__44625efllogic"*

LUT__44625efl(0)/lut4(0)/lut(1)"names
D

LUT__44624efllogic"*

LUT__44624efl(0)/lut4(0)/lut(1)"names
D

LUT__44621efllogic"*

LUT__44621efl(0)/lut4(0)/lut(1)"names
D

LUT__44620efllogic"*

LUT__44620efl(0)/lut4(0)/lut(1)"names
D

LUT__44619efllogic"*

LUT__44619efl(0)/lut4(0)/lut(1)"names
D

LUT__44617efllogic"*

LUT__44617efl(0)/lut4(0)/lut(1)"names
D

LUT__44615efllogic"*

LUT__44615efl(0)/lut4(0)/lut(1)"names
D

LUT__44613efllogic"*

LUT__44613efl(0)/lut4(0)/lut(1)"names
D

LUT__44612efllogic"*

LUT__44612efl(0)/lut4(0)/lut(1)"names
D

LUT__44610efllogic"*

LUT__44610efl(0)/lut4(0)/lut(1)"names
D

LUT__44609efllogic"*

LUT__44609efl(0)/lut4(0)/lut(1)"names
D

LUT__44608efllogic"*

LUT__44608efl(0)/lut4(0)/lut(1)"names
D

LUT__44607efllogic"*

LUT__44607efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[79]ioinpad",
DdrCtrl_RDATA_0[79]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[63]iooutpad".
DdrCtrl_WDATA_0[63]io(0)/outpad(1)"output
D

LUT__44605efllogic"*

LUT__44605efl(0)/lut4(0)/lut(1)"names
D

LUT__44604efllogic"*

LUT__44604efl(0)/lut4(0)/lut(1)"names
D

LUT__44603efllogic"*

LUT__44603efl(0)/lut4(0)/lut(1)"names
D

LUT__44601efllogic"*

LUT__44601efl(0)/lut4(0)/lut(1)"names
D

LUT__44600efllogic"*

LUT__44600efl(0)/lut4(0)/lut(1)"names
D

LUT__44599efllogic"*

LUT__44599efl(0)/lut4(0)/lut(1)"names
D

LUT__44597efllogic"*

LUT__44597efl(0)/lut4(0)/lut(1)"names
D

LUT__44596efllogic"*

LUT__44596efl(0)/lut4(0)/lut(1)"names
D

LUT__44595efllogic"*

LUT__44595efl(0)/lut4(0)/lut(1)"names
D

LUT__44594efllogic"*

LUT__44594efl(0)/lut4(0)/lut(1)"names
D

LUT__44593efllogic"*

LUT__44593efl(0)/lut4(0)/lut(1)"names
D

LUT__44592efllogic"*

LUT__44592efl(0)/lut4(0)/lut(1)"names
D

LUT__44591efllogic"*

LUT__44591efl(0)/lut4(0)/lut(1)"names
D

LUT__44589efllogic"*

LUT__44589efl(0)/lut4(0)/lut(1)"names
D

LUT__44588efllogic"*

LUT__44588efl(0)/lut4(0)/lut(1)"names
D

LUT__44587efllogic"*

LUT__44587efl(0)/lut4(0)/lut(1)"names
D

LUT__44584efllogic"*

LUT__44584efl(0)/lut4(0)/lut(1)"names
D

LUT__44583efllogic"*

LUT__44583efl(0)/lut4(0)/lut(1)"names
D

LUT__44582efllogic"*

LUT__44582efl(0)/lut4(0)/lut(1)"names
D

LUT__44580efllogic"*

LUT__44580efl(0)/lut4(0)/lut(1)"names
D

LUT__44579efllogic"*

LUT__44579efl(0)/lut4(0)/lut(1)"names
D

LUT__44578efllogic"*

LUT__44578efl(0)/lut4(0)/lut(1)"names
D

LUT__44577efllogic"*

LUT__44577efl(0)/lut4(0)/lut(1)"names
D

LUT__44576efllogic"*

LUT__44576efl(0)/lut4(0)/lut(1)"names
D

LUT__44575efllogic"*

LUT__44575efl(0)/lut4(0)/lut(1)"names
D

LUT__44574efllogic"*

LUT__44574efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[80]ioinpad",
DdrCtrl_RDATA_0[80]io(0)/inpad(0)"input
D

LUT__44572efllogic"*

LUT__44572efl(0)/lut4(0)/lut(1)"names
D

LUT__44571efllogic"*

LUT__44571efl(0)/lut4(0)/lut(1)"names
D

LUT__44570efllogic"*

LUT__44570efl(0)/lut4(0)/lut(1)"names
D

LUT__44568efllogic"*

LUT__44568efl(0)/lut4(0)/lut(1)"names
D

LUT__44567efllogic"*

LUT__44567efl(0)/lut4(0)/lut(1)"names
D

LUT__44566efllogic"*

LUT__44566efl(0)/lut4(0)/lut(1)"names
D

LUT__44564efllogic"*

LUT__44564efl(0)/lut4(0)/lut(1)"names
D

LUT__44563efllogic"*

LUT__44563efl(0)/lut4(0)/lut(1)"names
D

LUT__44562efllogic"*

LUT__44562efl(0)/lut4(0)/lut(1)"names
D

LUT__44561efllogic"*

LUT__44561efl(0)/lut4(0)/lut(1)"names
D

LUT__44560efllogic"*

LUT__44560efl(0)/lut4(0)/lut(1)"names
D

LUT__44559efllogic"*

LUT__44559efl(0)/lut4(0)/lut(1)"names
D

LUT__44558efllogic"*

LUT__44558efl(0)/lut4(0)/lut(1)"names
D

LUT__44556efllogic"*

LUT__44556efl(0)/lut4(0)/lut(1)"names
D

LUT__44555efllogic"*

LUT__44555efl(0)/lut4(0)/lut(1)"names
D

LUT__44554efllogic"*

LUT__44554efl(0)/lut4(0)/lut(1)"names
D

LUT__44552efllogic"*

LUT__44552efl(0)/lut4(0)/lut(1)"names
D

LUT__44551efllogic"*

LUT__44551efl(0)/lut4(0)/lut(1)"names
D

LUT__44550efllogic"*

LUT__44550efl(0)/lut4(0)/lut(1)"names
D

LUT__44548efllogic"*

LUT__44548efl(0)/lut4(0)/lut(1)"names
D

LUT__44547efllogic"*

LUT__44547efl(0)/lut4(0)/lut(1)"names
D

LUT__44546efllogic"*

LUT__44546efl(0)/lut4(0)/lut(1)"names
D

LUT__44545efllogic"*

LUT__44545efl(0)/lut4(0)/lut(1)"names
D

LUT__44544efllogic"*

LUT__44544efl(0)/lut4(0)/lut(1)"names
D

LUT__44543efllogic"*

LUT__44543efl(0)/lut4(0)/lut(1)"names
D

LUT__44542efllogic"*

LUT__44542efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[81]ioinpad",
DdrCtrl_RDATA_0[81]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[64]iooutpad".
DdrCtrl_WDATA_0[64]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[201]iooutpad"/
DdrCtrl_WDATA_0[201]io(0)/outpad(1)"output
D

LUT__44540efllogic"*

LUT__44540efl(0)/lut4(0)/lut(1)"names
D

LUT__44539efllogic"*

LUT__44539efl(0)/lut4(0)/lut(1)"names
D

LUT__44538efllogic"*

LUT__44538efl(0)/lut4(0)/lut(1)"names
D

LUT__44524efllogic"*

LUT__44524efl(0)/lut4(0)/lut(1)"names
D

LUT__44523efllogic"*

LUT__44523efl(0)/lut4(0)/lut(1)"names
D

LUT__44522efllogic"*

LUT__44522efl(0)/lut4(0)/lut(1)"names
D

LUT__44519efllogic"*

LUT__44519efl(0)/lut4(0)/lut(1)"names
D

LUT__44518efllogic"*

LUT__44518efl(0)/lut4(0)/lut(1)"names
D

LUT__44516efllogic"*

LUT__44516efl(0)/lut4(0)/lut(1)"names
D

LUT__44514efllogic"*

LUT__44514efl(0)/lut4(0)/lut(1)"names
D

LUT__44513efllogic"*

LUT__44513efl(0)/lut4(0)/lut(1)"names
D

LUT__44512efllogic"*

LUT__44512efl(0)/lut4(0)/lut(1)"names
D

LUT__44511efllogic"*

LUT__44511efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[82]ioinpad",
DdrCtrl_RDATA_0[82]io(0)/inpad(0)"input
D

LUT__44508efllogic"*

LUT__44508efl(0)/lut4(0)/lut(1)"names
D

LUT__44507efllogic"*

LUT__44507efl(0)/lut4(0)/lut(1)"names
D

LUT__44504efllogic"*

LUT__44504efl(0)/lut4(0)/lut(1)"names
D

LUT__44503efllogic"*

LUT__44503efl(0)/lut4(0)/lut(1)"names
D

LUT__44502efllogic"*

LUT__44502efl(0)/lut4(0)/lut(1)"names
D

LUT__44500efllogic"*

LUT__44500efl(0)/lut4(0)/lut(1)"names
D

LUT__44499efllogic"*

LUT__44499efl(0)/lut4(0)/lut(1)"names
D

LUT__44498efllogic"*

LUT__44498efl(0)/lut4(0)/lut(1)"names
D

LUT__44497efllogic"*

LUT__44497efl(0)/lut4(0)/lut(1)"names
D

LUT__44496efllogic"*

LUT__44496efl(0)/lut4(0)/lut(1)"names
D

LUT__44495efllogic"*

LUT__44495efl(0)/lut4(0)/lut(1)"names
D

LUT__44494efllogic"*

LUT__44494efl(0)/lut4(0)/lut(1)"names
D

LUT__44492efllogic"*

LUT__44492efl(0)/lut4(0)/lut(1)"names
D

LUT__44491efllogic"*

LUT__44491efl(0)/lut4(0)/lut(1)"names
D

LUT__44490efllogic"*

LUT__44490efl(0)/lut4(0)/lut(1)"names
D

LUT__44487efllogic"*

LUT__44487efl(0)/lut4(0)/lut(1)"names
D

LUT__44486efllogic"*

LUT__44486efl(0)/lut4(0)/lut(1)"names
D

LUT__44484efllogic"*

LUT__44484efl(0)/lut4(0)/lut(1)"names
D

LUT__44483efllogic"*

LUT__44483efl(0)/lut4(0)/lut(1)"names
D

LUT__44482efllogic"*

LUT__44482efl(0)/lut4(0)/lut(1)"names
D

LUT__44480efllogic"*

LUT__44480efl(0)/lut4(0)/lut(1)"names
D

LUT__44479efllogic"*

LUT__44479efl(0)/lut4(0)/lut(1)"names
D

LUT__44478efllogic"*

LUT__44478efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[83]ioinpad",
DdrCtrl_RDATA_0[83]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[65]iooutpad".
DdrCtrl_WDATA_0[65]io(0)/outpad(1)"output
D

LUT__44476efllogic"*

LUT__44476efl(0)/lut4(0)/lut(1)"names
D

LUT__44474efllogic"*

LUT__44474efl(0)/lut4(0)/lut(1)"names
D

LUT__44472efllogic"*

LUT__44472efl(0)/lut4(0)/lut(1)"names
D

LUT__44468efllogic"*

LUT__44468efl(0)/lut4(0)/lut(1)"names
D

LUT__44467efllogic"*

LUT__44467efl(0)/lut4(0)/lut(1)"names
D

LUT__44466efllogic"*

LUT__44466efl(0)/lut4(0)/lut(1)"names
D

LUT__44465efllogic"*

LUT__44465efl(0)/lut4(0)/lut(1)"names
D

LUT__44464efllogic"*

LUT__44464efl(0)/lut4(0)/lut(1)"names
D

LUT__44463efllogic"*

LUT__44463efl(0)/lut4(0)/lut(1)"names
D

LUT__44460efllogic"*

LUT__44460efl(0)/lut4(0)/lut(1)"names
D

LUT__44459efllogic"*

LUT__44459efl(0)/lut4(0)/lut(1)"names
D

LUT__44458efllogic"*

LUT__44458efl(0)/lut4(0)/lut(1)"names
D

LUT__44456efllogic"*

LUT__44456efl(0)/lut4(0)/lut(1)"names
D

LUT__44455efllogic"*

LUT__44455efl(0)/lut4(0)/lut(1)"names
D

LUT__44452efllogic"*

LUT__44452efl(0)/lut4(0)/lut(1)"names
D

LUT__44451efllogic"*

LUT__44451efl(0)/lut4(0)/lut(1)"names
D

LUT__44450efllogic"*

LUT__44450efl(0)/lut4(0)/lut(1)"names
D

LUT__44449efllogic"*

LUT__44449efl(0)/lut4(0)/lut(1)"names
D

LUT__44448efllogic"*

LUT__44448efl(0)/lut4(0)/lut(1)"names
D

LUT__44447efllogic"*

LUT__44447efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[84]ioinpad",
DdrCtrl_RDATA_0[84]io(0)/inpad(0)"input
D

LUT__44444efllogic"*

LUT__44444efl(0)/lut4(0)/lut(1)"names
D

LUT__44443efllogic"*

LUT__44443efl(0)/lut4(0)/lut(1)"names
D

LUT__44442efllogic"*

LUT__44442efl(0)/lut4(0)/lut(1)"names
D

LUT__44440efllogic"*

LUT__44440efl(0)/lut4(0)/lut(1)"names
D

LUT__44439efllogic"*

LUT__44439efl(0)/lut4(0)/lut(1)"names
D

LUT__44436efllogic"*

LUT__44436efl(0)/lut4(0)/lut(1)"names
D

LUT__44435efllogic"*

LUT__44435efl(0)/lut4(0)/lut(1)"names
D

LUT__44434efllogic"*

LUT__44434efl(0)/lut4(0)/lut(1)"names
D

LUT__44433efllogic"*

LUT__44433efl(0)/lut4(0)/lut(1)"names
D

LUT__44432efllogic"*

LUT__44432efl(0)/lut4(0)/lut(1)"names
D

LUT__44431efllogic"*

LUT__44431efl(0)/lut4(0)/lut(1)"names
D

LUT__44428efllogic"*

LUT__44428efl(0)/lut4(0)/lut(1)"names
D

LUT__44427efllogic"*

LUT__44427efl(0)/lut4(0)/lut(1)"names
D

LUT__44426efllogic"*

LUT__44426efl(0)/lut4(0)/lut(1)"names
D

LUT__44424efllogic"*

LUT__44424efl(0)/lut4(0)/lut(1)"names
D

LUT__44423efllogic"*

LUT__44423efl(0)/lut4(0)/lut(1)"names
D

LUT__44422efllogic"*

LUT__44422efl(0)/lut4(0)/lut(1)"names
D

LUT__44420efllogic"*

LUT__44420efl(0)/lut4(0)/lut(1)"names
D

LUT__44419efllogic"*

LUT__44419efl(0)/lut4(0)/lut(1)"names
D

LUT__44418efllogic"*

LUT__44418efl(0)/lut4(0)/lut(1)"names
D

LUT__44416efllogic"*

LUT__44416efl(0)/lut4(0)/lut(1)"names
D

LUT__44415efllogic"*

LUT__44415efl(0)/lut4(0)/lut(1)"names
D

LUT__44414efllogic"*

LUT__44414efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[85]ioinpad",
DdrCtrl_RDATA_0[85]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[66]iooutpad".
DdrCtrl_WDATA_0[66]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[202]iooutpad"/
DdrCtrl_WDATA_0[202]io(0)/outpad(1)"output
Q
DdrCtrl_ABURST_0[1]iooutpad".
DdrCtrl_ABURST_0[1]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[22]iooutpad".
DdrCtrl_AADDR_0[22]io(0)/outpad(1)"output
K
DdrCtrl_AID_0[7]iooutpad"+
DdrCtrl_AID_0[7]io(0)/outpad(1)"output
D

LUT__44412efllogic"*

LUT__44412efl(0)/lut4(0)/lut(1)"names
D

LUT__44411efllogic"*

LUT__44411efl(0)/lut4(0)/lut(1)"names
D

LUT__44410efllogic"*

LUT__44410efl(0)/lut4(0)/lut(1)"names
D

LUT__44408efllogic"*

LUT__44408efl(0)/lut4(0)/lut(1)"names
D

LUT__44407efllogic"*

LUT__44407efl(0)/lut4(0)/lut(1)"names
D

LUT__44406efllogic"*

LUT__44406efl(0)/lut4(0)/lut(1)"names
D

LUT__44404efllogic"*

LUT__44404efl(0)/lut4(0)/lut(1)"names
D

LUT__44403efllogic"*

LUT__44403efl(0)/lut4(0)/lut(1)"names
D

LUT__44402efllogic"*

LUT__44402efl(0)/lut4(0)/lut(1)"names
D

LUT__44400efllogic"*

LUT__44400efl(0)/lut4(0)/lut(1)"names
D

LUT__44399efllogic"*

LUT__44399efl(0)/lut4(0)/lut(1)"names
D

LUT__44398efllogic"*

LUT__44398efl(0)/lut4(0)/lut(1)"names
D

LUT__44396efllogic"*

LUT__44396efl(0)/lut4(0)/lut(1)"names
D

LUT__44395efllogic"*

LUT__44395efl(0)/lut4(0)/lut(1)"names
D

LUT__44394efllogic"*

LUT__44394efl(0)/lut4(0)/lut(1)"names
D

LUT__44392efllogic"*

LUT__44392efl(0)/lut4(0)/lut(1)"names
D

LUT__44391efllogic"*

LUT__44391efl(0)/lut4(0)/lut(1)"names
D

LUT__44390efllogic"*

LUT__44390efl(0)/lut4(0)/lut(1)"names
D

LUT__44388efllogic"*

LUT__44388efl(0)/lut4(0)/lut(1)"names
D

LUT__44387efllogic"*

LUT__44387efl(0)/lut4(0)/lut(1)"names
D

LUT__44386efllogic"*

LUT__44386efl(0)/lut4(0)/lut(1)"names
D

LUT__44384efllogic"*

LUT__44384efl(0)/lut4(0)/lut(1)"names
D

LUT__44383efllogic"*

LUT__44383efl(0)/lut4(0)/lut(1)"names
D

LUT__44382efllogic"*

LUT__44382efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[86]ioinpad",
DdrCtrl_RDATA_0[86]io(0)/inpad(0)"input
D

LUT__44380efllogic"*

LUT__44380efl(0)/lut4(0)/lut(1)"names
D

LUT__44379efllogic"*

LUT__44379efl(0)/lut4(0)/lut(1)"names
D

LUT__44378efllogic"*

LUT__44378efl(0)/lut4(0)/lut(1)"names
D

LUT__44376efllogic"*

LUT__44376efl(0)/lut4(0)/lut(1)"names
D

LUT__44375efllogic"*

LUT__44375efl(0)/lut4(0)/lut(1)"names
D

LUT__44374efllogic"*

LUT__44374efl(0)/lut4(0)/lut(1)"names
D

LUT__44372efllogic"*

LUT__44372efl(0)/lut4(0)/lut(1)"names
D

LUT__44371efllogic"*

LUT__44371efl(0)/lut4(0)/lut(1)"names
D

LUT__44370efllogic"*

LUT__44370efl(0)/lut4(0)/lut(1)"names
D

LUT__44368efllogic"*

LUT__44368efl(0)/lut4(0)/lut(1)"names
D

LUT__44367efllogic"*

LUT__44367efl(0)/lut4(0)/lut(1)"names
D

LUT__44366efllogic"*

LUT__44366efl(0)/lut4(0)/lut(1)"names
D

LUT__44364efllogic"*

LUT__44364efl(0)/lut4(0)/lut(1)"names
D

LUT__44363efllogic"*

LUT__44363efl(0)/lut4(0)/lut(1)"names
D

LUT__44362efllogic"*

LUT__44362efl(0)/lut4(0)/lut(1)"names
D

LUT__44360efllogic"*

LUT__44360efl(0)/lut4(0)/lut(1)"names
D

LUT__44359efllogic"*

LUT__44359efl(0)/lut4(0)/lut(1)"names
D

LUT__44358efllogic"*

LUT__44358efl(0)/lut4(0)/lut(1)"names
D

LUT__44356efllogic"*

LUT__44356efl(0)/lut4(0)/lut(1)"names
D

LUT__44355efllogic"*

LUT__44355efl(0)/lut4(0)/lut(1)"names
D

LUT__44354efllogic"*

LUT__44354efl(0)/lut4(0)/lut(1)"names
D

LUT__44352efllogic"*

LUT__44352efl(0)/lut4(0)/lut(1)"names
D

LUT__44351efllogic"*

LUT__44351efl(0)/lut4(0)/lut(1)"names
D

LUT__44350efllogic"*

LUT__44350efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[87]ioinpad",
DdrCtrl_RDATA_0[87]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[67]iooutpad".
DdrCtrl_WDATA_0[67]io(0)/outpad(1)"output
D

LUT__44425efllogic"*

LUT__44425efl(0)/lut4(0)/lut(1)"names
D

LUT__44429efllogic"*

LUT__44429efl(0)/lut4(0)/lut(1)"names
D

LUT__44348efllogic"*

LUT__44348efl(0)/lut4(0)/lut(1)"names
D

LUT__44347efllogic"*

LUT__44347efl(0)/lut4(0)/lut(1)"names
D

LUT__44346efllogic"*

LUT__44346efl(0)/lut4(0)/lut(1)"names
D

LUT__44344efllogic"*

LUT__44344efl(0)/lut4(0)/lut(1)"names
D

LUT__44343efllogic"*

LUT__44343efl(0)/lut4(0)/lut(1)"names
D

LUT__44342efllogic"*

LUT__44342efl(0)/lut4(0)/lut(1)"names
D

LUT__44437efllogic"*

LUT__44437efl(0)/lut4(0)/lut(1)"names
D

LUT__44340efllogic"*

LUT__44340efl(0)/lut4(0)/lut(1)"names
D

LUT__44441efllogic"*

LUT__44441efl(0)/lut4(0)/lut(1)"names
D

LUT__44339efllogic"*

LUT__44339efl(0)/lut4(0)/lut(1)"names
D

LUT__44338efllogic"*

LUT__44338efl(0)/lut4(0)/lut(1)"names
D

LUT__44336efllogic"*

LUT__44336efl(0)/lut4(0)/lut(1)"names
D

LUT__44335efllogic"*

LUT__44335efl(0)/lut4(0)/lut(1)"names
D

LUT__44334efllogic"*

LUT__44334efl(0)/lut4(0)/lut(1)"names
D

LUT__44445efllogic"*

LUT__44445efl(0)/lut4(0)/lut(1)"names
D

LUT__44332efllogic"*

LUT__44332efl(0)/lut4(0)/lut(1)"names
D

LUT__44331efllogic"*

LUT__44331efl(0)/lut4(0)/lut(1)"names
D

LUT__44330efllogic"*

LUT__44330efl(0)/lut4(0)/lut(1)"names
D

LUT__44453efllogic"*

LUT__44453efl(0)/lut4(0)/lut(1)"names
D

LUT__44328efllogic"*

LUT__44328efl(0)/lut4(0)/lut(1)"names
D

LUT__44327efllogic"*

LUT__44327efl(0)/lut4(0)/lut(1)"names
D

LUT__44326efllogic"*

LUT__44326efl(0)/lut4(0)/lut(1)"names
D

LUT__44457efllogic"*

LUT__44457efl(0)/lut4(0)/lut(1)"names
D

LUT__44324efllogic"*

LUT__44324efl(0)/lut4(0)/lut(1)"names
D

LUT__44461efllogic"*

LUT__44461efl(0)/lut4(0)/lut(1)"names
D

LUT__44323efllogic"*

LUT__44323efl(0)/lut4(0)/lut(1)"names
D

LUT__44322efllogic"*

LUT__44322efl(0)/lut4(0)/lut(1)"names
D

LUT__44320efllogic"*

LUT__44320efl(0)/lut4(0)/lut(1)"names
D

LUT__44319efllogic"*

LUT__44319efl(0)/lut4(0)/lut(1)"names
D

LUT__44318efllogic"*

LUT__44318efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[88]ioinpad",
DdrCtrl_RDATA_0[88]io(0)/inpad(0)"input
D

LUT__44469efllogic"*

LUT__44469efl(0)/lut4(0)/lut(1)"names
D

LUT__44316efllogic"*

LUT__44316efl(0)/lut4(0)/lut(1)"names
D

LUT__44315efllogic"*

LUT__44315efl(0)/lut4(0)/lut(1)"names
D

LUT__44314efllogic"*

LUT__44314efl(0)/lut4(0)/lut(1)"names
D

LUT__44312efllogic"*

LUT__44312efl(0)/lut4(0)/lut(1)"names
D

LUT__44311efllogic"*

LUT__44311efl(0)/lut4(0)/lut(1)"names
D

LUT__44310efllogic"*

LUT__44310efl(0)/lut4(0)/lut(1)"names
D

LUT__44477efllogic"*

LUT__44477efl(0)/lut4(0)/lut(1)"names
D

LUT__44308efllogic"*

LUT__44308efl(0)/lut4(0)/lut(1)"names
D

LUT__44307efllogic"*

LUT__44307efl(0)/lut4(0)/lut(1)"names
D

LUT__44306efllogic"*

LUT__44306efl(0)/lut4(0)/lut(1)"names
D

LUT__44304efllogic"*

LUT__44304efl(0)/lut4(0)/lut(1)"names
D

LUT__44303efllogic"*

LUT__44303efl(0)/lut4(0)/lut(1)"names
D

LUT__44302efllogic"*

LUT__44302efl(0)/lut4(0)/lut(1)"names
D

LUT__44489efllogic"*

LUT__44489efl(0)/lut4(0)/lut(1)"names
D

LUT__44300efllogic"*

LUT__44300efl(0)/lut4(0)/lut(1)"names
D

LUT__44299efllogic"*

LUT__44299efl(0)/lut4(0)/lut(1)"names
D

LUT__44298efllogic"*

LUT__44298efl(0)/lut4(0)/lut(1)"names
D

LUT__44296efllogic"*

LUT__44296efl(0)/lut4(0)/lut(1)"names
D

LUT__44295efllogic"*

LUT__44295efl(0)/lut4(0)/lut(1)"names
D

LUT__44294efllogic"*

LUT__44294efl(0)/lut4(0)/lut(1)"names
D

LUT__44292efllogic"*

LUT__44292efl(0)/lut4(0)/lut(1)"names
D

LUT__44291efllogic"*

LUT__44291efl(0)/lut4(0)/lut(1)"names
D

LUT__44290efllogic"*

LUT__44290efl(0)/lut4(0)/lut(1)"names
D

LUT__44288efllogic"*

LUT__44288efl(0)/lut4(0)/lut(1)"names
D

LUT__44287efllogic"*

LUT__44287efl(0)/lut4(0)/lut(1)"names
D

LUT__44286efllogic"*

LUT__44286efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[89]ioinpad",
DdrCtrl_RDATA_0[89]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[68]iooutpad".
DdrCtrl_WDATA_0[68]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[203]iooutpad"/
DdrCtrl_WDATA_0[203]io(0)/outpad(1)"output
D

LUT__44505efllogic"*

LUT__44505efl(0)/lut4(0)/lut(1)"names
D

LUT__44509efllogic"*

LUT__44509efl(0)/lut4(0)/lut(1)"names
D

LUT__44284efllogic"*

LUT__44284efl(0)/lut4(0)/lut(1)"names
D

LUT__44283efllogic"*

LUT__44283efl(0)/lut4(0)/lut(1)"names
D

LUT__44282efllogic"*

LUT__44282efl(0)/lut4(0)/lut(1)"names
D

LUT__44517efllogic"*

LUT__44517efl(0)/lut4(0)/lut(1)"names
D

LUT__44280efllogic"*

LUT__44280efl(0)/lut4(0)/lut(1)"names
D

LUT__44279efllogic"*

LUT__44279efl(0)/lut4(0)/lut(1)"names
D

LUT__44278efllogic"*

LUT__44278efl(0)/lut4(0)/lut(1)"names
D

LUT__44521efllogic"*

LUT__44521efl(0)/lut4(0)/lut(1)"names
D

LUT__44276efllogic"*

LUT__44276efl(0)/lut4(0)/lut(1)"names
D

LUT__44525efllogic"*

LUT__44525efl(0)/lut4(0)/lut(1)"names
D

LUT__44275efllogic"*

LUT__44275efl(0)/lut4(0)/lut(1)"names
D

LUT__44274efllogic"*

LUT__44274efl(0)/lut4(0)/lut(1)"names
D

LUT__44272efllogic"*

LUT__44272efl(0)/lut4(0)/lut(1)"names
D

LUT__44271efllogic"*

LUT__44271efl(0)/lut4(0)/lut(1)"names
D

LUT__44270efllogic"*

LUT__44270efl(0)/lut4(0)/lut(1)"names
D

LUT__44268efllogic"*

LUT__44268efl(0)/lut4(0)/lut(1)"names
D

LUT__44267efllogic"*

LUT__44267efl(0)/lut4(0)/lut(1)"names
D

LUT__44266efllogic"*

LUT__44266efl(0)/lut4(0)/lut(1)"names
D

LUT__44537efllogic"*

LUT__44537efl(0)/lut4(0)/lut(1)"names
D

LUT__44264efllogic"*

LUT__44264efl(0)/lut4(0)/lut(1)"names
D

LUT__44263efllogic"*

LUT__44263efl(0)/lut4(0)/lut(1)"names
D

LUT__44262efllogic"*

LUT__44262efl(0)/lut4(0)/lut(1)"names
D

LUT__44541efllogic"*

LUT__44541efl(0)/lut4(0)/lut(1)"names
D

LUT__44260efllogic"*

LUT__44260efl(0)/lut4(0)/lut(1)"names
D

LUT__44259efllogic"*

LUT__44259efl(0)/lut4(0)/lut(1)"names
D

LUT__44258efllogic"*

LUT__44258efl(0)/lut4(0)/lut(1)"names
D

LUT__44256efllogic"*

LUT__44256efl(0)/lut4(0)/lut(1)"names
D

LUT__44255efllogic"*

LUT__44255efl(0)/lut4(0)/lut(1)"names
D

LUT__44254efllogic"*

LUT__44254efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[90]ioinpad",
DdrCtrl_RDATA_0[90]io(0)/inpad(0)"input
D

LUT__44549efllogic"*

LUT__44549efl(0)/lut4(0)/lut(1)"names
D

LUT__44553efllogic"*

LUT__44553efl(0)/lut4(0)/lut(1)"names
D

LUT__44252efllogic"*

LUT__44252efl(0)/lut4(0)/lut(1)"names
D

LUT__44251efllogic"*

LUT__44251efl(0)/lut4(0)/lut(1)"names
D

LUT__44250efllogic"*

LUT__44250efl(0)/lut4(0)/lut(1)"names
D

LUT__44557efllogic"*

LUT__44557efl(0)/lut4(0)/lut(1)"names
D

LUT__44248efllogic"*

LUT__44248efl(0)/lut4(0)/lut(1)"names
D

LUT__44247efllogic"*

LUT__44247efl(0)/lut4(0)/lut(1)"names
D

LUT__44246efllogic"*

LUT__44246efl(0)/lut4(0)/lut(1)"names
D

LUT__44244efllogic"*

LUT__44244efl(0)/lut4(0)/lut(1)"names
D

LUT__44565efllogic"*

LUT__44565efl(0)/lut4(0)/lut(1)"names
D

LUT__44243efllogic"*

LUT__44243efl(0)/lut4(0)/lut(1)"names
D

LUT__44242efllogic"*

LUT__44242efl(0)/lut4(0)/lut(1)"names
D

LUT__44240efllogic"*

LUT__44240efl(0)/lut4(0)/lut(1)"names
D

LUT__44239efllogic"*

LUT__44239efl(0)/lut4(0)/lut(1)"names
D

LUT__44238efllogic"*

LUT__44238efl(0)/lut4(0)/lut(1)"names
D

LUT__44569efllogic"*

LUT__44569efl(0)/lut4(0)/lut(1)"names
D

LUT__44573efllogic"*

LUT__44573efl(0)/lut4(0)/lut(1)"names
D

LUT__44236efllogic"*

LUT__44236efl(0)/lut4(0)/lut(1)"names
D

LUT__44235efllogic"*

LUT__44235efl(0)/lut4(0)/lut(1)"names
D

LUT__44234efllogic"*

LUT__44234efl(0)/lut4(0)/lut(1)"names
D

LUT__44232efllogic"*

LUT__44232efl(0)/lut4(0)/lut(1)"names
D

LUT__44231efllogic"*

LUT__44231efl(0)/lut4(0)/lut(1)"names
D

LUT__44230efllogic"*

LUT__44230efl(0)/lut4(0)/lut(1)"names
D

LUT__44581efllogic"*

LUT__44581efl(0)/lut4(0)/lut(1)"names
D

LUT__44228efllogic"*

LUT__44228efl(0)/lut4(0)/lut(1)"names
D

LUT__44586efllogic"*

LUT__44586efl(0)/lut4(0)/lut(1)"names
D

LUT__44227efllogic"*

LUT__44227efl(0)/lut4(0)/lut(1)"names
D

LUT__44226efllogic"*

LUT__44226efl(0)/lut4(0)/lut(1)"names
D

LUT__44224efllogic"*

LUT__44224efl(0)/lut4(0)/lut(1)"names
D

LUT__44223efllogic"*

LUT__44223efl(0)/lut4(0)/lut(1)"names
D

LUT__44222efllogic"*

LUT__44222efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[91]ioinpad",
DdrCtrl_RDATA_0[91]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[69]iooutpad".
DdrCtrl_WDATA_0[69]io(0)/outpad(1)"output
D

LUT__44590efllogic"*

LUT__44590efl(0)/lut4(0)/lut(1)"names
D

LUT__44220efllogic"*

LUT__44220efl(0)/lut4(0)/lut(1)"names
D

LUT__44598efllogic"*

LUT__44598efl(0)/lut4(0)/lut(1)"names
D

LUT__44219efllogic"*

LUT__44219efl(0)/lut4(0)/lut(1)"names
D

LUT__44218efllogic"*

LUT__44218efl(0)/lut4(0)/lut(1)"names
D

LUT__44602efllogic"*

LUT__44602efl(0)/lut4(0)/lut(1)"names
D

LUT__44216efllogic"*

LUT__44216efl(0)/lut4(0)/lut(1)"names
D

LUT__44215efllogic"*

LUT__44215efl(0)/lut4(0)/lut(1)"names
D

LUT__44214efllogic"*

LUT__44214efl(0)/lut4(0)/lut(1)"names
D

LUT__44606efllogic"*

LUT__44606efl(0)/lut4(0)/lut(1)"names
D

LUT__44212efllogic"*

LUT__44212efl(0)/lut4(0)/lut(1)"names
D

LUT__44211efllogic"*

LUT__44211efl(0)/lut4(0)/lut(1)"names
D

LUT__44210efllogic"*

LUT__44210efl(0)/lut4(0)/lut(1)"names
D

LUT__44208efllogic"*

LUT__44208efl(0)/lut4(0)/lut(1)"names
D

LUT__44207efllogic"*

LUT__44207efl(0)/lut4(0)/lut(1)"names
D

LUT__44206efllogic"*

LUT__44206efl(0)/lut4(0)/lut(1)"names
D

LUT__44614efllogic"*

LUT__44614efl(0)/lut4(0)/lut(1)"names
D

LUT__44204efllogic"*

LUT__44204efl(0)/lut4(0)/lut(1)"names
D

LUT__44618efllogic"*

LUT__44618efl(0)/lut4(0)/lut(1)"names
D

LUT__44203efllogic"*

LUT__44203efl(0)/lut4(0)/lut(1)"names
D

LUT__44202efllogic"*

LUT__44202efl(0)/lut4(0)/lut(1)"names
D

LUT__44622efllogic"*

LUT__44622efl(0)/lut4(0)/lut(1)"names
D

LUT__44200efllogic"*

LUT__44200efl(0)/lut4(0)/lut(1)"names
D

LUT__44199efllogic"*

LUT__44199efl(0)/lut4(0)/lut(1)"names
D

LUT__44198efllogic"*

LUT__44198efl(0)/lut4(0)/lut(1)"names
D

LUT__44196efllogic"*

LUT__44196efl(0)/lut4(0)/lut(1)"names
D

LUT__44195efllogic"*

LUT__44195efl(0)/lut4(0)/lut(1)"names
D

LUT__44194efllogic"*

LUT__44194efl(0)/lut4(0)/lut(1)"names
D

LUT__44193efllogic"*

LUT__44193efl(0)/lut4(0)/lut(1)"names
D

LUT__44192efllogic"*

LUT__44192efl(0)/lut4(0)/lut(1)"names
D

LUT__44190efllogic"*

LUT__44190efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[92]ioinpad",
DdrCtrl_RDATA_0[92]io(0)/inpad(0)"input
D

LUT__44634efllogic"*

LUT__44634efl(0)/lut4(0)/lut(1)"names
D

LUT__44638efllogic"*

LUT__44638efl(0)/lut4(0)/lut(1)"names
D

LUT__44189efllogic"*

LUT__44189efl(0)/lut4(0)/lut(1)"names
D

LUT__44188efllogic"*

LUT__44188efl(0)/lut4(0)/lut(1)"names
D

LUT__44187efllogic"*

LUT__44187efl(0)/lut4(0)/lut(1)"names
D

LUT__44186efllogic"*

LUT__44186efl(0)/lut4(0)/lut(1)"names
D

LUT__44185efllogic"*

LUT__44185efl(0)/lut4(0)/lut(1)"names
D

LUT__44184efllogic"*

LUT__44184efl(0)/lut4(0)/lut(1)"names
D

LUT__44182efllogic"*

LUT__44182efl(0)/lut4(0)/lut(1)"names
D

LUT__44646efllogic"*

LUT__44646efl(0)/lut4(0)/lut(1)"names
D

LUT__44181efllogic"*

LUT__44181efl(0)/lut4(0)/lut(1)"names
D

LUT__44180efllogic"*

LUT__44180efl(0)/lut4(0)/lut(1)"names
D

LUT__44179efllogic"*

LUT__44179efl(0)/lut4(0)/lut(1)"names
D

LUT__44178efllogic"*

LUT__44178efl(0)/lut4(0)/lut(1)"names
D

LUT__44650efllogic"*

LUT__44650efl(0)/lut4(0)/lut(1)"names
D

LUT__44177efllogic"*

LUT__44177efl(0)/lut4(0)/lut(1)"names
D

LUT__44176efllogic"*

LUT__44176efl(0)/lut4(0)/lut(1)"names
D

LUT__44175efllogic"*

LUT__44175efl(0)/lut4(0)/lut(1)"names
D

LUT__44174efllogic"*

LUT__44174efl(0)/lut4(0)/lut(1)"names
D

LUT__44654efllogic"*

LUT__44654efl(0)/lut4(0)/lut(1)"names
D

LUT__44173efllogic"*

LUT__44173efl(0)/lut4(0)/lut(1)"names
D

LUT__44172efllogic"*

LUT__44172efl(0)/lut4(0)/lut(1)"names
D

LUT__44171efllogic"*

LUT__44171efl(0)/lut4(0)/lut(1)"names
D

LUT__44662efllogic"*

LUT__44662efl(0)/lut4(0)/lut(1)"names
D

LUT__44168efllogic"*

LUT__44168efl(0)/lut4(0)/lut(1)"names
D

LUT__44167efllogic"*

LUT__44167efl(0)/lut4(0)/lut(1)"names
D

LUT__44166efllogic"*

LUT__44166efl(0)/lut4(0)/lut(1)"names
D

LUT__44666efllogic"*

LUT__44666efl(0)/lut4(0)/lut(1)"names
D

LUT__44165efllogic"*

LUT__44165efl(0)/lut4(0)/lut(1)"names
D

LUT__44164efllogic"*

LUT__44164efl(0)/lut4(0)/lut(1)"names
D

LUT__44163efllogic"*

LUT__44163efl(0)/lut4(0)/lut(1)"names
D

LUT__44162efllogic"*

LUT__44162efl(0)/lut4(0)/lut(1)"names
D

LUT__44670efllogic"*

LUT__44670efl(0)/lut4(0)/lut(1)"names
D

LUT__44161efllogic"*

LUT__44161efl(0)/lut4(0)/lut(1)"names
D

LUT__44159efllogic"*

LUT__44159efl(0)/lut4(0)/lut(1)"names
D

LUT__44158efllogic"*

LUT__44158efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[93]ioinpad",
DdrCtrl_RDATA_0[93]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[70]iooutpad".
DdrCtrl_WDATA_0[70]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[204]iooutpad"/
DdrCtrl_WDATA_0[204]io(0)/outpad(1)"output
O
DdrCtrl_ASIZE_0[0]iooutpad"-
DdrCtrl_ASIZE_0[0]io(0)/outpad(1)"output
D

LUT__44678efllogic"*

LUT__44678efl(0)/lut4(0)/lut(1)"names
D

LUT__44682efllogic"*

LUT__44682efl(0)/lut4(0)/lut(1)"names
D

LUT__44157efllogic"*

LUT__44157efl(0)/lut4(0)/lut(1)"names
D

LUT__44156efllogic"*

LUT__44156efl(0)/lut4(0)/lut(1)"names
D

LUT__44155efllogic"*

LUT__44155efl(0)/lut4(0)/lut(1)"names
D

LUT__44154efllogic"*

LUT__44154efl(0)/lut4(0)/lut(1)"names
D

LUT__44686efllogic"*

LUT__44686efl(0)/lut4(0)/lut(1)"names
D

LUT__44153efllogic"*

LUT__44153efl(0)/lut4(0)/lut(1)"names
D

LUT__44152efllogic"*

LUT__44152efl(0)/lut4(0)/lut(1)"names
D

LUT__44151efllogic"*

LUT__44151efl(0)/lut4(0)/lut(1)"names
D

LUT__44150efllogic"*

LUT__44150efl(0)/lut4(0)/lut(1)"names
D

LUT__44149efllogic"*

LUT__44149efl(0)/lut4(0)/lut(1)"names
D

LUT__44148efllogic"*

LUT__44148efl(0)/lut4(0)/lut(1)"names
D

LUT__44147efllogic"*

LUT__44147efl(0)/lut4(0)/lut(1)"names
D

LUT__44146efllogic"*

LUT__44146efl(0)/lut4(0)/lut(1)"names
D

LUT__44694efllogic"*

LUT__44694efl(0)/lut4(0)/lut(1)"names
D

LUT__44145efllogic"*

LUT__44145efl(0)/lut4(0)/lut(1)"names
D

LUT__44144efllogic"*

LUT__44144efl(0)/lut4(0)/lut(1)"names
D

LUT__44143efllogic"*

LUT__44143efl(0)/lut4(0)/lut(1)"names
D

LUT__44142efllogic"*

LUT__44142efl(0)/lut4(0)/lut(1)"names
D

LUT__44698efllogic"*

LUT__44698efl(0)/lut4(0)/lut(1)"names
D

LUT__44702efllogic"*

LUT__44702efl(0)/lut4(0)/lut(1)"names
D

LUT__44141efllogic"*

LUT__44141efl(0)/lut4(0)/lut(1)"names
D

LUT__44140efllogic"*

LUT__44140efl(0)/lut4(0)/lut(1)"names
D

LUT__44139efllogic"*

LUT__44139efl(0)/lut4(0)/lut(1)"names
D

LUT__44138efllogic"*

LUT__44138efl(0)/lut4(0)/lut(1)"names
D

LUT__44137efllogic"*

LUT__44137efl(0)/lut4(0)/lut(1)"names
D

LUT__44136efllogic"*

LUT__44136efl(0)/lut4(0)/lut(1)"names
D

LUT__44135efllogic"*

LUT__44135efl(0)/lut4(0)/lut(1)"names
D

LUT__44134efllogic"*

LUT__44134efl(0)/lut4(0)/lut(1)"names
D

LUT__44133efllogic"*

LUT__44133efl(0)/lut4(0)/lut(1)"names
D

LUT__44132efllogic"*

LUT__44132efl(0)/lut4(0)/lut(1)"names
D

LUT__44131efllogic"*

LUT__44131efl(0)/lut4(0)/lut(1)"names
D

LUT__44130efllogic"*

LUT__44130efl(0)/lut4(0)/lut(1)"names
D

LUT__44714efllogic"*

LUT__44714efl(0)/lut4(0)/lut(1)"names
D

LUT__44129efllogic"*

LUT__44129efl(0)/lut4(0)/lut(1)"names
D

LUT__44128efllogic"*

LUT__44128efl(0)/lut4(0)/lut(1)"names
D

LUT__44127efllogic"*

LUT__44127efl(0)/lut4(0)/lut(1)"names
D

LUT__44126efllogic"*

LUT__44126efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[94]ioinpad",
DdrCtrl_RDATA_0[94]io(0)/inpad(0)"input
D

LUT__44718efllogic"*

LUT__44718efl(0)/lut4(0)/lut(1)"names
D

LUT__44125efllogic"*

LUT__44125efl(0)/lut4(0)/lut(1)"names
D

LUT__44124efllogic"*

LUT__44124efl(0)/lut4(0)/lut(1)"names
D

LUT__44123efllogic"*

LUT__44123efl(0)/lut4(0)/lut(1)"names
D

LUT__44122efllogic"*

LUT__44122efl(0)/lut4(0)/lut(1)"names
D

LUT__44726efllogic"*

LUT__44726efl(0)/lut4(0)/lut(1)"names
D

LUT__44121efllogic"*

LUT__44121efl(0)/lut4(0)/lut(1)"names
D

LUT__44120efllogic"*

LUT__44120efl(0)/lut4(0)/lut(1)"names
D

LUT__44119efllogic"*

LUT__44119efl(0)/lut4(0)/lut(1)"names
D

LUT__44118efllogic"*

LUT__44118efl(0)/lut4(0)/lut(1)"names
D

LUT__44730efllogic"*

LUT__44730efl(0)/lut4(0)/lut(1)"names
D

LUT__44117efllogic"*

LUT__44117efl(0)/lut4(0)/lut(1)"names
D

LUT__44116efllogic"*

LUT__44116efl(0)/lut4(0)/lut(1)"names
D

LUT__44734efllogic"*

LUT__44734efl(0)/lut4(0)/lut(1)"names
D

LUT__44115efllogic"*

LUT__44115efl(0)/lut4(0)/lut(1)"names
D

LUT__44114efllogic"*

LUT__44114efl(0)/lut4(0)/lut(1)"names
D

LUT__44113efllogic"*

LUT__44113efl(0)/lut4(0)/lut(1)"names
D

LUT__44112efllogic"*

LUT__44112efl(0)/lut4(0)/lut(1)"names
D

LUT__44111efllogic"*

LUT__44111efl(0)/lut4(0)/lut(1)"names
D

LUT__44110efllogic"*

LUT__44110efl(0)/lut4(0)/lut(1)"names
D

LUT__44109efllogic"*

LUT__44109efl(0)/lut4(0)/lut(1)"names
D

LUT__44108efllogic"*

LUT__44108efl(0)/lut4(0)/lut(1)"names
D

LUT__44107efllogic"*

LUT__44107efl(0)/lut4(0)/lut(1)"names
D

LUT__44106efllogic"*

LUT__44106efl(0)/lut4(0)/lut(1)"names
D

LUT__44746efllogic"*

LUT__44746efl(0)/lut4(0)/lut(1)"names
D

LUT__44105efllogic"*

LUT__44105efl(0)/lut4(0)/lut(1)"names
D

LUT__44104efllogic"*

LUT__44104efl(0)/lut4(0)/lut(1)"names
D

LUT__44103efllogic"*

LUT__44103efl(0)/lut4(0)/lut(1)"names
D

LUT__44102efllogic"*

LUT__44102efl(0)/lut4(0)/lut(1)"names
D

LUT__44750efllogic"*

LUT__44750efl(0)/lut4(0)/lut(1)"names
D

LUT__44101efllogic"*

LUT__44101efl(0)/lut4(0)/lut(1)"names
D

LUT__44100efllogic"*

LUT__44100efl(0)/lut4(0)/lut(1)"names
D

LUT__44099efllogic"*

LUT__44099efl(0)/lut4(0)/lut(1)"names
D

LUT__44098efllogic"*

LUT__44098efl(0)/lut4(0)/lut(1)"names
D

LUT__44097efllogic"*

LUT__44097efl(0)/lut4(0)/lut(1)"names
D

LUT__44096efllogic"*

LUT__44096efl(0)/lut4(0)/lut(1)"names
D

LUT__44095efllogic"*

LUT__44095efl(0)/lut4(0)/lut(1)"names
D

LUT__44094efllogic"*

LUT__44094efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[95]ioinpad",
DdrCtrl_RDATA_0[95]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[71]iooutpad".
DdrCtrl_WDATA_0[71]io(0)/outpad(1)"output
D

LUT__44758efllogic"*

LUT__44758efl(0)/lut4(0)/lut(1)"names
D

LUT__44762efllogic"*

LUT__44762efl(0)/lut4(0)/lut(1)"names
D

LUT__44093efllogic"*

LUT__44093efl(0)/lut4(0)/lut(1)"names
D

LUT__44092efllogic"*

LUT__44092efl(0)/lut4(0)/lut(1)"names
D

LUT__44091efllogic"*

LUT__44091efl(0)/lut4(0)/lut(1)"names
D

LUT__44090efllogic"*

LUT__44090efl(0)/lut4(0)/lut(1)"names
D

LUT__44089efllogic"*

LUT__44089efl(0)/lut4(0)/lut(1)"names
D

LUT__44088efllogic"*

LUT__44088efl(0)/lut4(0)/lut(1)"names
D

LUT__44087efllogic"*

LUT__44087efl(0)/lut4(0)/lut(1)"names
D

LUT__44086efllogic"*

LUT__44086efl(0)/lut4(0)/lut(1)"names
D

LUT__44774efllogic"*

LUT__44774efl(0)/lut4(0)/lut(1)"names
D

LUT__44085efllogic"*

LUT__44085efl(0)/lut4(0)/lut(1)"names
D

LUT__44084efllogic"*

LUT__44084efl(0)/lut4(0)/lut(1)"names
D

LUT__44083efllogic"*

LUT__44083efl(0)/lut4(0)/lut(1)"names
D

LUT__44082efllogic"*

LUT__44082efl(0)/lut4(0)/lut(1)"names
D

LUT__44778efllogic"*

LUT__44778efl(0)/lut4(0)/lut(1)"names
D

LUT__44081efllogic"*

LUT__44081efl(0)/lut4(0)/lut(1)"names
D

LUT__44080efllogic"*

LUT__44080efl(0)/lut4(0)/lut(1)"names
D

LUT__44079efllogic"*

LUT__44079efl(0)/lut4(0)/lut(1)"names
D

LUT__44078efllogic"*

LUT__44078efl(0)/lut4(0)/lut(1)"names
D

LUT__44782efllogic"*

LUT__44782efl(0)/lut4(0)/lut(1)"names
D

LUT__44077efllogic"*

LUT__44077efl(0)/lut4(0)/lut(1)"names
D

LUT__44076efllogic"*

LUT__44076efl(0)/lut4(0)/lut(1)"names
D

LUT__44075efllogic"*

LUT__44075efl(0)/lut4(0)/lut(1)"names
D

LUT__44074efllogic"*

LUT__44074efl(0)/lut4(0)/lut(1)"names
D

LUT__44073efllogic"*

LUT__44073efl(0)/lut4(0)/lut(1)"names
D

LUT__44072efllogic"*

LUT__44072efl(0)/lut4(0)/lut(1)"names
D

LUT__44071efllogic"*

LUT__44071efl(0)/lut4(0)/lut(1)"names
D

LUT__44070efllogic"*

LUT__44070efl(0)/lut4(0)/lut(1)"names
D

LUT__44790efllogic"*

LUT__44790efl(0)/lut4(0)/lut(1)"names
D

LUT__44794efllogic"*

LUT__44794efl(0)/lut4(0)/lut(1)"names
D

LUT__44069efllogic"*

LUT__44069efl(0)/lut4(0)/lut(1)"names
D

LUT__44068efllogic"*

LUT__44068efl(0)/lut4(0)/lut(1)"names
D

LUT__44067efllogic"*

LUT__44067efl(0)/lut4(0)/lut(1)"names
D

LUT__44066efllogic"*

LUT__44066efl(0)/lut4(0)/lut(1)"names
D

LUT__44064efllogic"*

LUT__44064efl(0)/lut4(0)/lut(1)"names
D

LUT__44063efllogic"*

LUT__44063efl(0)/lut4(0)/lut(1)"names
D

LUT__44062efllogic"*

LUT__44062efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[96]ioinpad",
DdrCtrl_RDATA_0[96]io(0)/inpad(0)"input
D

LUT__44061efllogic"*

LUT__44061efl(0)/lut4(0)/lut(1)"names
D

LUT__44060efllogic"*

LUT__44060efl(0)/lut4(0)/lut(1)"names
D

LUT__44806efllogic"*

LUT__44806efl(0)/lut4(0)/lut(1)"names
D

LUT__44059efllogic"*

LUT__44059efl(0)/lut4(0)/lut(1)"names
D

LUT__44058efllogic"*

LUT__44058efl(0)/lut4(0)/lut(1)"names
D

LUT__44810efllogic"*

LUT__44810efl(0)/lut4(0)/lut(1)"names
D

LUT__44057efllogic"*

LUT__44057efl(0)/lut4(0)/lut(1)"names
D

LUT__44056efllogic"*

LUT__44056efl(0)/lut4(0)/lut(1)"names
D

LUT__44055efllogic"*

LUT__44055efl(0)/lut4(0)/lut(1)"names
D

LUT__44054efllogic"*

LUT__44054efl(0)/lut4(0)/lut(1)"names
D

LUT__44814efllogic"*

LUT__44814efl(0)/lut4(0)/lut(1)"names
D

LUT__44053efllogic"*

LUT__44053efl(0)/lut4(0)/lut(1)"names
D

LUT__44052efllogic"*

LUT__44052efl(0)/lut4(0)/lut(1)"names
D

LUT__44051efllogic"*

LUT__44051efl(0)/lut4(0)/lut(1)"names
D

LUT__44050efllogic"*

LUT__44050efl(0)/lut4(0)/lut(1)"names
D

LUT__44049efllogic"*

LUT__44049efl(0)/lut4(0)/lut(1)"names
D

LUT__44048efllogic"*

LUT__44048efl(0)/lut4(0)/lut(1)"names
D

LUT__44047efllogic"*

LUT__44047efl(0)/lut4(0)/lut(1)"names
D

LUT__44046efllogic"*

LUT__44046efl(0)/lut4(0)/lut(1)"names
D

LUT__44822efllogic"*

LUT__44822efl(0)/lut4(0)/lut(1)"names
D

LUT__44045efllogic"*

LUT__44045efl(0)/lut4(0)/lut(1)"names
D

LUT__44044efllogic"*

LUT__44044efl(0)/lut4(0)/lut(1)"names
D

LUT__44043efllogic"*

LUT__44043efl(0)/lut4(0)/lut(1)"names
D

LUT__44042efllogic"*

LUT__44042efl(0)/lut4(0)/lut(1)"names
D

LUT__44041efllogic"*

LUT__44041efl(0)/lut4(0)/lut(1)"names
D

LUT__44040efllogic"*

LUT__44040efl(0)/lut4(0)/lut(1)"names
D

LUT__44039efllogic"*

LUT__44039efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[97]ioinpad",
DdrCtrl_RDATA_0[97]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[72]iooutpad".
DdrCtrl_WDATA_0[72]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[205]iooutpad"/
DdrCtrl_WDATA_0[205]io(0)/outpad(1)"output
D

LUT__44854efllogic"*

LUT__44854efl(0)/lut4(0)/lut(1)"names
D

LUT__44858efllogic"*

LUT__44858efl(0)/lut4(0)/lut(1)"names
D

LUT__44862efllogic"*

LUT__44862efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[98]ioinpad",
DdrCtrl_RDATA_0[98]io(0)/inpad(0)"input
D

LUT__44937efllogic"*

LUT__44937efl(0)/lut4(0)/lut(1)"names
D

LUT__43975efllogic"*

LUT__43975efl(0)/lut4(0)/lut(1)"names
D

LUT__43974efllogic"*

LUT__43974efl(0)/lut4(0)/lut(1)"names
É
)AUX_ADD_CO_M__U1_DdrTest/sub_64/add_2/i12efl
arithmetic"E
)AUX_ADD_CO_M__U1_DdrTest/sub_64/add_2/i12efl(0)/adder(1)"EFX_ADD
D

LUT__43973efllogic"*

LUT__43973efl(0)/lut4(0)/lut(1)"names
D

LUT__43972efllogic"*

LUT__43972efl(0)/lut4(0)/lut(1)"names
D

LUT__43971efllogic"*

LUT__43971efl(0)/lut4(0)/lut(1)"names
D

LUT__43970efllogic"*

LUT__43970efl(0)/lut4(0)/lut(1)"names
ô
4AUX_ADD_CO_MU__U1_DdrTest/U1_DdrWrDataGen/add_711/i5eft
arithmetic"P
4AUX_ADD_CO_MU__U1_DdrTest/U1_DdrWrDataGen/add_711/i5eft(0)/adder(1)"EFX_ADD
D

LUT__43969efllogic"*

LUT__43969efl(0)/lut4(0)/lut(1)"names
D

LUT__43968efllogic"*

LUT__43968efl(0)/lut4(0)/lut(1)"names
D

LUT__43967efllogic"*

LUT__43967efl(0)/lut4(0)/lut(1)"names
D

LUT__43966efllogic"*

LUT__43966efl(0)/lut4(0)/lut(1)"names
N
DdrCtrl_RDATA_0[99]ioinpad",
DdrCtrl_RDATA_0[99]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[73]iooutpad".
DdrCtrl_WDATA_0[73]io(0)/outpad(1)"output
Ö
*AUX_ADD_CO_M__U1_DdrTest/sub_125/add_2/i12efl
arithmetic"F
*AUX_ADD_CO_M__U1_DdrTest/sub_125/add_2/i12efl(0)/adder(1)"EFX_ADD
D

LUT__43965efllogic"*

LUT__43965efl(0)/lut4(0)/lut(1)"names
D

LUT__43964efllogic"*

LUT__43964efl(0)/lut4(0)/lut(1)"names
D

LUT__43963efllogic"*

LUT__43963efl(0)/lut4(0)/lut(1)"names
D

LUT__43962efllogic"*

LUT__43962efl(0)/lut4(0)/lut(1)"names
°
8AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i2efl
arithmetic"T
8AUX_ADD_CI__edb_top_inst/Axi/la_biu_inst/sub_22/add_2/i2efl(0)/adder(1)"EFX_ADD
D

LUT__43961efllogic"*

LUT__43961efl(0)/lut4(0)/lut(1)"names
D

LUT__43960efllogic"*

LUT__43960efl(0)/lut4(0)/lut(1)"names
D

LUT__43959efllogic"*

LUT__43959efl(0)/lut4(0)/lut(1)"names
D

LUT__43958efllogic"*

LUT__43958efl(0)/lut4(0)/lut(1)"names
â
,AUX_ADD_CI__U2_DdrTestStatis/sub_63/add_2/i1efl
arithmetic"H
,AUX_ADD_CI__U2_DdrTestStatis/sub_63/add_2/i1efl(0)/adder(1)"EFX_ADD
D

LUT__43957efllogic"*

LUT__43957efl(0)/lut4(0)/lut(1)"names
D

LUT__43956efllogic"*

LUT__43956efl(0)/lut4(0)/lut(1)"names
ó
3AUX_ADD_CI__U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i1eft
arithmetic"O
3AUX_ADD_CI__U1_DdrTest/U2_DdrRdCtrl/sub_29/add_2/i1eft(0)/adder(1)"EFX_ADD
D

LUT__43955efllogic"*

LUT__43955efl(0)/lut4(0)/lut(1)"names
D

LUT__43954efllogic"*

LUT__43954efl(0)/lut4(0)/lut(1)"names
D

LUT__43953efllogic"*

LUT__43953efl(0)/lut4(0)/lut(1)"names
D

LUT__43952efllogic"*

LUT__43952efl(0)/lut4(0)/lut(1)"names
}
&AUX_ADD_CI__U1_DdrTest/sub_40/add_2/i1efl
arithmetic"B
&AUX_ADD_CI__U1_DdrTest/sub_40/add_2/i1efl(0)/adder(1)"EFX_ADD
D

LUT__43948efllogic"*

LUT__43948efl(0)/lut4(0)/lut(1)"names
D

LUT__43947efllogic"*

LUT__43947efl(0)/lut4(0)/lut(1)"names
D

LUT__43946efllogic"*

LUT__43946efl(0)/lut4(0)/lut(1)"names
D

LUT__43945efllogic"*

LUT__43945efl(0)/lut4(0)/lut(1)"names
D

LUT__43944efllogic"*

LUT__43944efl(0)/lut4(0)/lut(1)"names
D

LUT__43943efllogic"*

LUT__43943efl(0)/lut4(0)/lut(1)"names
D

LUT__43942efllogic"*

LUT__43942efl(0)/lut4(0)/lut(1)"names
D

LUT__53907efllogic"*

LUT__53907efl(0)/lut4(0)/lut(1)"names
D

LUT__43941efllogic"*

LUT__43941efl(0)/lut4(0)/lut(1)"names
D

LUT__43940efllogic"*

LUT__43940efl(0)/lut4(0)/lut(1)"names
D

LUT__43939efllogic"*

LUT__43939efl(0)/lut4(0)/lut(1)"names
D

LUT__43938efllogic"*

LUT__43938efl(0)/lut4(0)/lut(1)"names
D

LUT__43937efllogic"*

LUT__43937efl(0)/lut4(0)/lut(1)"names
D

LUT__43936efllogic"*

LUT__43936efl(0)/lut4(0)/lut(1)"names
D

LUT__43935efllogic"*

LUT__43935efl(0)/lut4(0)/lut(1)"names
D

LUT__43934efllogic"*

LUT__43934efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[100]ioinpad"-
DdrCtrl_RDATA_0[100]io(0)/inpad(0)"input
D

LUT__53915efllogic"*

LUT__53915efl(0)/lut4(0)/lut(1)"names
D

LUT__53919efllogic"*

LUT__53919efl(0)/lut4(0)/lut(1)"names
D

LUT__43933efllogic"*

LUT__43933efl(0)/lut4(0)/lut(1)"names
D

LUT__43932efllogic"*

LUT__43932efl(0)/lut4(0)/lut(1)"names
D

LUT__43931efllogic"*

LUT__43931efl(0)/lut4(0)/lut(1)"names
D

LUT__43930efllogic"*

LUT__43930efl(0)/lut4(0)/lut(1)"names
D

LUT__53923efllogic"*

LUT__53923efl(0)/lut4(0)/lut(1)"names
D

LUT__43929efllogic"*

LUT__43929efl(0)/lut4(0)/lut(1)"names
D

LUT__43928efllogic"*

LUT__43928efl(0)/lut4(0)/lut(1)"names
D

LUT__43927efllogic"*

LUT__43927efl(0)/lut4(0)/lut(1)"names
D

LUT__43926efllogic"*

LUT__43926efl(0)/lut4(0)/lut(1)"names
D

LUT__43925efllogic"*

LUT__43925efl(0)/lut4(0)/lut(1)"names
D

LUT__43924efllogic"*

LUT__43924efl(0)/lut4(0)/lut(1)"names
D

LUT__53931efllogic"*

LUT__53931efl(0)/lut4(0)/lut(1)"names
D

LUT__43923efllogic"*

LUT__43923efl(0)/lut4(0)/lut(1)"names
D

LUT__43922efllogic"*

LUT__43922efl(0)/lut4(0)/lut(1)"names
D

LUT__43921efllogic"*

LUT__43921efl(0)/lut4(0)/lut(1)"names
D

LUT__43920efllogic"*

LUT__43920efl(0)/lut4(0)/lut(1)"names
D

LUT__43919efllogic"*

LUT__43919efl(0)/lut4(0)/lut(1)"names
D

LUT__43918efllogic"*

LUT__43918efl(0)/lut4(0)/lut(1)"names
D

LUT__53935efllogic"*

LUT__53935efl(0)/lut4(0)/lut(1)"names
D

LUT__53939efllogic"*

LUT__53939efl(0)/lut4(0)/lut(1)"names
D

LUT__43917efllogic"*

LUT__43917efl(0)/lut4(0)/lut(1)"names
D

LUT__43916efllogic"*

LUT__43916efl(0)/lut4(0)/lut(1)"names
D

LUT__43915efllogic"*

LUT__43915efl(0)/lut4(0)/lut(1)"names
D

LUT__43914efllogic"*

LUT__43914efl(0)/lut4(0)/lut(1)"names
D

LUT__43913efllogic"*

LUT__43913efl(0)/lut4(0)/lut(1)"names
D

LUT__43912efllogic"*

LUT__43912efl(0)/lut4(0)/lut(1)"names
D

LUT__43911efllogic"*

LUT__43911efl(0)/lut4(0)/lut(1)"names
D

LUT__43910efllogic"*

LUT__43910efl(0)/lut4(0)/lut(1)"names
D

LUT__43909efllogic"*

LUT__43909efl(0)/lut4(0)/lut(1)"names
D

LUT__43908efllogic"*

LUT__43908efl(0)/lut4(0)/lut(1)"names
D

LUT__53951efllogic"*

LUT__53951efl(0)/lut4(0)/lut(1)"names
D

LUT__43907efllogic"*

LUT__43907efl(0)/lut4(0)/lut(1)"names
D

LUT__43906efllogic"*

LUT__43906efl(0)/lut4(0)/lut(1)"names
D

LUT__43905efllogic"*

LUT__43905efl(0)/lut4(0)/lut(1)"names
D

LUT__43904efllogic"*

LUT__43904efl(0)/lut4(0)/lut(1)"names
D

LUT__43903efllogic"*

LUT__43903efl(0)/lut4(0)/lut(1)"names
D

LUT__43902efllogic"*

LUT__43902efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[101]ioinpad"-
DdrCtrl_RDATA_0[101]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[74]iooutpad".
DdrCtrl_WDATA_0[74]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[206]iooutpad"/
DdrCtrl_WDATA_0[206]io(0)/outpad(1)"output
O
DdrCtrl_ASIZE_0[1]iooutpad"-
DdrCtrl_ASIZE_0[1]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[23]iooutpad".
DdrCtrl_AADDR_0[23]io(0)/outpad(1)"output
D

LUT__53955efllogic"*

LUT__53955efl(0)/lut4(0)/lut(1)"names
D

LUT__53963efllogic"*

LUT__53963efl(0)/lut4(0)/lut(1)"names
D

LUT__43901efllogic"*

LUT__43901efl(0)/lut4(0)/lut(1)"names
D

LUT__43900efllogic"*

LUT__43900efl(0)/lut4(0)/lut(1)"names
D

LUT__53967efllogic"*

LUT__53967efl(0)/lut4(0)/lut(1)"names
D

LUT__43899efllogic"*

LUT__43899efl(0)/lut4(0)/lut(1)"names
D

LUT__43898efllogic"*

LUT__43898efl(0)/lut4(0)/lut(1)"names
D

LUT__53971efllogic"*

LUT__53971efl(0)/lut4(0)/lut(1)"names
D

LUT__53979efllogic"*

LUT__53979efl(0)/lut4(0)/lut(1)"names
D

LUT__53983efllogic"*

LUT__53983efl(0)/lut4(0)/lut(1)"names
D

LUT__53987efllogic"*

LUT__53987efl(0)/lut4(0)/lut(1)"names
D

LUT__53995efllogic"*

LUT__53995efl(0)/lut4(0)/lut(1)"names
D

LUT__53999efllogic"*

LUT__53999efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[102]ioinpad"-
DdrCtrl_RDATA_0[102]io(0)/inpad(0)"input
D

LUT__54003efllogic"*

LUT__54003efl(0)/lut4(0)/lut(1)"names
D

LUT__54011efllogic"*

LUT__54011efl(0)/lut4(0)/lut(1)"names
D

LUT__54015efllogic"*

LUT__54015efl(0)/lut4(0)/lut(1)"names
D

LUT__54019efllogic"*

LUT__54019efl(0)/lut4(0)/lut(1)"names
D

LUT__54027efllogic"*

LUT__54027efl(0)/lut4(0)/lut(1)"names
D

LUT__54031efllogic"*

LUT__54031efl(0)/lut4(0)/lut(1)"names
D

LUT__54035efllogic"*

LUT__54035efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[103]ioinpad"-
DdrCtrl_RDATA_0[103]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[75]iooutpad".
DdrCtrl_WDATA_0[75]io(0)/outpad(1)"output
D

LUT__54043efllogic"*

LUT__54043efl(0)/lut4(0)/lut(1)"names
D

LUT__54047efllogic"*

LUT__54047efl(0)/lut4(0)/lut(1)"names
D

LUT__54051efllogic"*

LUT__54051efl(0)/lut4(0)/lut(1)"names
D

LUT__43833efllogic"*

LUT__43833efl(0)/lut4(0)/lut(1)"names
D

LUT__43832efllogic"*

LUT__43832efl(0)/lut4(0)/lut(1)"names
D

LUT__43831efllogic"*

LUT__43831efl(0)/lut4(0)/lut(1)"names
D

LUT__43830efllogic"*

LUT__43830efl(0)/lut4(0)/lut(1)"names
D

LUT__43829efllogic"*

LUT__43829efl(0)/lut4(0)/lut(1)"names
D

LUT__43828efllogic"*

LUT__43828efl(0)/lut4(0)/lut(1)"names
D

LUT__54059efllogic"*

LUT__54059efl(0)/lut4(0)/lut(1)"names
D

LUT__43827efllogic"*

LUT__43827efl(0)/lut4(0)/lut(1)"names
D

LUT__43826efllogic"*

LUT__43826efl(0)/lut4(0)/lut(1)"names
D

LUT__43825efllogic"*

LUT__43825efl(0)/lut4(0)/lut(1)"names
D

LUT__43824efllogic"*

LUT__43824efl(0)/lut4(0)/lut(1)"names
D

LUT__43823efllogic"*

LUT__43823efl(0)/lut4(0)/lut(1)"names
D

LUT__43822efllogic"*

LUT__43822efl(0)/lut4(0)/lut(1)"names
D

LUT__54063efllogic"*

LUT__54063efl(0)/lut4(0)/lut(1)"names
D

LUT__54067efllogic"*

LUT__54067efl(0)/lut4(0)/lut(1)"names
D

LUT__43821efllogic"*

LUT__43821efl(0)/lut4(0)/lut(1)"names
D

LUT__43820efllogic"*

LUT__43820efl(0)/lut4(0)/lut(1)"names
D

LUT__43819efllogic"*

LUT__43819efl(0)/lut4(0)/lut(1)"names
D

LUT__43818efllogic"*

LUT__43818efl(0)/lut4(0)/lut(1)"names
D

LUT__43817efllogic"*

LUT__43817efl(0)/lut4(0)/lut(1)"names
D

LUT__43816efllogic"*

LUT__43816efl(0)/lut4(0)/lut(1)"names
D

LUT__43815efllogic"*

LUT__43815efl(0)/lut4(0)/lut(1)"names
D

LUT__43814efllogic"*

LUT__43814efl(0)/lut4(0)/lut(1)"names
D

LUT__54075efllogic"*

LUT__54075efl(0)/lut4(0)/lut(1)"names
D

LUT__43813efllogic"*

LUT__43813efl(0)/lut4(0)/lut(1)"names
D

LUT__43812efllogic"*

LUT__43812efl(0)/lut4(0)/lut(1)"names
D

LUT__54079efllogic"*

LUT__54079efl(0)/lut4(0)/lut(1)"names
D

LUT__43811efllogic"*

LUT__43811efl(0)/lut4(0)/lut(1)"names
D

LUT__43810efllogic"*

LUT__43810efl(0)/lut4(0)/lut(1)"names
D

LUT__43807efllogic"*

LUT__43807efl(0)/lut4(0)/lut(1)"names
D

LUT__43806efllogic"*

LUT__43806efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[104]ioinpad"-
DdrCtrl_RDATA_0[104]io(0)/inpad(0)"input
D

LUT__54083efllogic"*

LUT__54083efl(0)/lut4(0)/lut(1)"names
D

LUT__43805efllogic"*

LUT__43805efl(0)/lut4(0)/lut(1)"names
D

LUT__43804efllogic"*

LUT__43804efl(0)/lut4(0)/lut(1)"names
D

LUT__43802efllogic"*

LUT__43802efl(0)/lut4(0)/lut(1)"names
D

LUT__54091efllogic"*

LUT__54091efl(0)/lut4(0)/lut(1)"names
D

LUT__43801efllogic"*

LUT__43801efl(0)/lut4(0)/lut(1)"names
D

LUT__43800efllogic"*

LUT__43800efl(0)/lut4(0)/lut(1)"names
D

LUT__43799efllogic"*

LUT__43799efl(0)/lut4(0)/lut(1)"names
D

LUT__43798efllogic"*

LUT__43798efl(0)/lut4(0)/lut(1)"names
D

LUT__54095efllogic"*

LUT__54095efl(0)/lut4(0)/lut(1)"names
D

LUT__54099efllogic"*

LUT__54099efl(0)/lut4(0)/lut(1)"names
D

LUT__43797efllogic"*

LUT__43797efl(0)/lut4(0)/lut(1)"names
D

LUT__43796efllogic"*

LUT__43796efl(0)/lut4(0)/lut(1)"names
D

LUT__43795efllogic"*

LUT__43795efl(0)/lut4(0)/lut(1)"names
D

LUT__43794efllogic"*

LUT__43794efl(0)/lut4(0)/lut(1)"names
D

LUT__43793efllogic"*

LUT__43793efl(0)/lut4(0)/lut(1)"names
D

LUT__43792efllogic"*

LUT__43792efl(0)/lut4(0)/lut(1)"names
D

LUT__43791efllogic"*

LUT__43791efl(0)/lut4(0)/lut(1)"names
D

LUT__43790efllogic"*

LUT__43790efl(0)/lut4(0)/lut(1)"names
D

LUT__54107efllogic"*

LUT__54107efl(0)/lut4(0)/lut(1)"names
D

LUT__43789efllogic"*

LUT__43789efl(0)/lut4(0)/lut(1)"names
D

LUT__43788efllogic"*

LUT__43788efl(0)/lut4(0)/lut(1)"names
D

LUT__43787efllogic"*

LUT__43787efl(0)/lut4(0)/lut(1)"names
D

LUT__43786efllogic"*

LUT__43786efl(0)/lut4(0)/lut(1)"names
D

LUT__54111efllogic"*

LUT__54111efl(0)/lut4(0)/lut(1)"names
D

LUT__43785efllogic"*

LUT__43785efl(0)/lut4(0)/lut(1)"names
D

LUT__43784efllogic"*

LUT__43784efl(0)/lut4(0)/lut(1)"names
D

LUT__43783efllogic"*

LUT__43783efl(0)/lut4(0)/lut(1)"names
D

LUT__43782efllogic"*

LUT__43782efl(0)/lut4(0)/lut(1)"names
D

LUT__54115efllogic"*

LUT__54115efl(0)/lut4(0)/lut(1)"names
D

LUT__43781efllogic"*

LUT__43781efl(0)/lut4(0)/lut(1)"names
D

LUT__43780efllogic"*

LUT__43780efl(0)/lut4(0)/lut(1)"names
D

LUT__43779efllogic"*

LUT__43779efl(0)/lut4(0)/lut(1)"names
D

LUT__43778efllogic"*

LUT__43778efl(0)/lut4(0)/lut(1)"names
D

LUT__43777efllogic"*

LUT__43777efl(0)/lut4(0)/lut(1)"names
D

LUT__43776efllogic"*

LUT__43776efl(0)/lut4(0)/lut(1)"names
D

LUT__43775efllogic"*

LUT__43775efl(0)/lut4(0)/lut(1)"names
D

LUT__43774efllogic"*

LUT__43774efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[105]ioinpad"-
DdrCtrl_RDATA_0[105]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[76]iooutpad".
DdrCtrl_WDATA_0[76]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[207]iooutpad"/
DdrCtrl_WDATA_0[207]io(0)/outpad(1)"output
D

LUT__54123efllogic"*

LUT__54123efl(0)/lut4(0)/lut(1)"names
D

LUT__54127efllogic"*

LUT__54127efl(0)/lut4(0)/lut(1)"names
D

LUT__54131efllogic"*

LUT__54131efl(0)/lut4(0)/lut(1)"names
D

LUT__43773efllogic"*

LUT__43773efl(0)/lut4(0)/lut(1)"names
D

LUT__43772efllogic"*

LUT__43772efl(0)/lut4(0)/lut(1)"names
D

LUT__43771efllogic"*

LUT__43771efl(0)/lut4(0)/lut(1)"names
D

LUT__43770efllogic"*

LUT__43770efl(0)/lut4(0)/lut(1)"names
D

LUT__43769efllogic"*

LUT__43769efl(0)/lut4(0)/lut(1)"names
D

LUT__43768efllogic"*

LUT__43768efl(0)/lut4(0)/lut(1)"names
D

LUT__43767efllogic"*

LUT__43767efl(0)/lut4(0)/lut(1)"names
D

LUT__43766efllogic"*

LUT__43766efl(0)/lut4(0)/lut(1)"names
D

LUT__54139efllogic"*

LUT__54139efl(0)/lut4(0)/lut(1)"names
D

LUT__43765efllogic"*

LUT__43765efl(0)/lut4(0)/lut(1)"names
D

LUT__43764efllogic"*

LUT__43764efl(0)/lut4(0)/lut(1)"names
D

LUT__54143efllogic"*

LUT__54143efl(0)/lut4(0)/lut(1)"names
D

LUT__43763efllogic"*

LUT__43763efl(0)/lut4(0)/lut(1)"names
D

LUT__43762efllogic"*

LUT__43762efl(0)/lut4(0)/lut(1)"names
D

LUT__43761efllogic"*

LUT__43761efl(0)/lut4(0)/lut(1)"names
D

LUT__43760efllogic"*

LUT__43760efl(0)/lut4(0)/lut(1)"names
D

LUT__43759efllogic"*

LUT__43759efl(0)/lut4(0)/lut(1)"names
D

LUT__43758efllogic"*

LUT__43758efl(0)/lut4(0)/lut(1)"names
D

LUT__54147efllogic"*

LUT__54147efl(0)/lut4(0)/lut(1)"names
D

LUT__43757efllogic"*

LUT__43757efl(0)/lut4(0)/lut(1)"names
D

LUT__43756efllogic"*

LUT__43756efl(0)/lut4(0)/lut(1)"names
D

LUT__43755efllogic"*

LUT__43755efl(0)/lut4(0)/lut(1)"names
D

LUT__43754efllogic"*

LUT__43754efl(0)/lut4(0)/lut(1)"names
D

LUT__54155efllogic"*

LUT__54155efl(0)/lut4(0)/lut(1)"names
D

LUT__43751efllogic"*

LUT__43751efl(0)/lut4(0)/lut(1)"names
D

LUT__43750efllogic"*

LUT__43750efl(0)/lut4(0)/lut(1)"names
D

LUT__54159efllogic"*

LUT__54159efl(0)/lut4(0)/lut(1)"names
D

LUT__43749efllogic"*

LUT__43749efl(0)/lut4(0)/lut(1)"names
D

LUT__54163efllogic"*

LUT__54163efl(0)/lut4(0)/lut(1)"names
D

LUT__43743efllogic"*

LUT__43743efl(0)/lut4(0)/lut(1)"names
D

LUT__43742efllogic"*

LUT__43742efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[106]ioinpad"-
DdrCtrl_RDATA_0[106]io(0)/inpad(0)"input
D

LUT__54171efllogic"*

LUT__54171efl(0)/lut4(0)/lut(1)"names
D

LUT__43741efllogic"*

LUT__43741efl(0)/lut4(0)/lut(1)"names
D

LUT__54175efllogic"*

LUT__54175efl(0)/lut4(0)/lut(1)"names
D

LUT__43735efllogic"*

LUT__43735efl(0)/lut4(0)/lut(1)"names
D

LUT__43734efllogic"*

LUT__43734efl(0)/lut4(0)/lut(1)"names
D

LUT__54179efllogic"*

LUT__54179efl(0)/lut4(0)/lut(1)"names
D

LUT__43733efllogic"*

LUT__43733efl(0)/lut4(0)/lut(1)"names
D

LUT__43727efllogic"*

LUT__43727efl(0)/lut4(0)/lut(1)"names
D

LUT__43726efllogic"*

LUT__43726efl(0)/lut4(0)/lut(1)"names
D

LUT__54191efllogic"*

LUT__54191efl(0)/lut4(0)/lut(1)"names
D

LUT__43725efllogic"*

LUT__43725efl(0)/lut4(0)/lut(1)"names
D

LUT__54195efllogic"*

LUT__54195efl(0)/lut4(0)/lut(1)"names
D

LUT__43719efllogic"*

LUT__43719efl(0)/lut4(0)/lut(1)"names
D

LUT__43718efllogic"*

LUT__43718efl(0)/lut4(0)/lut(1)"names
D

LUT__43717efllogic"*

LUT__43717efl(0)/lut4(0)/lut(1)"names
D

LUT__54203efllogic"*

LUT__54203efl(0)/lut4(0)/lut(1)"names
D

LUT__43711efllogic"*

LUT__43711efl(0)/lut4(0)/lut(1)"names
D

LUT__43710efllogic"*

LUT__43710efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[107]ioinpad"-
DdrCtrl_RDATA_0[107]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[77]iooutpad".
DdrCtrl_WDATA_0[77]io(0)/outpad(1)"output
D

LUT__54211efllogic"*

LUT__54211efl(0)/lut4(0)/lut(1)"names
D

LUT__43709efllogic"*

LUT__43709efl(0)/lut4(0)/lut(1)"names
D

LUT__54219efllogic"*

LUT__54219efl(0)/lut4(0)/lut(1)"names
D

LUT__43703efllogic"*

LUT__43703efl(0)/lut4(0)/lut(1)"names
D

LUT__43702efllogic"*

LUT__43702efl(0)/lut4(0)/lut(1)"names
D

LUT__54223efllogic"*

LUT__54223efl(0)/lut4(0)/lut(1)"names
D

LUT__43701efllogic"*

LUT__43701efl(0)/lut4(0)/lut(1)"names
D

LUT__54227efllogic"*

LUT__54227efl(0)/lut4(0)/lut(1)"names
D

LUT__43695efllogic"*

LUT__43695efl(0)/lut4(0)/lut(1)"names
D

LUT__43694efllogic"*

LUT__43694efl(0)/lut4(0)/lut(1)"names
D

LUT__43693efllogic"*

LUT__43693efl(0)/lut4(0)/lut(1)"names
D

LUT__54235efllogic"*

LUT__54235efl(0)/lut4(0)/lut(1)"names
D

LUT__54239efllogic"*

LUT__54239efl(0)/lut4(0)/lut(1)"names
D

LUT__43687efllogic"*

LUT__43687efl(0)/lut4(0)/lut(1)"names
D

LUT__43686efllogic"*

LUT__43686efl(0)/lut4(0)/lut(1)"names
D

LUT__54243efllogic"*

LUT__54243efl(0)/lut4(0)/lut(1)"names
D

LUT__43685efllogic"*

LUT__43685efl(0)/lut4(0)/lut(1)"names
D

LUT__43679efllogic"*

LUT__43679efl(0)/lut4(0)/lut(1)"names
D

LUT__43678efllogic"*

LUT__43678efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[108]ioinpad"-
DdrCtrl_RDATA_0[108]io(0)/inpad(0)"input
D

LUT__54251efllogic"*

LUT__54251efl(0)/lut4(0)/lut(1)"names
D

LUT__54255efllogic"*

LUT__54255efl(0)/lut4(0)/lut(1)"names
D

LUT__43677efllogic"*

LUT__43677efl(0)/lut4(0)/lut(1)"names
D

LUT__43671efllogic"*

LUT__43671efl(0)/lut4(0)/lut(1)"names
D

LUT__43670efllogic"*

LUT__43670efl(0)/lut4(0)/lut(1)"names
D

LUT__43669efllogic"*

LUT__43669efl(0)/lut4(0)/lut(1)"names
D

LUT__54267efllogic"*

LUT__54267efl(0)/lut4(0)/lut(1)"names
D

LUT__43663efllogic"*

LUT__43663efl(0)/lut4(0)/lut(1)"names
D

LUT__43662efllogic"*

LUT__43662efl(0)/lut4(0)/lut(1)"names
D

LUT__54271efllogic"*

LUT__54271efl(0)/lut4(0)/lut(1)"names
D

LUT__54275efllogic"*

LUT__54275efl(0)/lut4(0)/lut(1)"names
D

LUT__43661efllogic"*

LUT__43661efl(0)/lut4(0)/lut(1)"names
D

LUT__43655efllogic"*

LUT__43655efl(0)/lut4(0)/lut(1)"names
D

LUT__43654efllogic"*

LUT__43654efl(0)/lut4(0)/lut(1)"names
D

LUT__54283efllogic"*

LUT__54283efl(0)/lut4(0)/lut(1)"names
D

LUT__43653efllogic"*

LUT__43653efl(0)/lut4(0)/lut(1)"names
D

LUT__54287efllogic"*

LUT__54287efl(0)/lut4(0)/lut(1)"names
D

LUT__43647efllogic"*

LUT__43647efl(0)/lut4(0)/lut(1)"names
D

LUT__43646efllogic"*

LUT__43646efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[109]ioinpad"-
DdrCtrl_RDATA_0[109]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[78]iooutpad".
DdrCtrl_WDATA_0[78]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[208]iooutpad"/
DdrCtrl_WDATA_0[208]io(0)/outpad(1)"output
O
DdrCtrl_ASIZE_0[2]iooutpad"-
DdrCtrl_ASIZE_0[2]io(0)/outpad(1)"output
D

LUT__54291efllogic"*

LUT__54291efl(0)/lut4(0)/lut(1)"names
D

LUT__54299efllogic"*

LUT__54299efl(0)/lut4(0)/lut(1)"names
D

LUT__43645efllogic"*

LUT__43645efl(0)/lut4(0)/lut(1)"names
D

LUT__54303efllogic"*

LUT__54303efl(0)/lut4(0)/lut(1)"names
D

LUT__54307efllogic"*

LUT__54307efl(0)/lut4(0)/lut(1)"names
D

LUT__54315efllogic"*

LUT__54315efl(0)/lut4(0)/lut(1)"names
D

LUT__54319efllogic"*

LUT__54319efl(0)/lut4(0)/lut(1)"names
D

LUT__54323efllogic"*

LUT__54323efl(0)/lut4(0)/lut(1)"names
D

LUT__43625efllogic"*

LUT__43625efl(0)/lut4(0)/lut(1)"names
D

LUT__43624efllogic"*

LUT__43624efl(0)/lut4(0)/lut(1)"names
D

LUT__43623efllogic"*

LUT__43623efl(0)/lut4(0)/lut(1)"names
D

LUT__43622efllogic"*

LUT__43622efl(0)/lut4(0)/lut(1)"names
D

LUT__43621efllogic"*

LUT__43621efl(0)/lut4(0)/lut(1)"names
D

LUT__43620efllogic"*

LUT__43620efl(0)/lut4(0)/lut(1)"names
D

LUT__43619efllogic"*

LUT__43619efl(0)/lut4(0)/lut(1)"names
D

LUT__43618efllogic"*

LUT__43618efl(0)/lut4(0)/lut(1)"names
D

LUT__54331efllogic"*

LUT__54331efl(0)/lut4(0)/lut(1)"names
D

LUT__43615efllogic"*

LUT__43615efl(0)/lut4(0)/lut(1)"names
D

LUT__43614efllogic"*

LUT__43614efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[110]ioinpad"-
DdrCtrl_RDATA_0[110]io(0)/inpad(0)"input
D

LUT__54335efllogic"*

LUT__54335efl(0)/lut4(0)/lut(1)"names
D

LUT__54339efllogic"*

LUT__54339efl(0)/lut4(0)/lut(1)"names
D

LUT__43613efllogic"*

LUT__43613efl(0)/lut4(0)/lut(1)"names
D

LUT__43612efllogic"*

LUT__43612efl(0)/lut4(0)/lut(1)"names
D

LUT__43611efllogic"*

LUT__43611efl(0)/lut4(0)/lut(1)"names
D

LUT__43610efllogic"*

LUT__43610efl(0)/lut4(0)/lut(1)"names
D

LUT__43608efllogic"*

LUT__43608efl(0)/lut4(0)/lut(1)"names
D

LUT__43607efllogic"*

LUT__43607efl(0)/lut4(0)/lut(1)"names
D

LUT__43606efllogic"*

LUT__43606efl(0)/lut4(0)/lut(1)"names
D

LUT__54347efllogic"*

LUT__54347efl(0)/lut4(0)/lut(1)"names
D

LUT__43605efllogic"*

LUT__43605efl(0)/lut4(0)/lut(1)"names
D

LUT__43604efllogic"*

LUT__43604efl(0)/lut4(0)/lut(1)"names
D

LUT__54351efllogic"*

LUT__54351efl(0)/lut4(0)/lut(1)"names
D

LUT__43603efllogic"*

LUT__43603efl(0)/lut4(0)/lut(1)"names
D

LUT__43600efllogic"*

LUT__43600efl(0)/lut4(0)/lut(1)"names
D

LUT__43599efllogic"*

LUT__43599efl(0)/lut4(0)/lut(1)"names
D

LUT__43598efllogic"*

LUT__43598efl(0)/lut4(0)/lut(1)"names
D

LUT__54355efllogic"*

LUT__54355efl(0)/lut4(0)/lut(1)"names
D

LUT__54363efllogic"*

LUT__54363efl(0)/lut4(0)/lut(1)"names
D

LUT__43592efllogic"*

LUT__43592efl(0)/lut4(0)/lut(1)"names
D

LUT__43591efllogic"*

LUT__43591efl(0)/lut4(0)/lut(1)"names
D

LUT__43590efllogic"*

LUT__43590efl(0)/lut4(0)/lut(1)"names
D

LUT__54367efllogic"*

LUT__54367efl(0)/lut4(0)/lut(1)"names
D

LUT__54371efllogic"*

LUT__54371efl(0)/lut4(0)/lut(1)"names
D

LUT__43584efllogic"*

LUT__43584efl(0)/lut4(0)/lut(1)"names
D

LUT__43583efllogic"*

LUT__43583efl(0)/lut4(0)/lut(1)"names
D

LUT__43582efllogic"*

LUT__43582efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[111]ioinpad"-
DdrCtrl_RDATA_0[111]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[79]iooutpad".
DdrCtrl_WDATA_0[79]io(0)/outpad(1)"output
D

LUT__54375efllogic"*

LUT__54375efl(0)/lut4(0)/lut(1)"names
D

LUT__54379efllogic"*

LUT__54379efl(0)/lut4(0)/lut(1)"names
D

LUT__54383efllogic"*

LUT__54383efl(0)/lut4(0)/lut(1)"names
D

LUT__54387efllogic"*

LUT__54387efl(0)/lut4(0)/lut(1)"names
D

LUT__54395efllogic"*

LUT__54395efl(0)/lut4(0)/lut(1)"names
D

LUT__54399efllogic"*

LUT__54399efl(0)/lut4(0)/lut(1)"names
D

LUT__54403efllogic"*

LUT__54403efl(0)/lut4(0)/lut(1)"names
D

LUT__54411efllogic"*

LUT__54411efl(0)/lut4(0)/lut(1)"names
D

LUT__54415efllogic"*

LUT__54415efl(0)/lut4(0)/lut(1)"names
D

LUT__43550efllogic"*

LUT__43550efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[112]ioinpad"-
DdrCtrl_RDATA_0[112]io(0)/inpad(0)"input
D

LUT__54419efllogic"*

LUT__54419efl(0)/lut4(0)/lut(1)"names
D

LUT__43549efllogic"*

LUT__43549efl(0)/lut4(0)/lut(1)"names
D

LUT__43548efllogic"*

LUT__43548efl(0)/lut4(0)/lut(1)"names
D

LUT__43547efllogic"*

LUT__43547efl(0)/lut4(0)/lut(1)"names
D

LUT__54427efllogic"*

LUT__54427efl(0)/lut4(0)/lut(1)"names
D

LUT__43542efllogic"*

LUT__43542efl(0)/lut4(0)/lut(1)"names
D

LUT__54431efllogic"*

LUT__54431efl(0)/lut4(0)/lut(1)"names
D

LUT__54435efllogic"*

LUT__54435efl(0)/lut4(0)/lut(1)"names
D

LUT__43539efllogic"*

LUT__43539efl(0)/lut4(0)/lut(1)"names
D

LUT__43537efllogic"*

LUT__43537efl(0)/lut4(0)/lut(1)"names
D

LUT__43536efllogic"*

LUT__43536efl(0)/lut4(0)/lut(1)"names
D

LUT__43535efllogic"*

LUT__43535efl(0)/lut4(0)/lut(1)"names
D

LUT__43534efllogic"*

LUT__43534efl(0)/lut4(0)/lut(1)"names
D

LUT__54443efllogic"*

LUT__54443efl(0)/lut4(0)/lut(1)"names
D

LUT__43532efllogic"*

LUT__43532efl(0)/lut4(0)/lut(1)"names
D

LUT__43531efllogic"*

LUT__43531efl(0)/lut4(0)/lut(1)"names
D

LUT__43530efllogic"*

LUT__43530efl(0)/lut4(0)/lut(1)"names
D

LUT__54447efllogic"*

LUT__54447efl(0)/lut4(0)/lut(1)"names
D

LUT__43529efllogic"*

LUT__43529efl(0)/lut4(0)/lut(1)"names
D

LUT__43528efllogic"*

LUT__43528efl(0)/lut4(0)/lut(1)"names
D

LUT__43527efllogic"*

LUT__43527efl(0)/lut4(0)/lut(1)"names
D

LUT__43526efllogic"*

LUT__43526efl(0)/lut4(0)/lut(1)"names
D

LUT__54451efllogic"*

LUT__54451efl(0)/lut4(0)/lut(1)"names
D

LUT__43525efllogic"*

LUT__43525efl(0)/lut4(0)/lut(1)"names
D

LUT__43524efllogic"*

LUT__43524efl(0)/lut4(0)/lut(1)"names
D

LUT__43523efllogic"*

LUT__43523efl(0)/lut4(0)/lut(1)"names
D

LUT__43522efllogic"*

LUT__43522efl(0)/lut4(0)/lut(1)"names
D

LUT__43521efllogic"*

LUT__43521efl(0)/lut4(0)/lut(1)"names
D

LUT__43520efllogic"*

LUT__43520efl(0)/lut4(0)/lut(1)"names
D

LUT__43519efllogic"*

LUT__43519efl(0)/lut4(0)/lut(1)"names
D

LUT__43518efllogic"*

LUT__43518efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[113]ioinpad"-
DdrCtrl_RDATA_0[113]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[80]iooutpad".
DdrCtrl_WDATA_0[80]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[209]iooutpad"/
DdrCtrl_WDATA_0[209]io(0)/outpad(1)"output
D

LUT__54459efllogic"*

LUT__54459efl(0)/lut4(0)/lut(1)"names
D

LUT__54463efllogic"*

LUT__54463efl(0)/lut4(0)/lut(1)"names
D

LUT__54467efllogic"*

LUT__54467efl(0)/lut4(0)/lut(1)"names
D

LUT__43517efllogic"*

LUT__43517efl(0)/lut4(0)/lut(1)"names
D

LUT__43516efllogic"*

LUT__43516efl(0)/lut4(0)/lut(1)"names
D

LUT__43515efllogic"*

LUT__43515efl(0)/lut4(0)/lut(1)"names
D

LUT__43514efllogic"*

LUT__43514efl(0)/lut4(0)/lut(1)"names
D

LUT__43513efllogic"*

LUT__43513efl(0)/lut4(0)/lut(1)"names
D

LUT__43512efllogic"*

LUT__43512efl(0)/lut4(0)/lut(1)"names
D

LUT__43511efllogic"*

LUT__43511efl(0)/lut4(0)/lut(1)"names
D

LUT__43510efllogic"*

LUT__43510efl(0)/lut4(0)/lut(1)"names
D

LUT__54475efllogic"*

LUT__54475efl(0)/lut4(0)/lut(1)"names
D

LUT__43509efllogic"*

LUT__43509efl(0)/lut4(0)/lut(1)"names
D

LUT__43508efllogic"*

LUT__43508efl(0)/lut4(0)/lut(1)"names
D

LUT__43507efllogic"*

LUT__43507efl(0)/lut4(0)/lut(1)"names
D

LUT__43506efllogic"*

LUT__43506efl(0)/lut4(0)/lut(1)"names
D

LUT__54479efllogic"*

LUT__54479efl(0)/lut4(0)/lut(1)"names
D

LUT__43505efllogic"*

LUT__43505efl(0)/lut4(0)/lut(1)"names
D

LUT__43503efllogic"*

LUT__43503efl(0)/lut4(0)/lut(1)"names
D

LUT__43502efllogic"*

LUT__43502efl(0)/lut4(0)/lut(1)"names
D

LUT__54483efllogic"*

LUT__54483efl(0)/lut4(0)/lut(1)"names
D

LUT__43501efllogic"*

LUT__43501efl(0)/lut4(0)/lut(1)"names
D

LUT__43500efllogic"*

LUT__43500efl(0)/lut4(0)/lut(1)"names
D

LUT__43499efllogic"*

LUT__43499efl(0)/lut4(0)/lut(1)"names
D

LUT__43498efllogic"*

LUT__43498efl(0)/lut4(0)/lut(1)"names
D

LUT__54491efllogic"*

LUT__54491efl(0)/lut4(0)/lut(1)"names
D

LUT__43497efllogic"*

LUT__43497efl(0)/lut4(0)/lut(1)"names
D

LUT__43496efllogic"*

LUT__43496efl(0)/lut4(0)/lut(1)"names
D

LUT__43495efllogic"*

LUT__43495efl(0)/lut4(0)/lut(1)"names
D

LUT__43494efllogic"*

LUT__43494efl(0)/lut4(0)/lut(1)"names
D

LUT__54495efllogic"*

LUT__54495efl(0)/lut4(0)/lut(1)"names
D

LUT__43493efllogic"*

LUT__43493efl(0)/lut4(0)/lut(1)"names
D

LUT__43492efllogic"*

LUT__43492efl(0)/lut4(0)/lut(1)"names
D

LUT__43491efllogic"*

LUT__43491efl(0)/lut4(0)/lut(1)"names
D

LUT__43490efllogic"*

LUT__43490efl(0)/lut4(0)/lut(1)"names
D

LUT__54499efllogic"*

LUT__54499efl(0)/lut4(0)/lut(1)"names
D

LUT__43489efllogic"*

LUT__43489efl(0)/lut4(0)/lut(1)"names
D

LUT__43488efllogic"*

LUT__43488efl(0)/lut4(0)/lut(1)"names
D

LUT__43487efllogic"*

LUT__43487efl(0)/lut4(0)/lut(1)"names
D

LUT__43486efllogic"*

LUT__43486efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[114]ioinpad"-
DdrCtrl_RDATA_0[114]io(0)/inpad(0)"input
D

LUT__54507efllogic"*

LUT__54507efl(0)/lut4(0)/lut(1)"names
D

LUT__43485efllogic"*

LUT__43485efl(0)/lut4(0)/lut(1)"names
D

LUT__43484efllogic"*

LUT__43484efl(0)/lut4(0)/lut(1)"names
D

LUT__43483efllogic"*

LUT__43483efl(0)/lut4(0)/lut(1)"names
D

LUT__43482efllogic"*

LUT__43482efl(0)/lut4(0)/lut(1)"names
D

LUT__54511efllogic"*

LUT__54511efl(0)/lut4(0)/lut(1)"names
D

LUT__43481efllogic"*

LUT__43481efl(0)/lut4(0)/lut(1)"names
D

LUT__43480efllogic"*

LUT__43480efl(0)/lut4(0)/lut(1)"names
D

LUT__43479efllogic"*

LUT__43479efl(0)/lut4(0)/lut(1)"names
D

LUT__43478efllogic"*

LUT__43478efl(0)/lut4(0)/lut(1)"names
D

LUT__54515efllogic"*

LUT__54515efl(0)/lut4(0)/lut(1)"names
D

LUT__43477efllogic"*

LUT__43477efl(0)/lut4(0)/lut(1)"names
D

LUT__43476efllogic"*

LUT__43476efl(0)/lut4(0)/lut(1)"names
D

LUT__43475efllogic"*

LUT__43475efl(0)/lut4(0)/lut(1)"names
D

LUT__43474efllogic"*

LUT__43474efl(0)/lut4(0)/lut(1)"names
D

LUT__43473efllogic"*

LUT__43473efl(0)/lut4(0)/lut(1)"names
D

LUT__43472efllogic"*

LUT__43472efl(0)/lut4(0)/lut(1)"names
D

LUT__43471efllogic"*

LUT__43471efl(0)/lut4(0)/lut(1)"names
D

LUT__54523efllogic"*

LUT__54523efl(0)/lut4(0)/lut(1)"names
D

LUT__54527efllogic"*

LUT__54527efl(0)/lut4(0)/lut(1)"names
D

LUT__43469efllogic"*

LUT__43469efl(0)/lut4(0)/lut(1)"names
D

LUT__43468efllogic"*

LUT__43468efl(0)/lut4(0)/lut(1)"names
D

LUT__43467efllogic"*

LUT__43467efl(0)/lut4(0)/lut(1)"names
D

LUT__43466efllogic"*

LUT__43466efl(0)/lut4(0)/lut(1)"names
D

LUT__54531efllogic"*

LUT__54531efl(0)/lut4(0)/lut(1)"names
D

LUT__43465efllogic"*

LUT__43465efl(0)/lut4(0)/lut(1)"names
D

LUT__43464efllogic"*

LUT__43464efl(0)/lut4(0)/lut(1)"names
D

LUT__43463efllogic"*

LUT__43463efl(0)/lut4(0)/lut(1)"names
D

LUT__43462efllogic"*

LUT__43462efl(0)/lut4(0)/lut(1)"names
D

LUT__43461efllogic"*

LUT__43461efl(0)/lut4(0)/lut(1)"names
D

LUT__43460efllogic"*

LUT__43460efl(0)/lut4(0)/lut(1)"names
D

LUT__43459efllogic"*

LUT__43459efl(0)/lut4(0)/lut(1)"names
D

LUT__43458efllogic"*

LUT__43458efl(0)/lut4(0)/lut(1)"names
D

LUT__54539efllogic"*

LUT__54539efl(0)/lut4(0)/lut(1)"names
D

LUT__43457efllogic"*

LUT__43457efl(0)/lut4(0)/lut(1)"names
D

LUT__43456efllogic"*

LUT__43456efl(0)/lut4(0)/lut(1)"names
D

LUT__43455efllogic"*

LUT__43455efl(0)/lut4(0)/lut(1)"names
D

LUT__43454efllogic"*

LUT__43454efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[115]ioinpad"-
DdrCtrl_RDATA_0[115]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[81]iooutpad".
DdrCtrl_WDATA_0[81]io(0)/outpad(1)"output
D

LUT__54543efllogic"*

LUT__54543efl(0)/lut4(0)/lut(1)"names
D

LUT__54547efllogic"*

LUT__54547efl(0)/lut4(0)/lut(1)"names
D

LUT__43453efllogic"*

LUT__43453efl(0)/lut4(0)/lut(1)"names
D

LUT__43452efllogic"*

LUT__43452efl(0)/lut4(0)/lut(1)"names
D

LUT__43451efllogic"*

LUT__43451efl(0)/lut4(0)/lut(1)"names
D

LUT__43450efllogic"*

LUT__43450efl(0)/lut4(0)/lut(1)"names
D

LUT__43449efllogic"*

LUT__43449efl(0)/lut4(0)/lut(1)"names
D

LUT__43448efllogic"*

LUT__43448efl(0)/lut4(0)/lut(1)"names
D

LUT__43447efllogic"*

LUT__43447efl(0)/lut4(0)/lut(1)"names
D

LUT__43446efllogic"*

LUT__43446efl(0)/lut4(0)/lut(1)"names
D

LUT__54555efllogic"*

LUT__54555efl(0)/lut4(0)/lut(1)"names
D

LUT__54559efllogic"*

LUT__54559efl(0)/lut4(0)/lut(1)"names
D

LUT__43445efllogic"*

LUT__43445efl(0)/lut4(0)/lut(1)"names
D

LUT__43444efllogic"*

LUT__43444efl(0)/lut4(0)/lut(1)"names
D

LUT__43443efllogic"*

LUT__43443efl(0)/lut4(0)/lut(1)"names
D

LUT__43442efllogic"*

LUT__43442efl(0)/lut4(0)/lut(1)"names
D

LUT__54563efllogic"*

LUT__54563efl(0)/lut4(0)/lut(1)"names
D

LUT__43441efllogic"*

LUT__43441efl(0)/lut4(0)/lut(1)"names
D

LUT__43439efllogic"*

LUT__43439efl(0)/lut4(0)/lut(1)"names
D

LUT__43438efllogic"*

LUT__43438efl(0)/lut4(0)/lut(1)"names
D

LUT__43437efllogic"*

LUT__43437efl(0)/lut4(0)/lut(1)"names
D

LUT__43436efllogic"*

LUT__43436efl(0)/lut4(0)/lut(1)"names
D

LUT__43435efllogic"*

LUT__43435efl(0)/lut4(0)/lut(1)"names
D

LUT__43434efllogic"*

LUT__43434efl(0)/lut4(0)/lut(1)"names
D

LUT__54571efllogic"*

LUT__54571efl(0)/lut4(0)/lut(1)"names
D

LUT__43433efllogic"*

LUT__43433efl(0)/lut4(0)/lut(1)"names
D

LUT__43432efllogic"*

LUT__43432efl(0)/lut4(0)/lut(1)"names
D

LUT__43431efllogic"*

LUT__43431efl(0)/lut4(0)/lut(1)"names
D

LUT__43430efllogic"*

LUT__43430efl(0)/lut4(0)/lut(1)"names
D

LUT__54575efllogic"*

LUT__54575efl(0)/lut4(0)/lut(1)"names
D

LUT__54579efllogic"*

LUT__54579efl(0)/lut4(0)/lut(1)"names
D

LUT__43429efllogic"*

LUT__43429efl(0)/lut4(0)/lut(1)"names
D

LUT__43428efllogic"*

LUT__43428efl(0)/lut4(0)/lut(1)"names
D

LUT__43427efllogic"*

LUT__43427efl(0)/lut4(0)/lut(1)"names
D

LUT__43426efllogic"*

LUT__43426efl(0)/lut4(0)/lut(1)"names
D

LUT__43425efllogic"*

LUT__43425efl(0)/lut4(0)/lut(1)"names
D

LUT__43424efllogic"*

LUT__43424efl(0)/lut4(0)/lut(1)"names
D

LUT__43423efllogic"*

LUT__43423efl(0)/lut4(0)/lut(1)"names
D

LUT__43422efllogic"*

LUT__43422efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[116]ioinpad"-
DdrCtrl_RDATA_0[116]io(0)/inpad(0)"input
D

LUT__54587efllogic"*

LUT__54587efl(0)/lut4(0)/lut(1)"names
D

LUT__43421efllogic"*

LUT__43421efl(0)/lut4(0)/lut(1)"names
D

LUT__43420efllogic"*

LUT__43420efl(0)/lut4(0)/lut(1)"names
D

LUT__54591efllogic"*

LUT__54591efl(0)/lut4(0)/lut(1)"names
D

LUT__43419efllogic"*

LUT__43419efl(0)/lut4(0)/lut(1)"names
D

LUT__43418efllogic"*

LUT__43418efl(0)/lut4(0)/lut(1)"names
D

LUT__54595efllogic"*

LUT__54595efl(0)/lut4(0)/lut(1)"names
D

LUT__43417efllogic"*

LUT__43417efl(0)/lut4(0)/lut(1)"names
D

LUT__43416efllogic"*

LUT__43416efl(0)/lut4(0)/lut(1)"names
D

LUT__43415efllogic"*

LUT__43415efl(0)/lut4(0)/lut(1)"names
D

LUT__43414efllogic"*

LUT__43414efl(0)/lut4(0)/lut(1)"names
D

LUT__43413efllogic"*

LUT__43413efl(0)/lut4(0)/lut(1)"names
D

LUT__43412efllogic"*

LUT__43412efl(0)/lut4(0)/lut(1)"names
D

LUT__43411efllogic"*

LUT__43411efl(0)/lut4(0)/lut(1)"names
D

LUT__43410efllogic"*

LUT__43410efl(0)/lut4(0)/lut(1)"names
D

LUT__54603efllogic"*

LUT__54603efl(0)/lut4(0)/lut(1)"names
D

LUT__43409efllogic"*

LUT__43409efl(0)/lut4(0)/lut(1)"names
D

LUT__43408efllogic"*

LUT__43408efl(0)/lut4(0)/lut(1)"names
D

LUT__43407efllogic"*

LUT__43407efl(0)/lut4(0)/lut(1)"names
D

LUT__43406efllogic"*

LUT__43406efl(0)/lut4(0)/lut(1)"names
D

LUT__54607efllogic"*

LUT__54607efl(0)/lut4(0)/lut(1)"names
D

LUT__43405efllogic"*

LUT__43405efl(0)/lut4(0)/lut(1)"names
D

LUT__43404efllogic"*

LUT__43404efl(0)/lut4(0)/lut(1)"names
D

LUT__43403efllogic"*

LUT__43403efl(0)/lut4(0)/lut(1)"names
D

LUT__43402efllogic"*

LUT__43402efl(0)/lut4(0)/lut(1)"names
D

LUT__43401efllogic"*

LUT__43401efl(0)/lut4(0)/lut(1)"names
D

LUT__43400efllogic"*

LUT__43400efl(0)/lut4(0)/lut(1)"names
D

LUT__43399efllogic"*

LUT__43399efl(0)/lut4(0)/lut(1)"names
D

LUT__43398efllogic"*

LUT__43398efl(0)/lut4(0)/lut(1)"names
D

LUT__43397efllogic"*

LUT__43397efl(0)/lut4(0)/lut(1)"names
D

LUT__43396efllogic"*

LUT__43396efl(0)/lut4(0)/lut(1)"names
D

LUT__43395efllogic"*

LUT__43395efl(0)/lut4(0)/lut(1)"names
D

LUT__43394efllogic"*

LUT__43394efl(0)/lut4(0)/lut(1)"names
]
Axi1Clk~CLKBUF
gbuf_block
gbuf_block"3
Axi1Clk~CLKBUFgbuf_block(0)/gbuf(0)"
EFX_GBUFCE
D

LUT__43393efllogic"*

LUT__43393efl(0)/lut4(0)/lut(1)"names
D

LUT__43392efllogic"*

LUT__43392efl(0)/lut4(0)/lut(1)"names
D

LUT__43391efllogic"*

LUT__43391efl(0)/lut4(0)/lut(1)"names
D

LUT__43390efllogic"*

LUT__43390efl(0)/lut4(0)/lut(1)"names
P
DdrCtrl_RDATA_0[117]ioinpad"-
DdrCtrl_RDATA_0[117]io(0)/inpad(0)"input
Q
DdrCtrl_WDATA_0[82]iooutpad".
DdrCtrl_WDATA_0[82]io(0)/outpad(1)"output
S
DdrCtrl_WDATA_0[210]iooutpad"/
DdrCtrl_WDATA_0[210]io(0)/outpad(1)"output
M
DdrCtrl_ALEN_0[0]iooutpad",
DdrCtrl_ALEN_0[0]io(0)/outpad(1)"output
Q
DdrCtrl_AADDR_0[24]iooutpad".
DdrCtrl_AADDR_0[24]io(0)/outpad(1)"output
U
DdrCtrl_CFG_SEQ_STARTiooutpad"0
DdrCtrl_CFG_SEQ_STARTio(0)/outpad(1)"output
G
jtag_inst1_TDOiooutpad")
jtag_inst1_TDOio(0)/outpad(1)"output
H
jtag_inst1_SHIFTioinpad")
jtag_inst1_SHIFTio(0)/inpad(0)"input
H
jtag_inst1_RESETioinpad")
jtag_inst1_RESETio(0)/inpad(0)"input
L
jtag_inst1_CAPTUREioinpad"+
jtag_inst1_CAPTUREio(0)/inpad(0)"input