# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do msim_setup.tcl 
# first_nios2_system_tb
# ./../
# C:/altera/13.0/quartus/
# Modifying modelsim.ini
# Modifying modelsim.ini
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
#  ld 
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_irq_mapper
# -- Compiling architecture RTL of first_nios2_system_irq_mapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_rsp_xbar_mux
# -- Compiling architecture RTL of first_nios2_system_rsp_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_rsp_xbar_demux_005
# -- Compiling architecture RTL of first_nios2_system_rsp_xbar_demux_005
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_rsp_xbar_demux
# -- Compiling architecture RTL of first_nios2_system_rsp_xbar_demux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sgate_pack
# -- Compiling entity first_nios2_system_cmd_xbar_mux_005
# -- Compiling architecture RTL of first_nios2_system_cmd_xbar_mux_005
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sgate_pack
# -- Compiling entity first_nios2_system_cmd_xbar_mux
# -- Compiling architecture RTL of first_nios2_system_cmd_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_cmd_xbar_demux_002
# -- Compiling architecture RTL of first_nios2_system_cmd_xbar_demux_002
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_cmd_xbar_demux_001
# -- Compiling architecture RTL of first_nios2_system_cmd_xbar_demux_001
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_cmd_xbar_demux
# -- Compiling architecture RTL of first_nios2_system_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_id_router_005
# -- Compiling architecture RTL of first_nios2_system_id_router_005
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_id_router
# -- Compiling architecture RTL of first_nios2_system_id_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_addr_router_002
# -- Compiling architecture RTL of first_nios2_system_addr_router_002
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_addr_router
# -- Compiling architecture RTL of first_nios2_system_addr_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sgate_pack
# -- Compiling entity first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
# -- Compiling architecture RTL of first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
# -- Compiling architecture RTL of first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
# -- Compiling architecture RTL of first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity grab_if
# -- Compiling architecture functional of grab_if
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regfile_final
# -- Compiling architecture arch of regfile_final
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity first_nios2_system_new_sdram_controller_0_input_efifo_module
# -- Compiling architecture europa of first_nios2_system_new_sdram_controller_0_input_efifo_module
# -- Compiling entity first_nios2_system_new_sdram_controller_0
# -- Compiling architecture europa of first_nios2_system_new_sdram_controller_0
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity first_nios2_system_sysid
# -- Compiling architecture RTL of first_nios2_system_sysid
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity first_nios2_system_sys_clk_timer
# -- Compiling architecture europa of first_nios2_system_sys_clk_timer
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity first_nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling architecture europa of first_nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling entity first_nios2_system_jtag_uart_scfifo_w
# -- Compiling architecture europa of first_nios2_system_jtag_uart_scfifo_w
# -- Compiling entity first_nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling architecture europa of first_nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling entity first_nios2_system_jtag_uart_scfifo_r
# -- Compiling architecture europa of first_nios2_system_jtag_uart_scfifo_r
# -- Compiling entity first_nios2_system_jtag_uart
# -- Compiling architecture europa of first_nios2_system_jtag_uart
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Loading package sgate_pack
# -- Compiling entity first_nios2_system_cpu
# -- Compiling architecture RTL of first_nios2_system_cpu
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity first_nios2_system_cpu_jtag_debug_module_sysclk
# -- Compiling architecture europa of first_nios2_system_cpu_jtag_debug_module_sysclk
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity first_nios2_system_cpu_jtag_debug_module_tck
# -- Compiling architecture europa of first_nios2_system_cpu_jtag_debug_module_tck
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity first_nios2_system_cpu_jtag_debug_module_wrapper
# -- Compiling architecture europa of first_nios2_system_cpu_jtag_debug_module_wrapper
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_lnsim_components
# -- Compiling entity first_nios2_system_cpu_mult_cell
# -- Compiling architecture europa of first_nios2_system_cpu_mult_cell
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity first_nios2_system_cpu_oci_test_bench
# -- Compiling architecture europa of first_nios2_system_cpu_oci_test_bench
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity first_nios2_system_cpu_test_bench
# -- Compiling architecture europa of first_nios2_system_cpu_test_bench
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity first_nios2_system_onchip_mem
# -- Compiling architecture europa of first_nios2_system_onchip_mem
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_reset_source
# -- Compiling architecture behavioral of altera_avalon_reset_source
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_clock_source
# -- Compiling architecture behavioral of altera_avalon_clock_source
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system
# -- Compiling architecture rtl of first_nios2_system
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
# -- Compiling architecture rtl of first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
# -- Compiling architecture rtl of first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_width_adapter
# -- Compiling architecture rtl of first_nios2_system_width_adapter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_width_adapter_002
# -- Compiling architecture rtl of first_nios2_system_width_adapter_002
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_cpu_data_master_translator
# -- Compiling architecture rtl of first_nios2_system_cpu_data_master_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_cpu_instruction_master_translator
# -- Compiling architecture rtl of first_nios2_system_cpu_instruction_master_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_grab_if_0_avalon_master_translator
# -- Compiling architecture rtl of first_nios2_system_grab_if_0_avalon_master_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_cpu_jtag_debug_module_translator
# -- Compiling architecture rtl of first_nios2_system_cpu_jtag_debug_module_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_onchip_mem_s1_translator
# -- Compiling architecture rtl of first_nios2_system_onchip_mem_s1_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_jtag_uart_avalon_jtag_slave_translator
# -- Compiling architecture rtl of first_nios2_system_jtag_uart_avalon_jtag_slave_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_sys_clk_timer_s1_translator
# -- Compiling architecture rtl of first_nios2_system_sys_clk_timer_s1_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_sysid_control_slave_translator
# -- Compiling architecture rtl of first_nios2_system_sysid_control_slave_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_new_sdram_controller_0_s1_translator
# -- Compiling architecture rtl of first_nios2_system_new_sdram_controller_0_s1_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_regfile_final_0_avalon_slave_0_translator
# -- Compiling architecture rtl of first_nios2_system_regfile_final_0_avalon_slave_0_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent
# -- Compiling architecture rtl of first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent
# -- Compiling architecture rtl of first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity first_nios2_system_tb
# -- Compiling architecture rtl of first_nios2_system_tb
# [exec] elab 
# vsim -L work -L work_lib -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -t ps first_nios2_system_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.first_nios2_system_tb(rtl)
# Loading work.first_nios2_system(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera.altera_europa_support_lib(body)
# Loading altera_mf.altera_mf_components
# Loading work.first_nios2_system_onchip_mem(europa)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading sgate.sgate_pack(body)
# Loading work.first_nios2_system_cpu(rtl)
# Loading altera_mf.altera_std_synchronizer(behavioral)
# Loading work.first_nios2_system_cpu_jtag_debug_module_wrapper(europa)
# Loading work.first_nios2_system_cpu_jtag_debug_module_tck(europa)
# Loading work.first_nios2_system_cpu_jtag_debug_module_sysclk(europa)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.first_nios2_system_cpu_mult_cell(europa)
# Loading sv_std.std
# Loading work.first_nios2_system_cpu_oci_test_bench(europa)
# Loading work.first_nios2_system_cpu_test_bench(europa)
# Loading ieee.std_logic_signed(body)
# Loading sgate.oper_add(sim_arch)
# Loading sgate.oper_less_than(sim_arch)
# Loading work.first_nios2_system_jtag_uart(europa)
# Loading work.first_nios2_system_jtag_uart_scfifo_w(europa)
# Loading work.first_nios2_system_jtag_uart_sim_scfifo_w(europa)
# Loading work.first_nios2_system_jtag_uart_scfifo_r(europa)
# Loading work.first_nios2_system_jtag_uart_sim_scfifo_r(europa)
# Loading work.first_nios2_system_sys_clk_timer(europa)
# Loading work.first_nios2_system_sysid(rtl)
# Loading work.first_nios2_system_new_sdram_controller_0(europa)
# Loading work.first_nios2_system_new_sdram_controller_0_input_efifo_module(europa)
# Loading work.regfile_final(arch)
# Loading work.grab_if(functional)
# ** Warning: (vsim-3473) Component instance "grab_AVdetect_1 : grab_AVdetect" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb/first_nios2_system_inst/grab_if_0 File: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd
# ** Warning: (vsim-3473) Component instance "grab_wcontrol_1 : grab_wcontrol" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb/first_nios2_system_inst/grab_if_0 File: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd
# ** Warning: (vsim-3473) Component instance "grab_rcontrol_1 : grab_rcontrol" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb/first_nios2_system_inst/grab_if_0 File: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd
# ** Warning: (vsim-3473) Component instance "grab_addressing_1 : grab_addressing" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb/first_nios2_system_inst/grab_if_0 File: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd
# ** Warning: (vsim-3473) Component instance "grab_buffer_1 : grab_buffer" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb/first_nios2_system_inst/grab_if_0 File: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/grab_if.vhd
# Loading work.first_nios2_system_cpu_data_master_translator(rtl)
# Loading work.first_nios2_system_cpu_instruction_master_translator(rtl)
# Loading work.first_nios2_system_grab_if_0_avalon_master_translator(rtl)
# Loading work.first_nios2_system_cpu_jtag_debug_module_translator(rtl)
# Loading work.first_nios2_system_onchip_mem_s1_translator(rtl)
# Loading work.first_nios2_system_jtag_uart_avalon_jtag_slave_translator(rtl)
# Loading work.first_nios2_system_sys_clk_timer_s1_translator(rtl)
# Loading work.first_nios2_system_sysid_control_slave_translator(rtl)
# Loading work.first_nios2_system_new_sdram_controller_0_s1_translator(rtl)
# Loading work.first_nios2_system_regfile_final_0_avalon_slave_0_translator(rtl)
# Loading work.first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent(rtl)
# Loading work.first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent(rtl)
# Loading work.first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent(rtl)
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# 
# Loading work.first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo(rtl)
# Loading work.first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent(rtl)
# Loading work.first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo(rtl)
# Loading work.first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo(rtl)
# Loading sgate.oper_decoder(sim_arch)
# Loading sgate.oper_mux(sim_arch)
# Loading work.first_nios2_system_addr_router(rtl)
# Loading work.first_nios2_system_addr_router_002(rtl)
# Loading work.first_nios2_system_id_router(rtl)
# Loading work.first_nios2_system_id_router_005(rtl)
# Loading work.first_nios2_system_cmd_xbar_demux(rtl)
# Loading work.first_nios2_system_cmd_xbar_demux_001(rtl)
# Loading work.first_nios2_system_cmd_xbar_demux_002(rtl)
# Loading work.first_nios2_system_cmd_xbar_mux(rtl)
# Loading work.first_nios2_system_cmd_xbar_mux_005(rtl)
# Loading work.first_nios2_system_rsp_xbar_demux(rtl)
# Loading work.first_nios2_system_rsp_xbar_demux_005(rtl)
# Loading work.first_nios2_system_rsp_xbar_mux(rtl)
# Loading work.first_nios2_system_width_adapter(rtl)
# Loading work.first_nios2_system_width_adapter_002(rtl)
# Loading work.first_nios2_system_irq_mapper(rtl)
# Loading work.altera_avalon_clock_source(behavioral)
# Loading work.altera_avalon_reset_source(behavioral)
# ** Warning: (vsim-3473) Component instance "first_nios2_system_inst_new_sdram_controller_0_wire_bfm : altera_conduit_bfm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb File: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
# ** Warning: (vsim-3473) Component instance "first_nios2_system_inst_regfile_final_0_conduit_end_bfm : altera_conduit_bfm_0002" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb File: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
# ** Warning: (vsim-3473) Component instance "first_nios2_system_inst_grab_if_0_conduit_end_bfm : altera_conduit_bfm_0003" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb File: C:/Users/pwhite8/vlsi/fpga/first_nios2_system/testbench/first_nios2_system_tb/simulation/first_nios2_system_tb.vhd
# ** Warning: Design size of 151 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /first_nios2_system_tb/first_nios2_system_inst/grab_if_0/writeen, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /first_nios2_system_tb/first_nios2_system_inst/grab_if_0_avalon_master_write.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /first_nios2_system_tb/first_nios2_system_inst/grab_if_0/byteenable(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /first_nios2_system_tb/first_nios2_system_inst/grab_if_0_avalon_master_byteenable(1).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /first_nios2_system_tb/first_nios2_system_inst/grab_if_0/byteenable(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /first_nios2_system_tb/first_nios2_system_inst/grab_if_0_avalon_master_byteenable(0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /first_nios2_system_tb/first_nios2_system_inst/grab_if_0/DEBUG_GRABIF1(31 downto 16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /first_nios2_system_tb/first_nios2_system_inst_grab_if_0_conduit_end_debug_grabif1(31 downto 16).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /first_nios2_system_tb/first_nios2_system_inst/grab_if_0_conduit_end_DEBUG_GRABIF1(31 downto 16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /first_nios2_system_tb/first_nios2_system_inst_grab_if_0_conduit_end_debug_grabif1(31 downto 16).
# 
#   
