[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_geu",
    "sources":[
      "~ALU|ALU>io_A",
      "~ALU|ALU>io_B"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_ge",
    "sources":[
      "~ALU|ALU>io_A",
      "~ALU|ALU>io_B"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_ALUOut",
    "sources":[
      "~ALU|ALU>io_ALUCtrl",
      "~ALU|ALU>io_A",
      "~ALU|ALU>io_B"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_eq",
    "sources":[
      "~ALU|ALU>io_A",
      "~ALU|ALU>io_B"
    ]
  }
]