#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* TEST */
#define TEST__0__DM__MASK 0x07u
#define TEST__0__DM__SHIFT 0
#define TEST__0__DR CYREG_PRT1_DR
#define TEST__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define TEST__0__HSIOM_MASK 0x0000000Fu
#define TEST__0__HSIOM_SHIFT 0u
#define TEST__0__INTCFG CYREG_PRT1_INTCFG
#define TEST__0__INTSTAT CYREG_PRT1_INTSTAT
#define TEST__0__MASK 0x01u
#define TEST__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TEST__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TEST__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TEST__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TEST__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TEST__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TEST__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TEST__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TEST__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TEST__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TEST__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TEST__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TEST__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TEST__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TEST__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TEST__0__PC CYREG_PRT1_PC
#define TEST__0__PC2 CYREG_PRT1_PC2
#define TEST__0__PORT 1u
#define TEST__0__PS CYREG_PRT1_PS
#define TEST__0__SHIFT 0
#define TEST__DR CYREG_PRT1_DR
#define TEST__INTCFG CYREG_PRT1_INTCFG
#define TEST__INTSTAT CYREG_PRT1_INTSTAT
#define TEST__MASK 0x01u
#define TEST__PA__CFG0 CYREG_UDB_PA1_CFG0
#define TEST__PA__CFG1 CYREG_UDB_PA1_CFG1
#define TEST__PA__CFG10 CYREG_UDB_PA1_CFG10
#define TEST__PA__CFG11 CYREG_UDB_PA1_CFG11
#define TEST__PA__CFG12 CYREG_UDB_PA1_CFG12
#define TEST__PA__CFG13 CYREG_UDB_PA1_CFG13
#define TEST__PA__CFG14 CYREG_UDB_PA1_CFG14
#define TEST__PA__CFG2 CYREG_UDB_PA1_CFG2
#define TEST__PA__CFG3 CYREG_UDB_PA1_CFG3
#define TEST__PA__CFG4 CYREG_UDB_PA1_CFG4
#define TEST__PA__CFG5 CYREG_UDB_PA1_CFG5
#define TEST__PA__CFG6 CYREG_UDB_PA1_CFG6
#define TEST__PA__CFG7 CYREG_UDB_PA1_CFG7
#define TEST__PA__CFG8 CYREG_UDB_PA1_CFG8
#define TEST__PA__CFG9 CYREG_UDB_PA1_CFG9
#define TEST__PC CYREG_PRT1_PC
#define TEST__PC2 CYREG_PRT1_PC2
#define TEST__PORT 1u
#define TEST__PS CYREG_PRT1_PS
#define TEST__SHIFT 0

/* P_PIR */
#define P_PIR__0__DM__MASK 0x38u
#define P_PIR__0__DM__SHIFT 3
#define P_PIR__0__DR CYREG_PRT1_DR
#define P_PIR__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P_PIR__0__HSIOM_MASK 0x000000F0u
#define P_PIR__0__HSIOM_SHIFT 4u
#define P_PIR__0__INTCFG CYREG_PRT1_INTCFG
#define P_PIR__0__INTSTAT CYREG_PRT1_INTSTAT
#define P_PIR__0__MASK 0x02u
#define P_PIR__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P_PIR__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P_PIR__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P_PIR__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P_PIR__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P_PIR__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P_PIR__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P_PIR__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P_PIR__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P_PIR__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P_PIR__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P_PIR__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P_PIR__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P_PIR__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P_PIR__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P_PIR__0__PC CYREG_PRT1_PC
#define P_PIR__0__PC2 CYREG_PRT1_PC2
#define P_PIR__0__PORT 1u
#define P_PIR__0__PS CYREG_PRT1_PS
#define P_PIR__0__SHIFT 1
#define P_PIR__DR CYREG_PRT1_DR
#define P_PIR__INTCFG CYREG_PRT1_INTCFG
#define P_PIR__INTSTAT CYREG_PRT1_INTSTAT
#define P_PIR__MASK 0x02u
#define P_PIR__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P_PIR__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P_PIR__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P_PIR__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P_PIR__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P_PIR__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P_PIR__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P_PIR__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P_PIR__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P_PIR__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P_PIR__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P_PIR__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P_PIR__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P_PIR__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P_PIR__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P_PIR__PC CYREG_PRT1_PC
#define P_PIR__PC2 CYREG_PRT1_PC2
#define P_PIR__PORT 1u
#define P_PIR__PS CYREG_PRT1_PS
#define P_PIR__SHIFT 1

/* isr_pir */
#define isr_pir__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_pir__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_pir__INTC_MASK 0x01u
#define isr_pir__INTC_NUMBER 0u
#define isr_pir__INTC_PRIOR_MASK 0xC0u
#define isr_pir__INTC_PRIOR_NUM 3u
#define isr_pir__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_pir__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_pir__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
