VERILOG_SOURCES =$(wildcard $(PWD)/../../**/*.v)
TOPLEVEL= trigger_block
MODULE= trigger_block
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
