$date
	Sun Oct 23 06:46:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1059859
b1110 !
1"
#1059862
b1110 &
b1110 %
1$
#1059863
0"
#1059866
b111 &
b111 %
#1059870
b10110 &
b10110 %
#1059874
b1011 &
b1011 %
#1059878
b100010 &
b100010 %
#1059882
b10001 &
b10001 %
#1059886
b110100 &
b110100 %
#1059890
b11010 &
b11010 %
#1059894
b1101 &
b1101 %
#1059898
b101000 &
b101000 %
#1059902
b10100 &
b10100 %
#1059906
b1010 &
b1010 %
#1059910
b101 &
b101 %
#1059914
b10000 &
b10000 %
#1059918
b1000 &
b1000 %
#1059922
b100 &
b100 %
#1059926
b10 &
b10 %
#1059930
b1 &
b1 %
1#
#1059934
b0 &
0#
b0 %
0$
#2039629
b10100 !
1"
#2039630
b10100 &
b10100 %
1$
#2039631
0"
#2039634
b1010 &
b1010 %
#2039638
b101 &
b101 %
#2039642
b10000 &
b10000 %
#2039646
b1000 &
b1000 %
#2039650
b100 &
b100 %
#2039654
b10 &
b10 %
#2039658
b1 &
b1 %
1#
#2039662
b0 &
0#
b0 %
0$
#3016529
b10 !
1"
#3016530
b10 &
b10 %
1$
#3016531
0"
#3016534
b1 &
1#
b1 %
#3016538
b0 &
b0 %
0#
0$
#4500012
