 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : Master
Version: V-2023.12-SP5-1
Date   : Mon Jun  2 22:08:30 2025
****************************************

Operating Conditions: ff1p16v25c   Library: saed32lvt_ff1p16v25c
Wire Load Model Mode: enclosed

  Startpoint: EscEncoder_U0/Enable0_reg
              (falling edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: LpTx[2] (output port clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (fall edge)                              50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  EscEncoder_U0/Enable0_reg/CLK (DFFNARX1_LVT)            0.00      51.50 f
  EscEncoder_U0/Enable0_reg/Q (DFFNARX1_LVT)              0.10      51.60 r
  EscEncoder_U0/U7/SO (HADDX1_LVT)                        0.03      51.63 f
  EscEncoder_U0/U9/Y (AND2X1_LVT)                         0.02      51.65 f
  EscEncoder_U0/A (Esc_Encoder)                           0.00      51.65 f
  Mux_A_LP_TX/B (Mux_1Bit_2)                              0.00      51.65 f
  Mux_A_LP_TX/U2/Y (AO22X1_LVT)                           0.06      51.71 f
  Mux_A_LP_TX/Out (Mux_1Bit_2)                            0.00      51.71 f
  LpTx[2] (out)                                           0.00      51.71 f
  data arrival time                                                 51.71

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.71
  --------------------------------------------------------------------------
  slack (MET)                                                       29.59


  Startpoint: EscEncoder_U0/Enable0_reg
              (falling edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: LpTx[0] (output port clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (fall edge)                              50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  EscEncoder_U0/Enable0_reg/CLK (DFFNARX1_LVT)            0.00      51.50 f
  EscEncoder_U0/Enable0_reg/Q (DFFNARX1_LVT)              0.10      51.60 r
  EscEncoder_U0/U7/SO (HADDX1_LVT)                        0.03      51.63 f
  EscEncoder_U0/U8/Y (AND2X1_LVT)                         0.02      51.65 f
  EscEncoder_U0/C (Esc_Encoder)                           0.00      51.65 f
  Mux_C_LP_TX/B (Mux_1Bit_0)                              0.00      51.65 f
  Mux_C_LP_TX/U2/Y (AO22X1_LVT)                           0.06      51.71 f
  Mux_C_LP_TX/Out (Mux_1Bit_0)                            0.00      51.71 f
  LpTx[0] (out)                                           0.00      51.71 f
  data arrival time                                                 51.71

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.71
  --------------------------------------------------------------------------
  slack (MET)                                                       29.59


  Startpoint: sync_level_U9/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: EscEncoder_U0/Enable0_reg
            (falling edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U9/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U9/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U9/sync_out[0] (sync_level_3)                0.00       1.52 f
  EscEncoder_U0/EscEncoderEn (Esc_Encoder)                0.00       1.52 f
  EscEncoder_U0/U10/Y (AND2X1_LVT)                        0.02       1.54 f
  EscEncoder_U0/Enable0_reg/D (DFFNARX1_LVT)              0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (fall edge)                              50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                      -0.20      51.30
  EscEncoder_U0/Enable0_reg/CLK (DFFNARX1_LVT)            0.00      51.30 f
  library setup time                                     -0.11      51.19
  data required time                                                51.19
  --------------------------------------------------------------------------
  data required time                                                51.19
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                       49.64


  Startpoint: Esc_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/SeqBit_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  Esc_Sequencer_U0/Count_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  Esc_Sequencer_U0/Count_reg[0]/Q (DFFARX1_LVT)           0.09       1.59 r
  Esc_Sequencer_U0/U19/Y (AO21X1_LVT)                     0.03       1.62 r
  Esc_Sequencer_U0/U20/Y (NAND3X0_LVT)                    0.01       1.63 f
  Esc_Sequencer_U0/U21/Y (OAI221X1_LVT)                   0.04       1.67 r
  Esc_Sequencer_U0/U26/Y (AO222X1_LVT)                    0.04       1.71 r
  Esc_Sequencer_U0/U28/Y (NAND2X0_LVT)                    0.02       1.73 f
  Esc_Sequencer_U0/U29/Y (AO22X1_LVT)                     0.02       1.75 f
  Esc_Sequencer_U0/SeqBit_reg/D (DFFARX1_LVT)             0.00       1.75 f
  data arrival time                                                  1.75

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  Esc_Sequencer_U0/SeqBit_reg/CLK (DFFARX1_LVT)           0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                       99.46


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/SerBit_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.04       1.62 r
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.65 f
  ESC_Serializerr_U0/U14/Y (AO22X1_LVT)                   0.03       1.68 f
  ESC_Serializerr_U0/U15/Y (OR2X1_LVT)                    0.01       1.69 f
  ESC_Serializerr_U0/U16/Y (AO21X1_LVT)                   0.01       1.70 f
  ESC_Serializerr_U0/SerBit_reg/D (DFFARX1_LVT)           0.00       1.70 f
  data arrival time                                                  1.70

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/SerBit_reg/CLK (DFFARX1_LVT)         0.00     101.30 r
  library setup time                                     -0.09     101.21
  data required time                                               101.21
  --------------------------------------------------------------------------
  data required time                                               101.21
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                       99.50


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[1]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.04       1.62 r
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.65 f
  ESC_Serializerr_U0/U20/Y (AO22X1_LVT)                   0.03       1.68 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[1]/D (DFFARX1_LVT)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/TxDataEsc_reg_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                       99.52


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[2]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.04       1.62 r
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.65 f
  ESC_Serializerr_U0/U21/Y (AO22X1_LVT)                   0.03       1.68 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[2]/D (DFFARX1_LVT)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/TxDataEsc_reg_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                       99.52


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[3]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.04       1.62 r
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.65 f
  ESC_Serializerr_U0/U22/Y (AO22X1_LVT)                   0.03       1.68 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[3]/D (DFFARX1_LVT)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/TxDataEsc_reg_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                       99.52


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[4]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.04       1.62 r
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.65 f
  ESC_Serializerr_U0/U23/Y (AO22X1_LVT)                   0.03       1.68 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[4]/D (DFFARX1_LVT)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/TxDataEsc_reg_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                       99.52


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[5]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.04       1.62 r
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.65 f
  ESC_Serializerr_U0/U24/Y (AO22X1_LVT)                   0.03       1.68 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[5]/D (DFFARX1_LVT)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/TxDataEsc_reg_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                       99.52


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[6]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.04       1.62 r
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.65 f
  ESC_Serializerr_U0/U25/Y (AO22X1_LVT)                   0.03       1.68 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[6]/D (DFFARX1_LVT)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/TxDataEsc_reg_reg[6]/CLK (DFFARX1_LVT)
                                                          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                       99.52


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxDataEsc_reg_reg[7]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.04       1.62 r
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.65 f
  ESC_Serializerr_U0/U26/Y (AO22X1_LVT)                   0.03       1.68 f
  ESC_Serializerr_U0/TxDataEsc_reg_reg[7]/D (DFFARX1_LVT)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/TxDataEsc_reg_reg[7]/CLK (DFFARX1_LVT)
                                                          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                       99.52


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/TxReadyEsc_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U6/Y (NAND3X0_LVT)                   0.04       1.62 r
  ESC_Serializerr_U0/U4/Y (INVX1_LVT)                     0.03       1.65 f
  ESC_Serializerr_U0/TxReadyEsc_reg/D (DFFARX1_LVT)       0.00       1.65 f
  data arrival time                                                  1.65

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/TxReadyEsc_reg/CLK (DFFARX1_LVT)     0.00     101.30 r
  library setup time                                     -0.11     101.19
  data required time                                               101.19
  --------------------------------------------------------------------------
  data required time                                               101.19
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                       99.54


  Startpoint: Esc_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/Count_reg[1]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  Esc_Sequencer_U0/Count_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  Esc_Sequencer_U0/Count_reg[0]/Q (DFFARX1_LVT)           0.09       1.59 r
  Esc_Sequencer_U0/U4/Y (NAND2X0_LVT)                     0.03       1.61 f
  Esc_Sequencer_U0/U5/Y (AND2X1_LVT)                      0.02       1.64 f
  Esc_Sequencer_U0/U7/Y (AND2X1_LVT)                      0.02       1.65 f
  Esc_Sequencer_U0/Count_reg[1]/D (DFFARX1_LVT)           0.00       1.65 f
  data arrival time                                                  1.65

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  Esc_Sequencer_U0/Count_reg[1]/CLK (DFFARX1_LVT)         0.00     101.30 r
  library setup time                                     -0.09     101.21
  data required time                                               101.21
  --------------------------------------------------------------------------
  data required time                                               101.21
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                       99.55


  Startpoint: Esc_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/Count_reg[2]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  Esc_Sequencer_U0/Count_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  Esc_Sequencer_U0/Count_reg[0]/Q (DFFARX1_LVT)           0.09       1.59 r
  Esc_Sequencer_U0/U4/Y (NAND2X0_LVT)                     0.03       1.61 f
  Esc_Sequencer_U0/U30/Y (OA221X1_LVT)                    0.03       1.64 f
  Esc_Sequencer_U0/Count_reg[2]/D (DFFARX1_LVT)           0.00       1.64 f
  data arrival time                                                  1.64

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  Esc_Sequencer_U0/Count_reg[2]/CLK (DFFARX1_LVT)         0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                       99.56


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/counter_reg[1]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/U17/Y (AO22X1_LVT)                   0.02       1.61 f
  ESC_Serializerr_U0/counter_reg[1]/D (DFFARX1_LVT)       0.00       1.61 f
  data arrival time                                                  1.61

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/counter_reg[1]/CLK (DFFARX1_LVT)     0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                       99.59


  Startpoint: ESC_Serializerr_U0/counter_reg[1]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/counter_reg[2]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[1]/QN (DFFARX1_LVT)      0.06       1.56 f
  ESC_Serializerr_U0/U18/Y (OA21X1_LVT)                   0.03       1.58 f
  ESC_Serializerr_U0/U19/Y (AO22X1_LVT)                   0.02       1.61 f
  ESC_Serializerr_U0/counter_reg[2]/D (DFFARX1_LVT)       0.00       1.61 f
  data arrival time                                                  1.61

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/counter_reg[2]/CLK (DFFARX1_LVT)     0.00     101.30 r
  library setup time                                     -0.09     101.21
  data required time                                               101.21
  --------------------------------------------------------------------------
  data required time                                               101.21
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                       99.60


  Startpoint: sync_level_U12/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: EscEncoder_U0/data_C_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U12/sync_ff2_reg[0]/CLK (DFFARX1_LVT)        0.00       1.50 r
  sync_level_U12/sync_ff2_reg[0]/Q (DFFARX1_LVT)          0.06       1.56 r
  sync_level_U12/sync_out[0] (sync_level_0)               0.00       1.56 r
  EscEncoder_U0/EscBit (Esc_Encoder)                      0.00       1.56 r
  EscEncoder_U0/U4/Y (INVX0_LVT)                          0.01       1.57 f
  EscEncoder_U0/U5/Y (AND3X1_LVT)                         0.02       1.59 f
  EscEncoder_U0/data_C_reg/D (DFFARX1_LVT)                0.00       1.59 f
  data arrival time                                                  1.59

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscEncoder_U0/data_C_reg/CLK (DFFARX1_LVT)              0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                       99.61


  Startpoint: ESC_Serializerr_U0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/counter_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[0]/QN (DFFARX1_LVT)      0.05       1.55 f
  ESC_Serializerr_U0/U5/Y (AND2X1_LVT)                    0.04       1.59 f
  ESC_Serializerr_U0/counter_reg[0]/D (DFFARX1_LVT)       0.00       1.59 f
  data arrival time                                                  1.59

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/counter_reg[0]/CLK (DFFARX1_LVT)     0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                       99.61


  Startpoint: Esc_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/CmdDone_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  Esc_Sequencer_U0/Count_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  Esc_Sequencer_U0/Count_reg[0]/Q (DFFARX1_LVT)           0.04       1.54 f
  Esc_Sequencer_U0/U4/Y (NAND2X0_LVT)                     0.01       1.55 r
  Esc_Sequencer_U0/U9/Y (INVX0_LVT)                       0.01       1.56 f
  Esc_Sequencer_U0/U10/Y (AND3X1_LVT)                     0.03       1.59 f
  Esc_Sequencer_U0/CmdDone_reg/D (DFFARX1_LVT)            0.00       1.59 f
  data arrival time                                                  1.59

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  Esc_Sequencer_U0/CmdDone_reg/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                       99.61


  Startpoint: Esc_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: Esc_Sequencer_U0/Count_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Sequencer      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  Esc_Sequencer_U0/Count_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  Esc_Sequencer_U0/Count_reg[0]/QN (DFFARX1_LVT)          0.04       1.54 f
  Esc_Sequencer_U0/U8/Y (AND2X1_LVT)                      0.03       1.58 f
  Esc_Sequencer_U0/Count_reg[0]/D (DFFARX1_LVT)           0.00       1.58 f
  data arrival time                                                  1.58

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  Esc_Sequencer_U0/Count_reg[0]/CLK (DFFARX1_LVT)         0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                       99.62


  Startpoint: EscEncoder_U0/Enable1_reg
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: EscEncoder_U0/Enable1_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscEncoder_U0/Enable1_reg/CLK (DFFARX1_LVT)             0.00       1.50 r
  EscEncoder_U0/Enable1_reg/QN (DFFARX1_LVT)              0.04       1.54 f
  EscEncoder_U0/U3/Y (AND2X1_LVT)                         0.03       1.57 f
  EscEncoder_U0/Enable1_reg/D (DFFARX1_LVT)               0.00       1.57 f
  data arrival time                                                  1.57

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscEncoder_U0/Enable1_reg/CLK (DFFARX1_LVT)             0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                       99.63


  Startpoint: ESC_Serializerr_U0/counter_reg[1]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: ESC_Serializerr_U0/LastBit_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Serializer     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/counter_reg[1]/CLK (DFFARX1_LVT)     0.00       1.50 r
  ESC_Serializerr_U0/counter_reg[1]/Q (DFFARX1_LVT)       0.02       1.52 f
  ESC_Serializerr_U0/U7/Y (AND4X1_LVT)                    0.04       1.56 f
  ESC_Serializerr_U0/LastBit_reg/D (DFFARX1_LVT)          0.00       1.56 f
  data arrival time                                                  1.56

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  ESC_Serializerr_U0/LastBit_reg/CLK (DFFARX1_LVT)        0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                       99.64


  Startpoint: sync_level_U9/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: EscEncoder_U0/data_A_reg
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Encoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U9/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U9/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U9/sync_out[0] (sync_level_3)                0.00       1.52 f
  EscEncoder_U0/EscEncoderEn (Esc_Encoder)                0.00       1.52 f
  EscEncoder_U0/U6/Y (AND3X1_LVT)                         0.02       1.55 f
  EscEncoder_U0/data_A_reg/D (DFFARX1_LVT)                0.00       1.55 f
  data arrival time                                                  1.55

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscEncoder_U0/data_A_reg/CLK (DFFARX1_LVT)              0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                       99.66


  Startpoint: ESC_Serializerr_U0/SerBit_reg
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U12/sync_ff1_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  ESC_Serializerr_U0/SerBit_reg/CLK (DFFARX1_LVT)         0.00       1.50 r
  ESC_Serializerr_U0/SerBit_reg/Q (DFFARX1_LVT)           0.02       1.52 f
  ESC_Serializerr_U0/SerBit (ESC_Serializer)              0.00       1.52 f
  EscSerSeqMux/B (Mux_1Bit_3)                             0.00       1.52 f
  EscSerSeqMux/U2/Y (AO22X1_LVT)                          0.02       1.54 f
  EscSerSeqMux/Out (Mux_1Bit_3)                           0.00       1.54 f
  sync_level_U12/async_in[0] (sync_level_0)               0.00       1.54 f
  sync_level_U12/sync_ff1_reg[0]/D (DFFARX1_LVT)          0.00       1.54 f
  data arrival time                                                  1.54

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  sync_level_U12/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00     101.30 r
  library setup time                                     -0.09     101.21
  data required time                                               101.21
  --------------------------------------------------------------------------
  data required time                                               101.21
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                       99.67


  Startpoint: sync_level_U2/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U2/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_10      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U2/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U2/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U2/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  sync_level_U2/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                       99.68


  Startpoint: sync_level_U7/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U7/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_5       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U7/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U7/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U7/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  sync_level_U7/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                       99.68


  Startpoint: sync_level_U8/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U8/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_4       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U8/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U8/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U8/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  sync_level_U8/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                       99.68


  Startpoint: sync_level_U9/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U9/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_3       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U9/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       1.50 r
  sync_level_U9/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.02       1.52 f
  sync_level_U9/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  sync_level_U9/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                       99.68


  Startpoint: sync_level_U12/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by ESC_CLK)
  Endpoint: sync_level_U12/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by ESC_CLK)
  Path Group: ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_0       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ESC_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  sync_level_U12/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00       1.50 r
  sync_level_U12/sync_ff1_reg[0]/Q (DFFARX1_LVT)          0.02       1.52 f
  sync_level_U12/sync_ff2_reg[0]/D (DFFARX1_LVT)          0.00       1.52 f
  data arrival time                                                  1.52

  clock ESC_CLK (rise edge)                             100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  sync_level_U12/sync_ff2_reg[0]/CLK (DFFARX1_LVT)        0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                       99.68


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[7]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[7]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[7]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[7]/Q (DFFNARX1_LVT)
                                                          0.13      51.63 r
  Esc_Deserializer_U0/RxEscData[7] (ESC_Deserializer)     0.00      51.63 r
  RxEscData[7] (out)                                      0.00      51.63 r
  data arrival time                                                 51.63

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.63
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[6]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[6]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[6]/Q (DFFNARX1_LVT)
                                                          0.13      51.63 r
  Esc_Deserializer_U0/RxEscData[6] (ESC_Deserializer)     0.00      51.63 r
  RxEscData[6] (out)                                      0.00      51.63 r
  data arrival time                                                 51.63

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.63
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[5]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[5]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[5]/Q (DFFNARX1_LVT)
                                                          0.13      51.63 r
  Esc_Deserializer_U0/RxEscData[5] (ESC_Deserializer)     0.00      51.63 r
  RxEscData[5] (out)                                      0.00      51.63 r
  data arrival time                                                 51.63

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.63
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[4]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[4]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[4]/Q (DFFNARX1_LVT)
                                                          0.13      51.63 r
  Esc_Deserializer_U0/RxEscData[4] (ESC_Deserializer)     0.00      51.63 r
  RxEscData[4] (out)                                      0.00      51.63 r
  data arrival time                                                 51.63

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.63
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[3]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[3]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[3]/Q (DFFNARX1_LVT)
                                                          0.13      51.63 r
  Esc_Deserializer_U0/RxEscData[3] (ESC_Deserializer)     0.00      51.63 r
  RxEscData[3] (out)                                      0.00      51.63 r
  data arrival time                                                 51.63

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.63
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[2]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[2]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[2]/Q (DFFNARX1_LVT)
                                                          0.13      51.63 r
  Esc_Deserializer_U0/RxEscData[2] (ESC_Deserializer)     0.00      51.63 r
  RxEscData[2] (out)                                      0.00      51.63 r
  data arrival time                                                 51.63

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.63
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[1]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[1]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[1]/Q (DFFNARX1_LVT)
                                                          0.13      51.63 r
  Esc_Deserializer_U0/RxEscData[1] (ESC_Deserializer)     0.00      51.63 r
  RxEscData[1] (out)                                      0.00      51.63 r
  data arrival time                                                 51.63

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.63
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: Esc_Deserializer_U0/RxEscData_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxEscData[0]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxEscData_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxEscData_reg[0]/Q (DFFNARX1_LVT)
                                                          0.13      51.63 r
  Esc_Deserializer_U0/RxEscData[0] (ESC_Deserializer)     0.00      51.63 r
  RxEscData[0] (out)                                      0.00      51.63 r
  data arrival time                                                 51.63

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.63
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: Esc_Deserializer_U0/RxValidEsc_reg
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxValidEsc (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/RxValidEsc_reg/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/RxValidEsc_reg/Q (DFFNARX1_LVT)     0.13      51.63 r
  Esc_Deserializer_U0/RxValidEsc (ESC_Deserializer)       0.00      51.63 r
  cphy_tx_fsm_U0/InRxValidEsc (cphy_tx_fsm)               0.00      51.63 r
  cphy_tx_fsm_U0/RxValidEsc (cphy_tx_fsm)                 0.00      51.63 r
  RxValidEsc (out)                                        0.00      51.63 r
  data arrival time                                                 51.63

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                -51.63
  --------------------------------------------------------------------------
  slack (MET)                                                       29.67


  Startpoint: EscDecoder_U0/EscBit_reg
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[5]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscDecoder_U0/EscBit_reg/Q (DFFARX1_LVT)                0.03       1.53 f
  EscDecoder_U0/EscBit (Esc_Decoder)                      0.00       1.53 f
  Esc_Deserializer_U0/SerBit (ESC_Deserializer)           0.00       1.53 f
  Esc_Deserializer_U0/U9/Y (AND2X1_LVT)                   0.02       1.55 f
  Esc_Deserializer_U0/U11/Y (MUX21X1_LVT)                 0.03       1.57 f
  Esc_Deserializer_U0/shift_reg_reg[5]/D (DFFNARX1_LVT)
                                                          0.00       1.57 f
  data arrival time                                                  1.57

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                      -0.20      51.30
  Esc_Deserializer_U0/shift_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00      51.30 f
  library setup time                                     -0.12      51.18
  data required time                                                51.18
  --------------------------------------------------------------------------
  data required time                                                51.18
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                       49.61


  Startpoint: EscDecoder_U0/EscBit_reg
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[3]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscDecoder_U0/EscBit_reg/Q (DFFARX1_LVT)                0.03       1.53 f
  EscDecoder_U0/EscBit (Esc_Decoder)                      0.00       1.53 f
  Esc_Deserializer_U0/SerBit (ESC_Deserializer)           0.00       1.53 f
  Esc_Deserializer_U0/U9/Y (AND2X1_LVT)                   0.02       1.55 f
  Esc_Deserializer_U0/U24/Y (AO22X1_LVT)                  0.02       1.57 f
  Esc_Deserializer_U0/shift_reg_reg[3]/D (DFFNARX1_LVT)
                                                          0.00       1.57 f
  data arrival time                                                  1.57

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                      -0.20      51.30
  Esc_Deserializer_U0/shift_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00      51.30 f
  library setup time                                     -0.11      51.19
  data required time                                                51.19
  --------------------------------------------------------------------------
  data required time                                                51.19
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                       49.62


  Startpoint: EscDecoder_U0/EscBit_reg
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[0]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscDecoder_U0/EscBit_reg/Q (DFFARX1_LVT)                0.03       1.53 f
  EscDecoder_U0/EscBit (Esc_Decoder)                      0.00       1.53 f
  Esc_Deserializer_U0/SerBit (ESC_Deserializer)           0.00       1.53 f
  Esc_Deserializer_U0/U18/Y (OA221X1_LVT)                 0.03       1.55 f
  Esc_Deserializer_U0/shift_reg_reg[0]/D (DFFNARX1_LVT)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                      -0.20      51.30
  Esc_Deserializer_U0/shift_reg_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.30 f
  library setup time                                     -0.12      51.18
  data required time                                                51.18
  --------------------------------------------------------------------------
  data required time                                                51.18
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                       49.63


  Startpoint: EscDecoder_U0/EscBit_reg
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[1]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscDecoder_U0/EscBit_reg/Q (DFFARX1_LVT)                0.03       1.53 f
  EscDecoder_U0/EscBit (Esc_Decoder)                      0.00       1.53 f
  Esc_Deserializer_U0/SerBit (ESC_Deserializer)           0.00       1.53 f
  Esc_Deserializer_U0/U20/Y (OA221X1_LVT)                 0.03       1.55 f
  Esc_Deserializer_U0/shift_reg_reg[1]/D (DFFNARX1_LVT)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                      -0.20      51.30
  Esc_Deserializer_U0/shift_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.30 f
  library setup time                                     -0.12      51.18
  data required time                                                51.18
  --------------------------------------------------------------------------
  data required time                                                51.18
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                       49.63


  Startpoint: EscDecoder_U0/EscBit_reg
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[2]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscDecoder_U0/EscBit_reg/Q (DFFARX1_LVT)                0.03       1.53 f
  EscDecoder_U0/EscBit (Esc_Decoder)                      0.00       1.53 f
  Esc_Deserializer_U0/SerBit (ESC_Deserializer)           0.00       1.53 f
  Esc_Deserializer_U0/U23/Y (OA221X1_LVT)                 0.03       1.55 f
  Esc_Deserializer_U0/shift_reg_reg[2]/D (DFFNARX1_LVT)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                      -0.20      51.30
  Esc_Deserializer_U0/shift_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00      51.30 f
  library setup time                                     -0.12      51.18
  data required time                                                51.18
  --------------------------------------------------------------------------
  data required time                                                51.18
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                       49.63


  Startpoint: EscDecoder_U0/EscBit_reg
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[4]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscDecoder_U0/EscBit_reg/Q (DFFARX1_LVT)                0.03       1.53 f
  EscDecoder_U0/EscBit (Esc_Decoder)                      0.00       1.53 f
  Esc_Deserializer_U0/SerBit (ESC_Deserializer)           0.00       1.53 f
  Esc_Deserializer_U0/U27/Y (OA221X1_LVT)                 0.03       1.55 f
  Esc_Deserializer_U0/shift_reg_reg[4]/D (DFFNARX1_LVT)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                      -0.20      51.30
  Esc_Deserializer_U0/shift_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00      51.30 f
  library setup time                                     -0.12      51.18
  data required time                                                51.18
  --------------------------------------------------------------------------
  data required time                                                51.18
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                       49.63


  Startpoint: EscDecoder_U0/EscBit_reg
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/shift_reg_reg[6]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscDecoder_U0/EscBit_reg/Q (DFFARX1_LVT)                0.03       1.53 f
  EscDecoder_U0/EscBit (Esc_Decoder)                      0.00       1.53 f
  Esc_Deserializer_U0/SerBit (ESC_Deserializer)           0.00       1.53 f
  Esc_Deserializer_U0/U30/Y (OA221X1_LVT)                 0.03       1.55 f
  Esc_Deserializer_U0/shift_reg_reg[6]/D (DFFNARX1_LVT)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                      -0.20      51.30
  Esc_Deserializer_U0/shift_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00      51.30 f
  library setup time                                     -0.12      51.18
  data required time                                                51.18
  --------------------------------------------------------------------------
  data required time                                                51.18
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                       49.63


  Startpoint: EscDecoder_U0/EscBit_reg
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[7]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00       1.50 r
  EscDecoder_U0/EscBit_reg/Q (DFFARX1_LVT)                0.03       1.53 f
  EscDecoder_U0/EscBit (Esc_Decoder)                      0.00       1.53 f
  Esc_Deserializer_U0/SerBit (ESC_Deserializer)           0.00       1.53 f
  Esc_Deserializer_U0/U32/Y (AO22X1_LVT)                  0.02       1.55 f
  Esc_Deserializer_U0/RxEscData_reg[7]/D (DFFNARX1_LVT)
                                                          0.00       1.55 f
  data arrival time                                                  1.55

  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  clock uncertainty                                      -0.20      51.30
  Esc_Deserializer_U0/RxEscData_reg[7]/CLK (DFFNARX1_LVT)
                                                          0.00      51.30 f
  library setup time                                     -0.12      51.18
  data required time                                                51.18
  --------------------------------------------------------------------------
  data required time                                                51.18
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                       49.63


  Startpoint: LpRx[2] (input port clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[0]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  input external delay                                   20.00      21.50 f
  LpRx[2] (in)                                            4.55      26.05 f
  EscDecoder_U0/A (Esc_Decoder)                           0.00      26.05 f
  EscDecoder_U0/U34/Y (AND2X1_LVT)                        4.23      30.28 f
  EscDecoder_U0/Command_reg[0]/D (DFFARX1_LVT)            0.00      30.28 f
  data arrival time                                                 30.28

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Command_reg[0]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -3.40      97.90
  data required time                                                97.90
  --------------------------------------------------------------------------
  data required time                                                97.90
  data arrival time                                                -30.28
  --------------------------------------------------------------------------
  slack (MET)                                                       67.62


  Startpoint: LpRx[2] (input port clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/EscBit_reg
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  input external delay                                   20.00      21.50 f
  LpRx[2] (in)                                            4.55      26.05 f
  EscDecoder_U0/A (Esc_Decoder)                           0.00      26.05 f
  EscDecoder_U0/U32/Y (AND2X1_LVT)                        4.23      30.28 f
  EscDecoder_U0/EscBit_reg/D (DFFARX1_LVT)                0.00      30.28 f
  data arrival time                                                 30.28

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/EscBit_reg/CLK (DFFARX1_LVT)              0.00     101.30 r
  library setup time                                     -3.40      97.90
  data required time                                                97.90
  --------------------------------------------------------------------------
  data required time                                                97.90
  data arrival time                                                -30.28
  --------------------------------------------------------------------------
  slack (MET)                                                       67.62


  Startpoint: LpRx[2] (input port clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  input external delay                                   20.00      21.50 f
  LpRx[2] (in)                                            4.55      26.05 f
  EscDecoder_U0/A (Esc_Decoder)                           0.00      26.05 f
  EscDecoder_U0/U10/Y (NAND3X0_LVT)                       1.28      27.33 r
  EscDecoder_U0/U7/Y (AND3X1_LVT)                        -3.75      23.58 r
  EscDecoder_U0/U26/Y (AO21X1_LVT)                        0.01      23.60 r
  EscDecoder_U0/CurrentState_reg[0]/D (DFFARX1_LVT)       0.00      23.60 r
  data arrival time                                                 23.60

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/CurrentState_reg[0]/CLK (DFFARX1_LVT)     0.00     101.30 r
  library setup time                                     -0.08     101.22
  data required time                                               101.22
  --------------------------------------------------------------------------
  data required time                                               101.22
  data arrival time                                                -23.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.63


  Startpoint: LpRx[2] (input port clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  input external delay                                   20.00      21.50 f
  LpRx[2] (in)                                            4.55      26.05 f
  EscDecoder_U0/A (Esc_Decoder)                           0.00      26.05 f
  EscDecoder_U0/U10/Y (NAND3X0_LVT)                       1.28      27.33 r
  EscDecoder_U0/U7/Y (AND3X1_LVT)                        -3.75      23.58 r
  EscDecoder_U0/U26/Y (AO21X1_LVT)                        0.01      23.60 r
  EscDecoder_U0/U28/Y (AND2X1_LVT)                       -0.02      23.57 r
  EscDecoder_U0/U30/Y (AND2X1_LVT)                        0.01      23.59 r
  EscDecoder_U0/Counter_reg[1]/D (DFFARX1_LVT)            0.00      23.59 r
  data arrival time                                                 23.59

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Counter_reg[1]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.04     101.26
  data required time                                               101.26
  --------------------------------------------------------------------------
  data required time                                               101.26
  data arrival time                                                -23.59
  --------------------------------------------------------------------------
  slack (MET)                                                       77.68


  Startpoint: LpRx[2] (input port clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  input external delay                                   20.00      21.50 f
  LpRx[2] (in)                                            4.55      26.05 f
  EscDecoder_U0/A (Esc_Decoder)                           0.00      26.05 f
  EscDecoder_U0/U10/Y (NAND3X0_LVT)                       1.28      27.33 r
  EscDecoder_U0/U7/Y (AND3X1_LVT)                        -3.75      23.58 r
  EscDecoder_U0/U26/Y (AO21X1_LVT)                        0.01      23.60 r
  EscDecoder_U0/U44/Y (OA221X1_LVT)                      -0.02      23.57 r
  EscDecoder_U0/Counter_reg[2]/D (DFFARX1_LVT)            0.00      23.57 r
  data arrival time                                                 23.57

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Counter_reg[2]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.05     101.25
  data required time                                               101.25
  --------------------------------------------------------------------------
  data required time                                               101.25
  data arrival time                                                -23.57
  --------------------------------------------------------------------------
  slack (MET)                                                       77.68


  Startpoint: LpRx[2] (input port clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  input external delay                                   20.00      21.50 f
  LpRx[2] (in)                                            4.55      26.05 f
  EscDecoder_U0/A (Esc_Decoder)                           0.00      26.05 f
  EscDecoder_U0/U10/Y (NAND3X0_LVT)                       1.28      27.33 r
  EscDecoder_U0/U7/Y (AND3X1_LVT)                        -3.75      23.58 r
  EscDecoder_U0/U31/Y (AO22X1_LVT)                       -0.04      23.54 r
  EscDecoder_U0/CurrentState_reg[1]/D (DFFARX1_LVT)       0.00      23.54 r
  data arrival time                                                 23.54

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/CurrentState_reg[1]/CLK (DFFARX1_LVT)     0.00     101.30 r
  library setup time                                     -0.07     101.23
  data required time                                               101.23
  --------------------------------------------------------------------------
  data required time                                               101.23
  data arrival time                                                -23.54
  --------------------------------------------------------------------------
  slack (MET)                                                       77.69


  Startpoint: LpRx[2] (input port clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  input external delay                                   20.00      21.50 f
  LpRx[2] (in)                                            4.55      26.05 f
  EscDecoder_U0/A (Esc_Decoder)                           0.00      26.05 f
  EscDecoder_U0/U10/Y (NAND3X0_LVT)                       1.28      27.33 r
  EscDecoder_U0/U7/Y (AND3X1_LVT)                        -3.75      23.58 r
  EscDecoder_U0/U26/Y (AO21X1_LVT)                        0.01      23.60 r
  EscDecoder_U0/U42/Y (AND2X1_LVT)                       -0.05      23.55 r
  EscDecoder_U0/Counter_reg[0]/D (DFFARX1_LVT)            0.00      23.55 r
  data arrival time                                                 23.55

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Counter_reg[0]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.05     101.25
  data required time                                               101.25
  --------------------------------------------------------------------------
  data required time                                               101.25
  data arrival time                                                -23.55
  --------------------------------------------------------------------------
  slack (MET)                                                       77.70


  Startpoint: EscDecoder_U0/Command_reg[6]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxLpdtEsc (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Command_reg[6]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Command_reg[6]/Q (DFFARX1_LVT)            0.07       1.57 r
  EscDecoder_U0/U14/Y (NAND2X0_LVT)                       0.02       1.58 f
  EscDecoder_U0/U15/Y (NOR4X1_LVT)                        0.03       1.61 r
  EscDecoder_U0/U25/Y (NAND4X0_LVT)                       0.02       1.63 f
  EscDecoder_U0/U4/Y (INVX0_LVT)                          0.01       1.65 r
  EscDecoder_U0/U9/Y (AO22X1_LVT)                         0.05       1.70 r
  EscDecoder_U0/RxLpdtEsc (Esc_Decoder)                   0.00       1.70 r
  cphy_tx_fsm_U0/InRxLpdtEsc (cphy_tx_fsm)                0.00       1.70 r
  cphy_tx_fsm_U0/RxLpdtEsc (cphy_tx_fsm)                  0.00       1.70 r
  RxLpdtEsc (out)                                         0.00       1.70 r
  data arrival time                                                  1.70

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                       79.60


  Startpoint: EscDecoder_U0/Command_reg[3]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxTriggerEsc[0]
            (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Command_reg[3]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Command_reg[3]/Q (DFFARX1_LVT)            0.07       1.57 r
  EscDecoder_U0/U15/Y (NOR4X1_LVT)                        0.05       1.61 f
  EscDecoder_U0/U16/Y (NAND4X0_LVT)                       0.02       1.63 r
  EscDecoder_U0/U17/Y (INVX0_LVT)                         0.01       1.64 f
  EscDecoder_U0/U18/Y (AND2X1_LVT)                        0.06       1.70 f
  EscDecoder_U0/RxTriggerEsc[0] (Esc_Decoder)             0.00       1.70 f
  cphy_tx_fsm_U0/InRxTriggerEsc[0] (cphy_tx_fsm)          0.00       1.70 f
  cphy_tx_fsm_U0/RxTriggerEsc[0] (cphy_tx_fsm)            0.00       1.70 f
  RxTriggerEsc[0] (out)                                   0.00       1.70 f
  data arrival time                                                  1.70

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                       79.60


  Startpoint: EscDecoder_U0/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: RxUlpsEsc (output port clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/Counter_reg[0]/CLK (DFFARX1_LVT)          0.00       1.50 r
  EscDecoder_U0/Counter_reg[0]/QN (DFFARX1_LVT)           0.05       1.55 f
  EscDecoder_U0/U12/Y (NAND4X0_LVT)                       0.03       1.58 r
  EscDecoder_U0/U6/Y (INVX1_LVT)                          0.01       1.59 f
  EscDecoder_U0/U13/Y (AND2X1_LVT)                        0.03       1.62 f
  EscDecoder_U0/U24/Y (AND2X1_LVT)                        0.06       1.68 f
  EscDecoder_U0/RxUlpsEsc (Esc_Decoder)                   0.00       1.68 f
  cphy_tx_fsm_U0/InRxUlpsEsc (cphy_tx_fsm)                0.00       1.68 f
  cphy_tx_fsm_U0/RxUlpsEsc (cphy_tx_fsm)                  0.00       1.68 f
  RxUlpsEsc (out)                                         0.00       1.68 f
  data arrival time                                                  1.68

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  output external delay                                 -20.00      81.30
  data required time                                                81.30
  --------------------------------------------------------------------------
  data required time                                                81.30
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                       79.62


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[6]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.01      51.63 r
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.05      51.69 f
  Esc_Deserializer_U0/U33/Y (AO22X1_LVT)                  0.02      51.71 f
  Esc_Deserializer_U0/RxEscData_reg[6]/D (DFFNARX1_LVT)
                                                          0.00      51.71 f
  data arrival time                                                 51.71

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/RxEscData_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.12     151.18
  data required time                                               151.18
  --------------------------------------------------------------------------
  data required time                                               151.18
  data arrival time                                                -51.71
  --------------------------------------------------------------------------
  slack (MET)                                                       99.47


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[5]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.01      51.63 r
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.05      51.69 f
  Esc_Deserializer_U0/U34/Y (AO22X1_LVT)                  0.02      51.71 f
  Esc_Deserializer_U0/RxEscData_reg[5]/D (DFFNARX1_LVT)
                                                          0.00      51.71 f
  data arrival time                                                 51.71

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/RxEscData_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.12     151.18
  data required time                                               151.18
  --------------------------------------------------------------------------
  data required time                                               151.18
  data arrival time                                                -51.71
  --------------------------------------------------------------------------
  slack (MET)                                                       99.47


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[4]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.01      51.63 r
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.05      51.69 f
  Esc_Deserializer_U0/U35/Y (AO22X1_LVT)                  0.02      51.71 f
  Esc_Deserializer_U0/RxEscData_reg[4]/D (DFFNARX1_LVT)
                                                          0.00      51.71 f
  data arrival time                                                 51.71

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/RxEscData_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.12     151.18
  data required time                                               151.18
  --------------------------------------------------------------------------
  data required time                                               151.18
  data arrival time                                                -51.71
  --------------------------------------------------------------------------
  slack (MET)                                                       99.47


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[3]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.01      51.63 r
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.05      51.69 f
  Esc_Deserializer_U0/U36/Y (AO22X1_LVT)                  0.02      51.71 f
  Esc_Deserializer_U0/RxEscData_reg[3]/D (DFFNARX1_LVT)
                                                          0.00      51.71 f
  data arrival time                                                 51.71

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/RxEscData_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.12     151.18
  data required time                                               151.18
  --------------------------------------------------------------------------
  data required time                                               151.18
  data arrival time                                                -51.71
  --------------------------------------------------------------------------
  slack (MET)                                                       99.47


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[2]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.01      51.63 r
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.05      51.69 f
  Esc_Deserializer_U0/U37/Y (AO22X1_LVT)                  0.02      51.71 f
  Esc_Deserializer_U0/RxEscData_reg[2]/D (DFFNARX1_LVT)
                                                          0.00      51.71 f
  data arrival time                                                 51.71

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/RxEscData_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.12     151.18
  data required time                                               151.18
  --------------------------------------------------------------------------
  data required time                                               151.18
  data arrival time                                                -51.71
  --------------------------------------------------------------------------
  slack (MET)                                                       99.47


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[1]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.01      51.63 r
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.05      51.69 f
  Esc_Deserializer_U0/U38/Y (AO22X1_LVT)                  0.02      51.71 f
  Esc_Deserializer_U0/RxEscData_reg[1]/D (DFFNARX1_LVT)
                                                          0.00      51.71 f
  data arrival time                                                 51.71

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/RxEscData_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.12     151.18
  data required time                                               151.18
  --------------------------------------------------------------------------
  data required time                                               151.18
  data arrival time                                                -51.71
  --------------------------------------------------------------------------
  slack (MET)                                                       99.47


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxEscData_reg[0]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.01      51.63 r
  Esc_Deserializer_U0/U8/Y (NAND2X0_LVT)                  0.05      51.69 f
  Esc_Deserializer_U0/U39/Y (AO22X1_LVT)                  0.02      51.71 f
  Esc_Deserializer_U0/RxEscData_reg[0]/D (DFFNARX1_LVT)
                                                          0.00      51.71 f
  data arrival time                                                 51.71

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/RxEscData_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.12     151.18
  data required time                                               151.18
  --------------------------------------------------------------------------
  data required time                                               151.18
  data arrival time                                                -51.71
  --------------------------------------------------------------------------
  slack (MET)                                                       99.47


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/bit_count_reg[1]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.01      51.63 r
  Esc_Deserializer_U0/U12/Y (INVX0_LVT)                   0.01      51.64 f
  Esc_Deserializer_U0/U13/Y (OA21X1_LVT)                  0.02      51.66 f
  Esc_Deserializer_U0/bit_count_reg[1]/D (DFFNARX1_LVT)
                                                          0.00      51.66 f
  data arrival time                                                 51.66

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/bit_count_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.11     151.19
  data required time                                               151.19
  --------------------------------------------------------------------------
  data required time                                               151.19
  data arrival time                                                -51.66
  --------------------------------------------------------------------------
  slack (MET)                                                       99.53


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/bit_count_reg[2]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/Q (DFFNARX1_LVT)
                                                          0.10      51.60 r
  Esc_Deserializer_U0/U6/Y (NAND2X0_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/U7/Y (NAND2X0_LVT)                  0.01      51.63 r
  Esc_Deserializer_U0/U15/Y (OAI22X1_LVT)                 0.02      51.66 f
  Esc_Deserializer_U0/bit_count_reg[2]/D (DFFNARX1_LVT)
                                                          0.00      51.66 f
  data arrival time                                                 51.66

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/bit_count_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.11     151.19
  data required time                                               151.19
  --------------------------------------------------------------------------
  data required time                                               151.19
  data arrival time                                                -51.66
  --------------------------------------------------------------------------
  slack (MET)                                                       99.53


  Startpoint: EscDecoder_U0/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[1]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[0]/Q (DFFARX1_LVT)       0.07       1.57 r
  EscDecoder_U0/U12/Y (NAND4X0_LVT)                       0.02       1.59 f
  EscDecoder_U0/U33/Y (AND3X1_LVT)                        0.05       1.64 f
  EscDecoder_U0/U35/Y (AND2X1_LVT)                        0.02       1.66 f
  EscDecoder_U0/Command_reg[1]/D (DFFARX1_LVT)            0.00       1.66 f
  data arrival time                                                  1.66

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Command_reg[1]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       99.54


  Startpoint: EscDecoder_U0/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[2]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[0]/Q (DFFARX1_LVT)       0.07       1.57 r
  EscDecoder_U0/U12/Y (NAND4X0_LVT)                       0.02       1.59 f
  EscDecoder_U0/U33/Y (AND3X1_LVT)                        0.05       1.64 f
  EscDecoder_U0/U36/Y (AND2X1_LVT)                        0.02       1.66 f
  EscDecoder_U0/Command_reg[2]/D (DFFARX1_LVT)            0.00       1.66 f
  data arrival time                                                  1.66

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Command_reg[2]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       99.54


  Startpoint: EscDecoder_U0/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[3]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[0]/Q (DFFARX1_LVT)       0.07       1.57 r
  EscDecoder_U0/U12/Y (NAND4X0_LVT)                       0.02       1.59 f
  EscDecoder_U0/U33/Y (AND3X1_LVT)                        0.05       1.64 f
  EscDecoder_U0/U37/Y (AND2X1_LVT)                        0.02       1.66 f
  EscDecoder_U0/Command_reg[3]/D (DFFARX1_LVT)            0.00       1.66 f
  data arrival time                                                  1.66

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Command_reg[3]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       99.54


  Startpoint: EscDecoder_U0/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[4]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[0]/Q (DFFARX1_LVT)       0.07       1.57 r
  EscDecoder_U0/U12/Y (NAND4X0_LVT)                       0.02       1.59 f
  EscDecoder_U0/U33/Y (AND3X1_LVT)                        0.05       1.64 f
  EscDecoder_U0/U38/Y (AND2X1_LVT)                        0.02       1.66 f
  EscDecoder_U0/Command_reg[4]/D (DFFARX1_LVT)            0.00       1.66 f
  data arrival time                                                  1.66

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Command_reg[4]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       99.54


  Startpoint: EscDecoder_U0/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[5]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[0]/Q (DFFARX1_LVT)       0.07       1.57 r
  EscDecoder_U0/U12/Y (NAND4X0_LVT)                       0.02       1.59 f
  EscDecoder_U0/U33/Y (AND3X1_LVT)                        0.05       1.64 f
  EscDecoder_U0/U39/Y (AND2X1_LVT)                        0.02       1.66 f
  EscDecoder_U0/Command_reg[5]/D (DFFARX1_LVT)            0.00       1.66 f
  data arrival time                                                  1.66

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Command_reg[5]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       99.54


  Startpoint: EscDecoder_U0/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[6]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[0]/Q (DFFARX1_LVT)       0.07       1.57 r
  EscDecoder_U0/U12/Y (NAND4X0_LVT)                       0.02       1.59 f
  EscDecoder_U0/U33/Y (AND3X1_LVT)                        0.05       1.64 f
  EscDecoder_U0/U40/Y (AND2X1_LVT)                        0.02       1.66 f
  EscDecoder_U0/Command_reg[6]/D (DFFARX1_LVT)            0.00       1.66 f
  data arrival time                                                  1.66

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Command_reg[6]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       99.54


  Startpoint: EscDecoder_U0/CurrentState_reg[0]
              (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: EscDecoder_U0/Command_reg[7]
            (rising edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Esc_Decoder        ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             1.50       1.50
  EscDecoder_U0/CurrentState_reg[0]/CLK (DFFARX1_LVT)     0.00       1.50 r
  EscDecoder_U0/CurrentState_reg[0]/Q (DFFARX1_LVT)       0.07       1.57 r
  EscDecoder_U0/U12/Y (NAND4X0_LVT)                       0.02       1.59 f
  EscDecoder_U0/U33/Y (AND3X1_LVT)                        0.05       1.64 f
  EscDecoder_U0/U41/Y (AND2X1_LVT)                        0.02       1.66 f
  EscDecoder_U0/Command_reg[7]/D (DFFARX1_LVT)            0.00       1.66 f
  data arrival time                                                  1.66

  clock RX_ESC_CLK (rise edge)                          100.00     100.00
  clock network delay (ideal)                             1.50     101.50
  clock uncertainty                                      -0.20     101.30
  EscDecoder_U0/Command_reg[7]/CLK (DFFARX1_LVT)          0.00     101.30 r
  library setup time                                     -0.10     101.20
  data required time                                               101.20
  --------------------------------------------------------------------------
  data required time                                               101.20
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       99.54


  Startpoint: Esc_Deserializer_U0/bit_count_reg[1]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/RxValidEsc_reg
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[1]/Q (DFFNARX1_LVT)
                                                          0.06      51.56 f
  Esc_Deserializer_U0/U31/Y (AND4X1_LVT)                  0.05      51.61 f
  Esc_Deserializer_U0/U41/Y (AO21X1_LVT)                  0.02      51.62 f
  Esc_Deserializer_U0/RxValidEsc_reg/D (DFFNARX1_LVT)     0.00      51.62 f
  data arrival time                                                 51.62

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/RxValidEsc_reg/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.12     151.18
  data required time                                               151.18
  --------------------------------------------------------------------------
  data required time                                               151.18
  data arrival time                                                -51.62
  --------------------------------------------------------------------------
  slack (MET)                                                       99.56


  Startpoint: Esc_Deserializer_U0/bit_count_reg[0]
              (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Endpoint: Esc_Deserializer_U0/bit_count_reg[0]
            (falling edge-triggered flip-flop clocked by RX_ESC_CLK)
  Path Group: RX_ESC_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  ESC_Deserializer   8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_ESC_CLK (fall edge)                           50.00      50.00
  clock network delay (ideal)                             1.50      51.50
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00      51.50 f
  Esc_Deserializer_U0/bit_count_reg[0]/QN (DFFNARX1_LVT)
                                                          0.10      51.60 f
  Esc_Deserializer_U0/U14/Y (AND2X1_LVT)                  0.03      51.62 f
  Esc_Deserializer_U0/bit_count_reg[0]/D (DFFNARX1_LVT)
                                                          0.00      51.62 f
  data arrival time                                                 51.62

  clock RX_ESC_CLK (fall edge)                          150.00     150.00
  clock network delay (ideal)                             1.50     151.50
  clock uncertainty                                      -0.20     151.30
  Esc_Deserializer_U0/bit_count_reg[0]/CLK (DFFNARX1_LVT)
                                                          0.00     151.30 f
  library setup time                                     -0.11     151.19
  data required time                                               151.19
  --------------------------------------------------------------------------
  data required time                                               151.19
  data arrival time                                                -51.62
  --------------------------------------------------------------------------
  slack (MET)                                                       99.56


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[3]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U37/Y (AO22X1_LVT)                     0.02       0.19 f
  HS_Serializer_U0/TxFlip_reg_reg[3]/D (DFFNARX1_LVT)     0.00       0.19 f
  data arrival time                                                  0.19

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxFlip_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.26       0.24
  data required time                                                 0.24
  --------------------------------------------------------------------------
  data required time                                                 0.24
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U38/Y (AO22X1_LVT)                     0.02       0.19 f
  HS_Serializer_U0/TxFlip_reg_reg[2]/D (DFFNARX1_LVT)     0.00       0.19 f
  data arrival time                                                  0.19

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxFlip_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.25       0.25
  data required time                                                 0.25
  --------------------------------------------------------------------------
  data required time                                                 0.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[4]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U39/Y (AO22X1_LVT)                     0.02       0.19 f
  HS_Serializer_U0/TxFlip_reg_reg[4]/D (DFFNARX1_LVT)     0.00       0.19 f
  data arrival time                                                  0.19

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxFlip_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.22       0.28
  data required time                                                 0.28
  --------------------------------------------------------------------------
  data required time                                                 0.28
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[6]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U48/Y (NOR2X0_LVT)                     0.03       0.32 f
  HS_Serializer_U0/U47/Y (OR2X1_LVT)                      0.01       0.33 f
  HS_Serializer_U0/TxPolarity_reg_reg[6]/D (DFFNARX1_LVT)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxPolarity_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.04       0.46
  data required time                                                 0.46
  --------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[6]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U55/Y (OAI22X1_LVT)                    0.03       0.32 f
  HS_Serializer_U0/U30/Y (INVX1_LVT)                      0.01       0.33 r
  HS_Serializer_U0/U31/Y (INVX1_LVT)                      0.00       0.33 f
  HS_Serializer_U0/TxFlip_reg_reg[6]/D (DFFNARX1_LVT)     0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxFlip_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/SerSym_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U89/Y (OAI22X1_LVT)                    0.03       0.32 f
  HS_Serializer_U0/U26/Y (INVX1_LVT)                      0.01       0.33 r
  HS_Serializer_U0/U27/Y (INVX1_LVT)                      0.01       0.33 f
  HS_Serializer_U0/SerSym_reg[2]/D (DFFNARX1_LVT)         0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/SerSym_reg[2]/CLK (DFFNARX1_LVT)       0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[5]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U53/Y (OAI22X1_LVT)                    0.03       0.32 f
  HS_Serializer_U0/U14/Y (INVX1_LVT)                      0.01       0.33 r
  HS_Serializer_U0/U15/Y (INVX1_LVT)                      0.01       0.33 f
  HS_Serializer_U0/TxRotation_reg_reg[5]/D (DFFNARX1_LVT)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxRotation_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U82/Y (OAI22X1_LVT)                    0.03       0.32 f
  HS_Serializer_U0/U22/Y (INVX1_LVT)                      0.01       0.33 r
  HS_Serializer_U0/U23/Y (INVX1_LVT)                      0.01       0.33 f
  HS_Serializer_U0/TxPolarity_reg_reg[1]/D (DFFNARX1_LVT)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxPolarity_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[3]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U74/Y (OAI22X1_LVT)                    0.03       0.32 f
  HS_Serializer_U0/U18/Y (INVX1_LVT)                      0.01       0.33 r
  HS_Serializer_U0/U19/Y (INVX1_LVT)                      0.01       0.33 f
  HS_Serializer_U0/TxPolarity_reg_reg[3]/D (DFFNARX1_LVT)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxPolarity_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[5]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U51/Y (NOR2X0_LVT)                     0.03       0.32 f
  HS_Serializer_U0/U50/Y (OR2X1_LVT)                      0.01       0.33 f
  HS_Serializer_U0/TxPolarity_reg_reg[5]/D (DFFNARX1_LVT)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxPolarity_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[4]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U83/Y (OAI22X1_LVT)                    0.03       0.32 f
  HS_Serializer_U0/U24/Y (INVX1_LVT)                      0.01       0.33 r
  HS_Serializer_U0/U25/Y (INVX1_LVT)                      0.01       0.33 f
  HS_Serializer_U0/TxPolarity_reg_reg[4]/D (DFFNARX1_LVT)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxPolarity_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/SerSym_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U73/Y (OAI22X1_LVT)                    0.03       0.32 f
  HS_Serializer_U0/U16/Y (INVX1_LVT)                      0.01       0.32 r
  HS_Serializer_U0/U17/Y (INVX1_LVT)                      0.01       0.33 f
  HS_Serializer_U0/SerSym_reg[1]/D (DFFNARX1_LVT)         0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/SerSym_reg[1]/CLK (DFFNARX1_LVT)       0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/SerSym_reg[0]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U81/Y (OAI22X1_LVT)                    0.03       0.32 f
  HS_Serializer_U0/U20/Y (INVX1_LVT)                      0.01       0.32 r
  HS_Serializer_U0/U21/Y (INVX1_LVT)                      0.01       0.33 f
  HS_Serializer_U0/SerSym_reg[0]/D (DFFNARX1_LVT)         0.00       0.33 f
  data arrival time                                                  0.33

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/SerSym_reg[0]/CLK (DFFNARX1_LVT)       0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxPolarity_reg_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U35/Y (IBUFFX8_LVT)                    0.12       0.27 f
  HS_Serializer_U0/U5/Y (INVX0_LVT)                       0.02       0.29 r
  HS_Serializer_U0/U32/Y (OA22X1_LVT)                     0.02       0.31 r
  HS_Serializer_U0/U3/Y (INVX0_LVT)                       0.00       0.32 f
  HS_Serializer_U0/TxPolarity_reg_reg[2]/D (DFFNARX1_LVT)
                                                          0.00       0.32 f
  data arrival time                                                  0.32

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxPolarity_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.03       0.47
  data required time                                                 0.47
  --------------------------------------------------------------------------
  data required time                                                 0.47
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U36/Y (AO22X1_LVT)                     0.02       0.19 f
  HS_Serializer_U0/U28/Y (INVX1_LVT)                      0.09       0.28 r
  HS_Serializer_U0/U29/Y (INVX1_LVT)                     -0.03       0.25 f
  HS_Serializer_U0/TxFlip_reg_reg[1]/D (DFFNARX1_LVT)     0.00       0.25 f
  data arrival time                                                  0.25

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxFlip_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.09       0.41
  data required time                                                 0.41
  --------------------------------------------------------------------------
  data required time                                                 0.41
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxFlip_reg_reg[5]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U58/Y (AO22X1_LVT)                     0.02       0.19 f
  HS_Serializer_U0/TxFlip_reg_reg[5]/D (DFFNARX1_LVT)     0.00       0.19 f
  data arrival time                                                  0.19

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxFlip_reg_reg[5]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.09       0.41
  data required time                                                 0.41
  --------------------------------------------------------------------------
  data required time                                                 0.41
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[6]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U40/Y (AOI22X1_LVT)                    0.03       0.20 r
  HS_Serializer_U0/U57/Y (INVX1_LVT)                     -0.05       0.15 f
  HS_Serializer_U0/TxRotation_reg_reg[6]/D (DFFNARX1_LVT)
                                                          0.00       0.15 f
  data arrival time                                                  0.15

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxRotation_reg_reg[6]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.12       0.38
  data required time                                                 0.38
  --------------------------------------------------------------------------
  data required time                                                 0.38
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U59/Y (AO22X1_LVT)                     0.02       0.19 f
  HS_Serializer_U0/TxRotation_reg_reg[1]/D (DFFNARX1_LVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxRotation_reg_reg[1]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[4]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U62/Y (AO22X1_LVT)                     0.02       0.19 f
  HS_Serializer_U0/TxRotation_reg_reg[4]/D (DFFNARX1_LVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxRotation_reg_reg[4]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[3]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U60/Y (AO22X1_LVT)                     0.02       0.19 f
  HS_Serializer_U0/TxRotation_reg_reg[3]/D (DFFNARX1_LVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxRotation_reg_reg[3]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/TxRotation_reg_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U33/Y (INVX1_LVT)                      0.01       0.12 r
  HS_Serializer_U0/U12/Y (NOR2X0_LVT)                     0.02       0.14 f
  HS_Serializer_U0/U11/Y (INVX0_LVT)                      0.01       0.15 r
  HS_Serializer_U0/U8/Y (INVX1_LVT)                       0.02       0.17 f
  HS_Serializer_U0/U61/Y (AO22X1_LVT)                     0.02       0.19 f
  HS_Serializer_U0/TxRotation_reg_reg[2]/D (DFFNARX1_LVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/TxRotation_reg_reg[2]/CLK (DFFNARX1_LVT)
                                                          0.00       0.50 f
  library setup time                                     -0.06       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: HS_Serializer_U0/SerSym_reg[0]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/State_reg[2]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/SerSym_reg[0]/CLK (DFFNARX1_LVT)       0.00       0.55 f
  HS_Serializer_U0/SerSym_reg[0]/Q (DFFNARX1_LVT)         0.06       0.61 f
  HS_Serializer_U0/SerSym[0] (HS_Serializer)              0.00       0.61 f
  SerSeqMux/SerSym[0] (Mux_3Bit)                          0.00       0.61 f
  SerSeqMux/U2/Y (AO22X1_LVT)                             0.03       0.63 f
  SerSeqMux/Sym[0] (Mux_3Bit)                             0.00       0.63 f
  HS_Encoder_U0/Sym[0] (Encoder)                          0.00       0.63 f
  HS_Encoder_U0/U7/Y (INVX1_LVT)                          0.01       0.64 r
  HS_Encoder_U0/U10/Y (AO22X1_LVT)                        0.02       0.66 r
  HS_Encoder_U0/U11/Y (AO22X1_LVT)                        0.02       0.68 r
  HS_Encoder_U0/U12/Y (OR2X1_LVT)                         0.02       0.70 r
  HS_Encoder_U0/U13/Y (AO21X1_LVT)                        0.02       0.72 r
  HS_Encoder_U0/State_reg[2]/D (DFFASX1_LVT)              0.00       0.72 r
  data arrival time                                                  0.72

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Encoder_U0/State_reg[2]/CLK (DFFASX1_LVT)            0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: HS_Serializer_U0/SerSym_reg[0]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/State_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/SerSym_reg[0]/CLK (DFFNARX1_LVT)       0.00       0.55 f
  HS_Serializer_U0/SerSym_reg[0]/Q (DFFNARX1_LVT)         0.06       0.61 f
  HS_Serializer_U0/SerSym[0] (HS_Serializer)              0.00       0.61 f
  SerSeqMux/SerSym[0] (Mux_3Bit)                          0.00       0.61 f
  SerSeqMux/U2/Y (AO22X1_LVT)                             0.03       0.63 f
  SerSeqMux/Sym[0] (Mux_3Bit)                             0.00       0.63 f
  HS_Encoder_U0/Sym[0] (Encoder)                          0.00       0.63 f
  HS_Encoder_U0/U7/Y (INVX1_LVT)                          0.01       0.64 r
  HS_Encoder_U0/U14/Y (AO22X1_LVT)                        0.02       0.66 r
  HS_Encoder_U0/U15/Y (AO222X1_LVT)                       0.04       0.70 r
  HS_Encoder_U0/U16/Y (AND2X1_LVT)                        0.01       0.71 r
  HS_Encoder_U0/State_reg[0]/D (DFFARX1_LVT)              0.00       0.71 r
  data arrival time                                                  0.71

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Encoder_U0/State_reg[0]/CLK (DFFARX1_LVT)            0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: HS_Serializer_U0/SerSym_reg[0]
              (falling edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/State_reg[1]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  HS_Serializer_U0/SerSym_reg[0]/CLK (DFFNARX1_LVT)       0.00       0.55 f
  HS_Serializer_U0/SerSym_reg[0]/Q (DFFNARX1_LVT)         0.06       0.61 f
  HS_Serializer_U0/SerSym[0] (HS_Serializer)              0.00       0.61 f
  SerSeqMux/SerSym[0] (Mux_3Bit)                          0.00       0.61 f
  SerSeqMux/U2/Y (AO22X1_LVT)                             0.03       0.63 f
  SerSeqMux/Sym[0] (Mux_3Bit)                             0.00       0.63 f
  HS_Encoder_U0/Sym[0] (Encoder)                          0.00       0.63 f
  HS_Encoder_U0/U7/Y (INVX1_LVT)                          0.01       0.64 r
  HS_Encoder_U0/U10/Y (AO22X1_LVT)                        0.02       0.66 r
  HS_Encoder_U0/U17/Y (AO222X1_LVT)                       0.04       0.70 r
  HS_Encoder_U0/U18/Y (AND2X1_LVT)                        0.01       0.71 r
  HS_Encoder_U0/State_reg[1]/D (DFFARX1_LVT)              0.00       0.71 r
  data arrival time                                                  0.71

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Encoder_U0/State_reg[1]/CLK (DFFARX1_LVT)            0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/counter_reg[2]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U13/Y (AND2X1_LVT)                     0.02       0.13 f
  HS_Serializer_U0/U34/Y (IBUFFX4_LVT)                    0.02       0.15 r
  HS_Serializer_U0/U10/Y (INVX1_LVT)                      0.02       0.17 f
  HS_Serializer_U0/U94/Y (OA221X1_LVT)                    0.03       0.20 f
  HS_Serializer_U0/counter_reg[2]/D (DFFNARX1_LVT)        0.00       0.20 f
  data arrival time                                                  0.20

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/counter_reg[2]/CLK (DFFNARX1_LVT)      0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/counter_reg[1]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U4/Y (AND2X1_LVT)                      0.02       0.13 f
  HS_Serializer_U0/U93/Y (OA221X1_LVT)                    0.02       0.15 f
  HS_Serializer_U0/counter_reg[1]/D (DFFNARX1_LVT)        0.00       0.15 f
  data arrival time                                                  0.15

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/counter_reg[1]/CLK (DFFNARX1_LVT)      0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: sync_level_U5/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Serializer_U0/counter_reg[0]
            (falling edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Serializer      8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 f
  sync_level_U5/sync_out[0] (sync_level_7)                0.00       0.11 f
  HS_Serializer_U0/HsSerializerEn (HS_Serializer)         0.00       0.11 f
  HS_Serializer_U0/U4/Y (AND2X1_LVT)                      0.02       0.13 f
  HS_Serializer_U0/U92/Y (AND2X1_LVT)                     0.02       0.14 f
  HS_Serializer_U0/counter_reg[0]/D (DFFNARX1_LVT)        0.00       0.14 f
  data arrival time                                                  0.14

  clock SYM_CLK (fall edge)                               0.50       0.50
  clock network delay (ideal)                             0.05       0.55
  clock uncertainty                                      -0.05       0.50
  HS_Serializer_U0/counter_reg[0]/CLK (DFFNARX1_LVT)      0.00       0.50 f
  library setup time                                     -0.02       0.48
  data required time                                                 0.48
  --------------------------------------------------------------------------
  data required time                                                 0.48
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[4]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.07       0.12 f
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.02       0.14 f
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.16 f
  HS_Sequencer_U0/U7/Y (INVX0_LVT)                        0.01       0.17 r
  HS_Sequencer_U0/U14/Y (NAND3X0_LVT)                     0.02       0.18 f
  HS_Sequencer_U0/U15/Y (NAND2X0_LVT)                     0.01       0.19 r
  HS_Sequencer_U0/U21/Y (NAND3X0_LVT)                     0.02       0.21 f
  HS_Sequencer_U0/U25/Y (AND3X1_LVT)                      0.04       0.25 f
  HS_Sequencer_U0/U26/Y (AND2X1_LVT)                      0.02       0.27 f
  HS_Sequencer_U0/U28/Y (AND2X1_LVT)                      0.02       0.29 f
  HS_Sequencer_U0/Count_reg[4]/D (DFFARX1_LVT)            0.00       0.29 f
  data arrival time                                                  0.29

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/Count_reg[4]/CLK (DFFARX1_LVT)          0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[3]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.07       0.12 f
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.02       0.14 f
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.16 f
  HS_Sequencer_U0/U7/Y (INVX0_LVT)                        0.01       0.17 r
  HS_Sequencer_U0/U14/Y (NAND3X0_LVT)                     0.02       0.18 f
  HS_Sequencer_U0/U15/Y (NAND2X0_LVT)                     0.01       0.19 r
  HS_Sequencer_U0/U21/Y (NAND3X0_LVT)                     0.02       0.21 f
  HS_Sequencer_U0/U25/Y (AND3X1_LVT)                      0.04       0.25 f
  HS_Sequencer_U0/U29/Y (AND2X1_LVT)                      0.02       0.27 f
  HS_Sequencer_U0/U32/Y (AND2X1_LVT)                      0.02       0.29 f
  HS_Sequencer_U0/Count_reg[3]/D (DFFARX1_LVT)            0.00       0.29 f
  data arrival time                                                  0.29

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/Count_reg[3]/CLK (DFFARX1_LVT)          0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[1]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.07       0.12 f
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.02       0.14 f
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.16 f
  HS_Sequencer_U0/U7/Y (INVX0_LVT)                        0.01       0.17 r
  HS_Sequencer_U0/U14/Y (NAND3X0_LVT)                     0.02       0.18 f
  HS_Sequencer_U0/U15/Y (NAND2X0_LVT)                     0.01       0.19 r
  HS_Sequencer_U0/U21/Y (NAND3X0_LVT)                     0.02       0.21 f
  HS_Sequencer_U0/U25/Y (AND3X1_LVT)                      0.04       0.25 f
  HS_Sequencer_U0/U34/Y (AND2X1_LVT)                      0.02       0.27 f
  HS_Sequencer_U0/U36/Y (AND2X1_LVT)                      0.02       0.29 f
  HS_Sequencer_U0/Count_reg[1]/D (DFFARX1_LVT)            0.00       0.29 f
  data arrival time                                                  0.29

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/Count_reg[1]/CLK (DFFARX1_LVT)          0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[5]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.07       0.12 f
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.02       0.14 f
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.16 f
  HS_Sequencer_U0/U7/Y (INVX0_LVT)                        0.01       0.17 r
  HS_Sequencer_U0/U14/Y (NAND3X0_LVT)                     0.02       0.18 f
  HS_Sequencer_U0/U15/Y (NAND2X0_LVT)                     0.01       0.19 r
  HS_Sequencer_U0/U21/Y (NAND3X0_LVT)                     0.02       0.21 f
  HS_Sequencer_U0/U25/Y (AND3X1_LVT)                      0.04       0.25 f
  HS_Sequencer_U0/U38/Y (OA221X1_LVT)                     0.03       0.28 f
  HS_Sequencer_U0/Count_reg[5]/D (DFFARX1_LVT)            0.00       0.28 f
  data arrival time                                                  0.28

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/Count_reg[5]/CLK (DFFARX1_LVT)          0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[2]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.07       0.12 f
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.02       0.14 f
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.16 f
  HS_Sequencer_U0/U7/Y (INVX0_LVT)                        0.01       0.17 r
  HS_Sequencer_U0/U14/Y (NAND3X0_LVT)                     0.02       0.18 f
  HS_Sequencer_U0/U15/Y (NAND2X0_LVT)                     0.01       0.19 r
  HS_Sequencer_U0/U21/Y (NAND3X0_LVT)                     0.02       0.21 f
  HS_Sequencer_U0/U25/Y (AND3X1_LVT)                      0.04       0.25 f
  HS_Sequencer_U0/U37/Y (OA221X1_LVT)                     0.03       0.28 f
  HS_Sequencer_U0/Count_reg[2]/D (DFFARX1_LVT)            0.00       0.28 f
  data arrival time                                                  0.28

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/Count_reg[2]/CLK (DFFARX1_LVT)          0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[6]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.07       0.12 f
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.02       0.14 f
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.16 f
  HS_Sequencer_U0/U7/Y (INVX0_LVT)                        0.01       0.17 r
  HS_Sequencer_U0/U14/Y (NAND3X0_LVT)                     0.02       0.18 f
  HS_Sequencer_U0/U15/Y (NAND2X0_LVT)                     0.01       0.19 r
  HS_Sequencer_U0/U21/Y (NAND3X0_LVT)                     0.02       0.21 f
  HS_Sequencer_U0/U25/Y (AND3X1_LVT)                      0.04       0.25 f
  HS_Sequencer_U0/U40/Y (OA221X1_LVT)                     0.03       0.28 f
  HS_Sequencer_U0/Count_reg[6]/D (DFFARX1_LVT)            0.00       0.28 f
  data arrival time                                                  0.28

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/Count_reg[6]/CLK (DFFARX1_LVT)          0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/Count_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.06       0.11 r
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.03       0.14 r
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.17 r
  HS_Sequencer_U0/U7/Y (INVX0_LVT)                        0.01       0.17 f
  HS_Sequencer_U0/U14/Y (NAND3X0_LVT)                     0.01       0.19 r
  HS_Sequencer_U0/U15/Y (NAND2X0_LVT)                     0.02       0.21 f
  HS_Sequencer_U0/U21/Y (NAND3X0_LVT)                     0.02       0.22 r
  HS_Sequencer_U0/U22/Y (NAND2X0_LVT)                     0.01       0.24 f
  HS_Sequencer_U0/U23/Y (OAI21X1_LVT)                     0.03       0.27 r
  HS_Sequencer_U0/Count_reg[0]/D (DFFASX1_LVT)            0.00       0.27 r
  data arrival time                                                  0.27

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/SeqDone_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.06       0.11 r
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.03       0.14 r
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.17 r
  HS_Sequencer_U0/U13/Y (NOR2X0_LVT)                      0.03       0.19 f
  HS_Sequencer_U0/U18/Y (NAND3X0_LVT)                     0.02       0.21 r
  HS_Sequencer_U0/U4/Y (INVX0_LVT)                        0.01       0.22 f
  HS_Sequencer_U0/U42/Y (OA221X1_LVT)                     0.03       0.25 f
  HS_Sequencer_U0/SeqDone_reg/D (DFFARX1_LVT)             0.00       0.25 f
  data arrival time                                                  0.25

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/SeqDone_reg/CLK (DFFARX1_LVT)           0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/SeqSym_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.06       0.11 r
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.03       0.14 r
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.17 r
  HS_Sequencer_U0/U7/Y (INVX0_LVT)                        0.01       0.17 f
  HS_Sequencer_U0/U14/Y (NAND3X0_LVT)                     0.01       0.19 r
  HS_Sequencer_U0/U15/Y (NAND2X0_LVT)                     0.02       0.21 f
  HS_Sequencer_U0/U16/Y (AO21X1_LVT)                      0.02       0.22 f
  HS_Sequencer_U0/U17/Y (NAND3X0_LVT)                     0.02       0.24 r
  HS_Sequencer_U0/U3/Y (INVX0_LVT)                        0.01       0.25 f
  HS_Sequencer_U0/SeqSym_reg[0]/D (DFFARX1_LVT)           0.00       0.25 f
  data arrival time                                                  0.25

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/SeqSym_reg[0]/CLK (DFFARX1_LVT)         0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: HS_Sequencer_U0/Count_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Sequencer_U0/SeqSym_reg[2]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  HS_Sequencer       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  HS_Sequencer_U0/Count_reg[0]/CLK (DFFASX1_LVT)          0.00       0.05 r
  HS_Sequencer_U0/Count_reg[0]/Q (DFFASX1_LVT)            0.06       0.11 r
  HS_Sequencer_U0/U11/Y (OR3X1_LVT)                       0.03       0.14 r
  HS_Sequencer_U0/U12/Y (OR3X1_LVT)                       0.02       0.17 r
  HS_Sequencer_U0/U7/Y (INVX0_LVT)                        0.01       0.17 f
  HS_Sequencer_U0/U14/Y (NAND3X0_LVT)                     0.01       0.19 r
  HS_Sequencer_U0/U15/Y (NAND2X0_LVT)                     0.02       0.21 f
  HS_Sequencer_U0/U16/Y (AO21X1_LVT)                      0.02       0.22 f
  HS_Sequencer_U0/U17/Y (NAND3X0_LVT)                     0.02       0.24 r
  HS_Sequencer_U0/SeqSym_reg[2]/D (DFFASX1_LVT)           0.00       0.24 r
  data arrival time                                                  0.24

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Sequencer_U0/SeqSym_reg[2]/CLK (DFFASX1_LVT)         0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: sync_level_U6/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PU_A_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.07       0.12 f
  sync_level_U6/sync_out[0] (sync_level_6)                0.00       0.12 f
  HS_Encoder_U0/EncoderEn (Encoder)                       0.00       0.12 f
  HS_Encoder_U0/U24/Y (OA221X1_LVT)                       0.03       0.14 f
  HS_Encoder_U0/PU_A_reg/D (DFFARX1_LVT)                  0.00       0.14 f
  data arrival time                                                  0.14

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Encoder_U0/PU_A_reg/CLK (DFFARX1_LVT)                0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: sync_level_U6/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PU_B_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.07       0.12 f
  sync_level_U6/sync_out[0] (sync_level_6)                0.00       0.12 f
  HS_Encoder_U0/EncoderEn (Encoder)                       0.00       0.12 f
  HS_Encoder_U0/U22/Y (OA221X1_LVT)                       0.03       0.14 f
  HS_Encoder_U0/PU_B_reg/D (DFFARX1_LVT)                  0.00       0.14 f
  data arrival time                                                  0.14

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Encoder_U0/PU_B_reg/CLK (DFFARX1_LVT)                0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: sync_level_U6/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PU_C_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.07       0.12 f
  sync_level_U6/sync_out[0] (sync_level_6)                0.00       0.12 f
  HS_Encoder_U0/EncoderEn (Encoder)                       0.00       0.12 f
  HS_Encoder_U0/U20/Y (OA221X1_LVT)                       0.03       0.14 f
  HS_Encoder_U0/PU_C_reg/D (DFFARX1_LVT)                  0.00       0.14 f
  data arrival time                                                  0.14

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Encoder_U0/PU_C_reg/CLK (DFFARX1_LVT)                0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: sync_level_U6/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PD_B_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.07       0.12 r
  sync_level_U6/sync_out[0] (sync_level_6)                0.00       0.12 r
  HS_Encoder_U0/EncoderEn (Encoder)                       0.00       0.12 r
  HS_Encoder_U0/U21/Y (NAND3X0_LVT)                       0.02       0.13 f
  HS_Encoder_U0/PD_B_reg/D (DFFASX1_LVT)                  0.00       0.13 f
  data arrival time                                                  0.13

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Encoder_U0/PD_B_reg/CLK (DFFASX1_LVT)                0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: sync_level_U6/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PD_C_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.07       0.12 r
  sync_level_U6/sync_out[0] (sync_level_6)                0.00       0.12 r
  HS_Encoder_U0/EncoderEn (Encoder)                       0.00       0.12 r
  HS_Encoder_U0/U19/Y (NAND3X0_LVT)                       0.02       0.13 f
  HS_Encoder_U0/PD_C_reg/D (DFFASX1_LVT)                  0.00       0.13 f
  data arrival time                                                  0.13

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Encoder_U0/PD_C_reg/CLK (DFFASX1_LVT)                0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: sync_level_U6/sync_ff2_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: HS_Encoder_U0/PD_A_reg
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  Encoder            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff2_reg[0]/Q (DFFARX1_LVT)           0.07       0.12 r
  sync_level_U6/sync_out[0] (sync_level_6)                0.00       0.12 r
  HS_Encoder_U0/EncoderEn (Encoder)                       0.00       0.12 r
  HS_Encoder_U0/U23/Y (NAND3X0_LVT)                       0.02       0.13 f
  HS_Encoder_U0/PD_A_reg/D (DFFASX1_LVT)                  0.00       0.13 f
  data arrival time                                                  0.13

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  HS_Encoder_U0/PD_A_reg/CLK (DFFASX1_LVT)                0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: sync_level_U4/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U4/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_8       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U4/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U4/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 r
  sync_level_U4/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  sync_level_U4/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: sync_level_U5/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U5/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_7       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U5/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U5/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 r
  sync_level_U5/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  sync_level_U5/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: sync_level_U6/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U6/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_6       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U6/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.05 r
  sync_level_U6/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.11 r
  sync_level_U6/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  sync_level_U6/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: sync_level_U11/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U11/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_1       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U11/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U11/sync_ff1_reg[0]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U11/sync_ff2_reg[0]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  sync_level_U11/sync_ff2_reg[0]/CLK (DFFARX1_LVT)        0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: sync_level_U13/sync_ff1_reg[1]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U13/sync_ff2_reg[1]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH2  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U13/sync_ff1_reg[1]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U13/sync_ff1_reg[1]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U13/sync_ff2_reg[1]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  sync_level_U13/sync_ff2_reg[1]/CLK (DFFARX1_LVT)        0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: sync_level_U13/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U13/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH2  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U13/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U13/sync_ff1_reg[0]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U13/sync_ff2_reg[0]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  sync_level_U13/sync_ff2_reg[0]/CLK (DFFARX1_LVT)        0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: sync_level_U14/sync_ff1_reg[2]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U14/sync_ff2_reg[2]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH3  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U14/sync_ff1_reg[2]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U14/sync_ff1_reg[2]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U14/sync_ff2_reg[2]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  sync_level_U14/sync_ff2_reg[2]/CLK (DFFARX1_LVT)        0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: sync_level_U14/sync_ff1_reg[1]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U14/sync_ff2_reg[1]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH3  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U14/sync_ff1_reg[1]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U14/sync_ff1_reg[1]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U14/sync_ff2_reg[1]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  sync_level_U14/sync_ff2_reg[1]/CLK (DFFARX1_LVT)        0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: sync_level_U14/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by SYM_CLK)
  Endpoint: sync_level_U14/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by SYM_CLK)
  Path Group: SYM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_WIDTH3  ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYM_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  sync_level_U14/sync_ff1_reg[0]/CLK (DFFARX1_LVT)        0.00       0.05 r
  sync_level_U14/sync_ff1_reg[0]/Q (DFFARX1_LVT)          0.06       0.11 r
  sync_level_U14/sync_ff2_reg[0]/D (DFFARX1_LVT)          0.00       0.11 r
  data arrival time                                                  0.11

  clock SYM_CLK (rise edge)                               1.00       1.00
  clock network delay (ideal)                             0.05       1.05
  clock uncertainty                                      -0.05       1.00
  sync_level_U14/sync_ff2_reg[0]/CLK (DFFARX1_LVT)        0.00       1.00 r
  library setup time                                     -0.01       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: ErrContentionLP0
            (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  ContentionDetection
                     ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U64/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U11/Y (INVX1_LVT)                        0.01       0.95 r
  cphy_tx_fsm_U0/U104/Y (AO21X1_LVT)                      0.02       0.97 r
  cphy_tx_fsm_U0/U105/Y (AO21X1_LVT)                      0.02       0.99 r
  cphy_tx_fsm_U0/U4/Y (INVX1_LVT)                         0.01       0.99 f
  cphy_tx_fsm_U0/U111/Y (NAND4X0_LVT)                     0.02       1.01 r
  cphy_tx_fsm_U0/TxCtrlOut[1] (cphy_tx_fsm)               0.00       1.01 r
  TX_Ctrl_Logic_U0/TxCtrlOut[1] (TX_Ctrl_Logic)           0.00       1.01 r
  TX_Ctrl_Logic_U0/U4/Y (NOR2X0_LVT)                      0.03       1.04 f
  TX_Ctrl_Logic_U0/U5/Y (AO21X1_LVT)                      0.01       1.06 f
  TX_Ctrl_Logic_U0/A (TX_Ctrl_Logic)                      0.00       1.06 f
  Mux_A_LP_TX/A (Mux_1Bit_2)                              0.00       1.06 f
  Mux_A_LP_TX/U2/Y (AO22X1_LVT)                           0.06       1.11 f
  Mux_A_LP_TX/Out (Mux_1Bit_2)                            0.00       1.11 f
  contention_detection_U0/LpTxA (ContentionDetection)     0.00       1.11 f
  contention_detection_U0/U2/Y (INVX1_LVT)                0.02       1.13 r
  contention_detection_U0/U10/Y (AO221X1_LVT)             0.04       1.17 r
  contention_detection_U0/U11/Y (AO221X1_LVT)             0.06       1.22 r
  contention_detection_U0/ErrContentionP0 (ContentionDetection)
                                                          0.00       1.22 r
  ErrContentionLP0 (out)                                  0.00       1.22 r
  data arrival time                                                  1.22

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        4.98


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: ErrContentionLP1
            (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U64/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U11/Y (INVX1_LVT)                        0.01       0.95 r
  cphy_tx_fsm_U0/U104/Y (AO21X1_LVT)                      0.02       0.97 r
  cphy_tx_fsm_U0/U105/Y (AO21X1_LVT)                      0.02       0.99 r
  cphy_tx_fsm_U0/U4/Y (INVX1_LVT)                         0.01       0.99 f
  cphy_tx_fsm_U0/U111/Y (NAND4X0_LVT)                     0.02       1.01 r
  cphy_tx_fsm_U0/TxCtrlOut[1] (cphy_tx_fsm)               0.00       1.01 r
  TX_Ctrl_Logic_U0/TxCtrlOut[1] (TX_Ctrl_Logic)           0.00       1.01 r
  TX_Ctrl_Logic_U0/U4/Y (NOR2X0_LVT)                      0.03       1.04 f
  TX_Ctrl_Logic_U0/U5/Y (AO21X1_LVT)                      0.01       1.06 f
  TX_Ctrl_Logic_U0/A (TX_Ctrl_Logic)                      0.00       1.06 f
  Mux_A_LP_TX/A (Mux_1Bit_2)                              0.00       1.06 f
  Mux_A_LP_TX/U2/Y (AO22X1_LVT)                           0.06       1.11 f
  Mux_A_LP_TX/Out (Mux_1Bit_2)                            0.00       1.11 f
  contention_detection_U0/LpTxA (ContentionDetection)     0.00       1.11 f
  contention_detection_U0/U8/Y (AO222X1_LVT)              0.07       1.19 f
  contention_detection_U0/ErrContentionP1 (ContentionDetection)
                                                          0.00       1.19 f
  ErrContentionLP1 (out)                                  0.00       1.19 f
  data arrival time                                                  1.19

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        5.01


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: LpRxEn (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U73/Y (NAND2X0_LVT)                      0.03       0.94 f
  cphy_tx_fsm_U0/U7/Y (AND2X1_LVT)                        0.06       1.00 f
  cphy_tx_fsm_U0/U167/Y (AND4X1_LVT)                      0.05       1.05 f
  cphy_tx_fsm_U0/U168/Y (NAND4X0_LVT)                     0.07       1.13 r
  cphy_tx_fsm_U0/LpRxEn (cphy_tx_fsm)                     0.00       1.13 r
  LpRxEn (out)                                            0.00       1.13 r
  data arrival time                                                  1.13

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        5.07


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: Direction (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/QN (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/U40/Y (AND2X1_LVT)                       0.05       0.91 f
  cphy_tx_fsm_U0/U148/Y (AOI22X1_LVT)                     0.04       0.94 r
  cphy_tx_fsm_U0/U151/Y (AND4X1_LVT)                      0.02       0.97 r
  cphy_tx_fsm_U0/U152/Y (AND2X1_LVT)                      0.02       0.98 r
  cphy_tx_fsm_U0/U156/Y (NAND4X0_LVT)                     0.12       1.10 f
  cphy_tx_fsm_U0/Direction (cphy_tx_fsm)                  0.00       1.10 f
  Direction (out)                                         0.00       1.10 f
  data arrival time                                                  1.10

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        5.10


  Startpoint: TurnDisable
              (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 f
  TurnDisable (in)                                        0.00       2.20 f
  cphy_tx_fsm_U0/TurnDisable (cphy_tx_fsm)                0.00       2.20 f
  cphy_tx_fsm_U0/U28/Y (INVX0_LVT)                        0.01       2.21 r
  cphy_tx_fsm_U0/U201/Y (NAND4X0_LVT)                     0.02       2.23 f
  cphy_tx_fsm_U0/U206/Y (NAND4X0_LVT)                     0.13       2.36 r
  cphy_tx_fsm_U0/U207/Y (OR3X1_LVT)                       0.07       2.43 r
  cphy_tx_fsm_U0/U219/Y (OA221X1_LVT)                     0.03       2.46 r
  cphy_tx_fsm_U0/current_state_reg[0]/D (DFFARX1_LVT)     0.00       2.46 r
  data arrival time                                                  2.46

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                        5.12


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: ErrSyncEsc (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U48/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U107/Y (NAND4X0_LVT)                     0.03       0.97 r
  cphy_tx_fsm_U0/EscDecoderEn (cphy_tx_fsm)               0.00       0.97 r
  EscDecoder_U0/EscDecoderEn (Esc_Decoder)                0.00       0.97 r
  EscDecoder_U0/U19/Y (AND2X1_LVT)                        0.02       0.99 r
  EscDecoder_U0/U20/Y (AO222X1_LVT)                       0.08       1.07 r
  EscDecoder_U0/ErrSyncEsc (Esc_Decoder)                  0.00       1.07 r
  cphy_tx_fsm_U0/InErrSyncEsc (cphy_tx_fsm)               0.00       1.07 r
  cphy_tx_fsm_U0/ErrSyncEsc (cphy_tx_fsm)                 0.00       1.07 r
  ErrSyncEsc (out)                                        0.00       1.07 r
  data arrival time                                                  1.07

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        5.13


  Startpoint: TxTriggerEsc[2]
              (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[4]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 r
  TxTriggerEsc[2] (in)                                    0.00       2.20 r
  cphy_tx_fsm_U0/TxTriggerEsc[2] (cphy_tx_fsm)            0.00       2.20 r
  cphy_tx_fsm_U0/U25/Y (INVX1_LVT)                        0.01       2.21 f
  cphy_tx_fsm_U0/U81/Y (NAND3X0_LVT)                      0.02       2.22 r
  cphy_tx_fsm_U0/U82/Y (OR2X1_LVT)                        0.02       2.24 r
  cphy_tx_fsm_U0/U83/Y (OA21X1_LVT)                       0.02       2.26 r
  cphy_tx_fsm_U0/U84/Y (AO21X1_LVT)                       0.02       2.28 r
  cphy_tx_fsm_U0/U85/Y (NAND3X0_LVT)                      0.02       2.30 f
  cphy_tx_fsm_U0/U86/Y (AOI22X1_LVT)                      0.03       2.32 r
  cphy_tx_fsm_U0/U87/Y (AND4X1_LVT)                       0.03       2.35 r
  cphy_tx_fsm_U0/U93/Y (NAND3X0_LVT)                      0.02       2.36 f
  cphy_tx_fsm_U0/U101/Y (NOR3X0_LVT)                      0.03       2.39 r
  cphy_tx_fsm_U0/U103/Y (NAND4X0_LVT)                     0.02       2.41 f
  cphy_tx_fsm_U0/U41/Y (OA221X1_LVT)                      0.04       2.45 f
  cphy_tx_fsm_U0/current_state_reg[4]/D (DFFARX1_LVT)     0.00       2.45 f
  data arrival time                                                  2.45

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/current_state_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        5.13


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: LpTxEn (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U64/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U11/Y (INVX1_LVT)                        0.01       0.95 r
  cphy_tx_fsm_U0/U104/Y (AO21X1_LVT)                      0.02       0.97 r
  cphy_tx_fsm_U0/U105/Y (AO21X1_LVT)                      0.02       0.99 r
  cphy_tx_fsm_U0/U4/Y (INVX1_LVT)                         0.01       0.99 f
  cphy_tx_fsm_U0/U111/Y (NAND4X0_LVT)                     0.02       1.01 r
  cphy_tx_fsm_U0/U116/Y (OR2X1_LVT)                       0.05       1.07 r
  cphy_tx_fsm_U0/LpTxEn (cphy_tx_fsm)                     0.00       1.07 r
  LpTxEn (out)                                            0.00       1.07 r
  data arrival time                                                  1.07

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        5.13


  Startpoint: TxTriggerEsc[2]
              (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 r
  TxTriggerEsc[2] (in)                                    0.00       2.20 r
  cphy_tx_fsm_U0/TxTriggerEsc[2] (cphy_tx_fsm)            0.00       2.20 r
  cphy_tx_fsm_U0/U25/Y (INVX1_LVT)                        0.01       2.21 f
  cphy_tx_fsm_U0/U81/Y (NAND3X0_LVT)                      0.02       2.22 r
  cphy_tx_fsm_U0/U82/Y (OR2X1_LVT)                        0.02       2.24 r
  cphy_tx_fsm_U0/U83/Y (OA21X1_LVT)                       0.02       2.26 r
  cphy_tx_fsm_U0/U84/Y (AO21X1_LVT)                       0.02       2.28 r
  cphy_tx_fsm_U0/U85/Y (NAND3X0_LVT)                      0.02       2.30 f
  cphy_tx_fsm_U0/U86/Y (AOI22X1_LVT)                      0.03       2.32 r
  cphy_tx_fsm_U0/U87/Y (AND4X1_LVT)                       0.03       2.35 r
  cphy_tx_fsm_U0/U93/Y (NAND3X0_LVT)                      0.02       2.36 f
  cphy_tx_fsm_U0/U248/Y (AO222X1_LVT)                     0.03       2.39 f
  cphy_tx_fsm_U0/current_state_reg[2]/D (DFFARX1_LVT)     0.00       2.39 f
  data arrival time                                                  2.39

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/current_state_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.07       7.53
  data required time                                                 7.53
  --------------------------------------------------------------------------
  data required time                                                 7.53
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        5.14


  Startpoint: ForceRxmode
              (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 f
  ForceRxmode (in)                                        0.00       2.20 f
  cphy_tx_fsm_U0/ForceRxmode (cphy_tx_fsm)                0.00       2.20 f
  cphy_tx_fsm_U0/U24/Y (INVX1_LVT)                        0.02       2.22 r
  cphy_tx_fsm_U0/U66/Y (NAND2X0_LVT)                      0.03       2.25 f
  cphy_tx_fsm_U0/U225/Y (AO221X1_LVT)                     0.03       2.28 f
  cphy_tx_fsm_U0/U226/Y (AO221X1_LVT)                     0.02       2.29 f
  cphy_tx_fsm_U0/U227/Y (AND4X1_LVT)                      0.10       2.39 f
  cphy_tx_fsm_U0/U228/Y (NAND4X0_LVT)                     0.03       2.41 r
  cphy_tx_fsm_U0/U237/Y (OA221X1_LVT)                     0.03       2.44 r
  cphy_tx_fsm_U0/current_state_reg[1]/D (DFFARX1_LVT)     0.00       2.44 r
  data arrival time                                                  2.44

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        5.14


  Startpoint: cphy_tx_fsm_U0/current_state_reg[4]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: TxReadyEsc (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[4]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U58/Y (NAND4X0_LVT)                      0.02       0.89 f
  cphy_tx_fsm_U0/U37/Y (INVX1_LVT)                        0.02       0.91 r
  cphy_tx_fsm_U0/U59/Y (NAND2X0_LVT)                      0.04       0.95 f
  cphy_tx_fsm_U0/U6/Y (INVX1_LVT)                         0.02       0.96 r
  cphy_tx_fsm_U0/U42/Y (AO21X1_LVT)                       0.06       1.02 r
  cphy_tx_fsm_U0/TxReadyEsc (cphy_tx_fsm)                 0.00       1.02 r
  TxReadyEsc (out)                                        0.00       1.02 r
  data arrival time                                                  1.02

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        5.18


  Startpoint: cphy_tx_fsm_U0/current_state_reg[5]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: HsTxEn (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[5]/QN (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/U67/Y (NAND4X0_LVT)                      0.03       0.89 r
  cphy_tx_fsm_U0/U70/Y (OA22X1_LVT)                       0.03       0.92 r
  cphy_tx_fsm_U0/U157/Y (NAND2X0_LVT)                     0.10       1.02 f
  cphy_tx_fsm_U0/HsTxEn (cphy_tx_fsm)                     0.00       1.02 f
  HsTxEn (out)                                            0.00       1.02 f
  data arrival time                                                  1.02

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        5.18


  Startpoint: TxTriggerEsc[0]
              (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 f
  TxTriggerEsc[0] (in)                                    0.00       2.20 f
  cphy_tx_fsm_U0/TxTriggerEsc[0] (cphy_tx_fsm)            0.00       2.20 f
  cphy_tx_fsm_U0/U26/Y (INVX1_LVT)                        0.01       2.21 r
  cphy_tx_fsm_U0/U81/Y (NAND3X0_LVT)                      0.02       2.23 f
  cphy_tx_fsm_U0/U82/Y (OR2X1_LVT)                        0.02       2.25 f
  cphy_tx_fsm_U0/U83/Y (OA21X1_LVT)                       0.02       2.27 f
  cphy_tx_fsm_U0/U84/Y (AO21X1_LVT)                       0.01       2.28 f
  cphy_tx_fsm_U0/U85/Y (NAND3X0_LVT)                      0.01       2.30 r
  cphy_tx_fsm_U0/U86/Y (AOI22X1_LVT)                      0.02       2.32 f
  cphy_tx_fsm_U0/U87/Y (AND4X1_LVT)                       0.03       2.35 f
  cphy_tx_fsm_U0/U258/Y (NAND4X0_LVT)                     0.01       2.36 r
  cphy_tx_fsm_U0/U259/Y (AO222X1_LVT)                     0.03       2.39 r
  cphy_tx_fsm_U0/current_state_reg[3]/D (DFFARX1_LVT)     0.00       2.39 r
  data arrival time                                                  2.39

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/current_state_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        5.19


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: UlpsActiveNot
            (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U73/Y (NAND2X0_LVT)                      0.03       0.94 f
  cphy_tx_fsm_U0/U7/Y (AND2X1_LVT)                        0.06       1.00 f
  cphy_tx_fsm_U0/UlpsActiveNot (cphy_tx_fsm)              0.00       1.00 f
  UlpsActiveNot (out)                                     0.00       1.00 f
  data arrival time                                                  1.00

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.20


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: Stopstate (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U13/Y (AO22X1_LVT)                       0.06       0.98 r
  cphy_tx_fsm_U0/Stopstate (cphy_tx_fsm)                  0.00       0.98 r
  Stopstate (out)                                         0.00       0.98 r
  data arrival time                                                  0.98

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        5.22


  Startpoint: TxTriggerEsc[0]
              (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/current_state_reg[5]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 f
  TxTriggerEsc[0] (in)                                    0.00       2.20 f
  cphy_tx_fsm_U0/TxTriggerEsc[0] (cphy_tx_fsm)            0.00       2.20 f
  cphy_tx_fsm_U0/U26/Y (INVX1_LVT)                        0.01       2.21 r
  cphy_tx_fsm_U0/U81/Y (NAND3X0_LVT)                      0.02       2.23 f
  cphy_tx_fsm_U0/U82/Y (OR2X1_LVT)                        0.02       2.25 f
  cphy_tx_fsm_U0/U83/Y (OA21X1_LVT)                       0.02       2.27 f
  cphy_tx_fsm_U0/U84/Y (AO21X1_LVT)                       0.01       2.28 f
  cphy_tx_fsm_U0/U85/Y (NAND3X0_LVT)                      0.01       2.30 r
  cphy_tx_fsm_U0/U261/Y (OA22X1_LVT)                      0.02       2.32 r
  cphy_tx_fsm_U0/U262/Y (OA221X1_LVT)                     0.02       2.34 r
  cphy_tx_fsm_U0/U263/Y (AOI21X1_LVT)                     0.03       2.37 f
  cphy_tx_fsm_U0/current_state_reg[5]/D (DFFARX1_LVT)     0.00       2.37 f
  data arrival time                                                  2.37

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/current_state_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.22


  Startpoint: cphy_tx_fsm_U0/current_state_reg[5]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: ErrControl (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[5]/QN (DFFARX1_LVT)
                                                          0.06       0.86 f
  cphy_tx_fsm_U0/U62/Y (NAND4X0_LVT)                      0.03       0.89 r
  cphy_tx_fsm_U0/U17/Y (INVX1_LVT)                        0.02       0.90 f
  cphy_tx_fsm_U0/U63/Y (AND2X1_LVT)                       0.02       0.93 f
  cphy_tx_fsm_U0/RequestDetection (cphy_tx_fsm)           0.00       0.93 f
  EscDecoder_U0/RequestDetection (Esc_Decoder)            0.00       0.93 f
  EscDecoder_U0/U8/Y (AND2X1_LVT)                         0.05       0.98 f
  EscDecoder_U0/ErrControl (Esc_Decoder)                  0.00       0.98 f
  cphy_tx_fsm_U0/InErrControl (cphy_tx_fsm)               0.00       0.98 f
  cphy_tx_fsm_U0/ErrControl (cphy_tx_fsm)                 0.00       0.98 f
  ErrControl (out)                                        0.00       0.98 f
  data arrival time                                                  0.98

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        5.22


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: TxReadyHS (output port clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U109/Y (AND2X1_LVT)                      0.05       0.97 r
  cphy_tx_fsm_U0/TxReadyHS (cphy_tx_fsm)                  0.00       0.97 r
  TxReadyHS (out)                                         0.00       0.97 r
  data arrival time                                                  0.97

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  output external delay                                  -1.40       6.20
  data required time                                                 6.20
  --------------------------------------------------------------------------
  data required time                                                 6.20
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: TxValidEsc (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/LPDT_Count_Done_reg
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 f
  TxValidEsc (in)                                         0.00       2.20 f
  cphy_tx_fsm_U0/TxValidEsc (cphy_tx_fsm)                 0.00       2.20 f
  cphy_tx_fsm_U0/U169/Y (AND2X1_LVT)                      0.02       2.22 f
  cphy_tx_fsm_U0/U32/Y (OA221X1_LVT)                      0.02       2.25 f
  cphy_tx_fsm_U0/U170/Y (OA222X1_LVT)                     0.02       2.27 f
  cphy_tx_fsm_U0/U171/Y (NAND3X0_LVT)                     0.01       2.28 r
  cphy_tx_fsm_U0/U172/Y (NOR4X1_LVT)                      0.03       2.31 f
  cphy_tx_fsm_U0/LPDT_Count_Done_reg/D (DFFARX1_LVT)      0.00       2.31 f
  data arrival time                                                  2.31

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/LPDT_Count_Done_reg/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        5.27


  Startpoint: TxReqEsc (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[3]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 r
  TxReqEsc (in)                                           0.00       2.20 r
  cphy_tx_fsm_U0/TxReqEsc (cphy_tx_fsm)                   0.00       2.20 r
  cphy_tx_fsm_U0/U35/Y (INVX1_LVT)                        0.01       2.22 f
  cphy_tx_fsm_U0/U135/Y (AO221X1_LVT)                     0.03       2.25 f
  cphy_tx_fsm_U0/U142/Y (AND2X1_LVT)                      0.02       2.27 f
  cphy_tx_fsm_U0/U145/Y (AND2X1_LVT)                      0.02       2.29 f
  cphy_tx_fsm_U0/Pause_Count_reg[3]/D (DFFARX1_LVT)       0.00       2.29 f
  data arrival time                                                  2.29

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Pause_Count_reg[3]/CLK (DFFARX1_LVT)     0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: TxReqEsc (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[5]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 r
  TxReqEsc (in)                                           0.00       2.20 r
  cphy_tx_fsm_U0/TxReqEsc (cphy_tx_fsm)                   0.00       2.20 r
  cphy_tx_fsm_U0/U35/Y (INVX1_LVT)                        0.01       2.22 f
  cphy_tx_fsm_U0/U135/Y (AO221X1_LVT)                     0.03       2.25 f
  cphy_tx_fsm_U0/U136/Y (AND2X1_LVT)                      0.02       2.27 f
  cphy_tx_fsm_U0/U138/Y (AND2X1_LVT)                      0.02       2.29 f
  cphy_tx_fsm_U0/Pause_Count_reg[5]/D (DFFARX1_LVT)       0.00       2.29 f
  data arrival time                                                  2.29

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Pause_Count_reg[5]/CLK (DFFARX1_LVT)     0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: TxReqEsc (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[4]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 r
  TxReqEsc (in)                                           0.00       2.20 r
  cphy_tx_fsm_U0/TxReqEsc (cphy_tx_fsm)                   0.00       2.20 r
  cphy_tx_fsm_U0/U35/Y (INVX1_LVT)                        0.01       2.22 f
  cphy_tx_fsm_U0/U135/Y (AO221X1_LVT)                     0.03       2.25 f
  cphy_tx_fsm_U0/U139/Y (AND2X1_LVT)                      0.02       2.27 f
  cphy_tx_fsm_U0/U141/Y (AND2X1_LVT)                      0.02       2.29 f
  cphy_tx_fsm_U0/Pause_Count_reg[4]/D (DFFARX1_LVT)       0.00       2.29 f
  data arrival time                                                  2.29

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Pause_Count_reg[4]/CLK (DFFARX1_LVT)     0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        5.30


  Startpoint: TxReqEsc (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[1]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 r
  TxReqEsc (in)                                           0.00       2.20 r
  cphy_tx_fsm_U0/TxReqEsc (cphy_tx_fsm)                   0.00       2.20 r
  cphy_tx_fsm_U0/U35/Y (INVX1_LVT)                        0.01       2.22 f
  cphy_tx_fsm_U0/U135/Y (AO221X1_LVT)                     0.03       2.25 f
  cphy_tx_fsm_U0/U174/Y (OA221X1_LVT)                     0.02       2.27 f
  cphy_tx_fsm_U0/Pause_Count_reg[1]/D (DFFARX1_LVT)       0.00       2.27 f
  data arrival time                                                  2.27

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Pause_Count_reg[1]/CLK (DFFARX1_LVT)     0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        5.31


  Startpoint: TxReqEsc (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[2]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 r
  TxReqEsc (in)                                           0.00       2.20 r
  cphy_tx_fsm_U0/TxReqEsc (cphy_tx_fsm)                   0.00       2.20 r
  cphy_tx_fsm_U0/U35/Y (INVX1_LVT)                        0.01       2.22 f
  cphy_tx_fsm_U0/U135/Y (AO221X1_LVT)                     0.03       2.25 f
  cphy_tx_fsm_U0/U177/Y (OA221X1_LVT)                     0.02       2.27 f
  cphy_tx_fsm_U0/Pause_Count_reg[2]/D (DFFARX1_LVT)       0.00       2.27 f
  data arrival time                                                  2.27

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Pause_Count_reg[2]/CLK (DFFARX1_LVT)     0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        5.31


  Startpoint: TxReqEsc (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[6]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 r
  TxReqEsc (in)                                           0.00       2.20 r
  cphy_tx_fsm_U0/TxReqEsc (cphy_tx_fsm)                   0.00       2.20 r
  cphy_tx_fsm_U0/U35/Y (INVX1_LVT)                        0.01       2.22 f
  cphy_tx_fsm_U0/U135/Y (AO221X1_LVT)                     0.03       2.25 f
  cphy_tx_fsm_U0/U179/Y (OA221X1_LVT)                     0.02       2.27 f
  cphy_tx_fsm_U0/Pause_Count_reg[6]/D (DFFARX1_LVT)       0.00       2.27 f
  data arrival time                                                  2.27

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Pause_Count_reg[6]/CLK (DFFARX1_LVT)     0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        5.31


  Startpoint: TxReqEsc (input port clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Pause_Count_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  input external delay                                    1.40       2.20 r
  TxReqEsc (in)                                           0.00       2.20 r
  cphy_tx_fsm_U0/TxReqEsc (cphy_tx_fsm)                   0.00       2.20 r
  cphy_tx_fsm_U0/U35/Y (INVX1_LVT)                        0.01       2.22 f
  cphy_tx_fsm_U0/U135/Y (AO221X1_LVT)                     0.03       2.25 f
  cphy_tx_fsm_U0/U173/Y (AND2X1_LVT)                      0.02       2.27 f
  cphy_tx_fsm_U0/Pause_Count_reg[0]/D (DFFARX1_LVT)       0.00       2.27 f
  data arrival time                                                  2.27

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Pause_Count_reg[0]/CLK (DFFARX1_LVT)     0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        5.31


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[5]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U32/Y (NOR3X0_LVT)              0.05       1.13 f
  cphy_tx_fsm_U0/Rx_timer/U39/Y (AND2X1_LVT)              0.02       1.16 f
  cphy_tx_fsm_U0/Rx_timer/U41/Y (AND2X1_LVT)              0.02       1.17 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[5]/D (DFFARX1_LVT)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/counter_reg[5]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        6.41


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U32/Y (NOR3X0_LVT)              0.05       1.13 f
  cphy_tx_fsm_U0/Rx_timer/U42/Y (AND2X1_LVT)              0.02       1.16 f
  cphy_tx_fsm_U0/Rx_timer/U44/Y (AND2X1_LVT)              0.02       1.17 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[3]/D (DFFARX1_LVT)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/counter_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        6.41


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[7]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U32/Y (NOR3X0_LVT)              0.05       1.13 f
  cphy_tx_fsm_U0/Rx_timer/U33/Y (AND2X1_LVT)              0.02       1.16 f
  cphy_tx_fsm_U0/Rx_timer/U38/Y (AND2X1_LVT)              0.02       1.17 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[7]/D (DFFARX1_LVT)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/counter_reg[7]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        6.41


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U32/Y (NOR3X0_LVT)              0.05       1.13 f
  cphy_tx_fsm_U0/Rx_timer/U45/Y (AND2X1_LVT)              0.02       1.16 f
  cphy_tx_fsm_U0/Rx_timer/U47/Y (AND2X1_LVT)              0.02       1.17 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[1]/D (DFFARX1_LVT)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/counter_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        6.41


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[6]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U32/Y (NOR3X0_LVT)              0.05       1.13 f
  cphy_tx_fsm_U0/Rx_timer/U51/Y (OA221X1_LVT)             0.03       1.16 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[6]/D (DFFARX1_LVT)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/counter_reg[6]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        6.42


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[4]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U32/Y (NOR3X0_LVT)              0.05       1.13 f
  cphy_tx_fsm_U0/Rx_timer/U50/Y (OA221X1_LVT)             0.03       1.16 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[4]/D (DFFARX1_LVT)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/counter_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        6.42


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U32/Y (NOR3X0_LVT)              0.05       1.13 f
  cphy_tx_fsm_U0/Rx_timer/U49/Y (OA221X1_LVT)             0.03       1.16 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[2]/D (DFFARX1_LVT)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/counter_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        6.42


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[8]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U32/Y (NOR3X0_LVT)              0.05       1.13 f
  cphy_tx_fsm_U0/Rx_timer/U52/Y (OA221X1_LVT)             0.03       1.16 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[8]/D (DFFARX1_LVT)
                                                          0.00       1.16 f
  data arrival time                                                  1.16

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/counter_reg[8]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        6.42


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U32/Y (NOR3X0_LVT)              0.05       1.13 f
  cphy_tx_fsm_U0/Rx_timer/U48/Y (AND2X1_LVT)              0.02       1.15 f
  cphy_tx_fsm_U0/Rx_timer/counter_reg[0]/D (DFFARX1_LVT)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/counter_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        6.43


  Startpoint: cphy_tx_fsm_U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/Rx_timer/Timeout_reg
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  RxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[1]/Q (DFFARX1_LVT)     0.07       0.87 r
  cphy_tx_fsm_U0/U46/Y (NAND2X0_LVT)                      0.03       0.90 f
  cphy_tx_fsm_U0/U20/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U56/Y (NAND2X0_LVT)                      0.03       0.95 f
  cphy_tx_fsm_U0/U108/Y (INVX0_LVT)                       0.02       0.98 r
  cphy_tx_fsm_U0/Rx_timer/TimerSeed[1] (RxTimer)          0.00       0.98 r
  cphy_tx_fsm_U0/Rx_timer/U17/Y (OA21X1_LVT)              0.02       0.99 r
  cphy_tx_fsm_U0/Rx_timer/U18/Y (NAND2X0_LVT)             0.01       1.01 f
  cphy_tx_fsm_U0/Rx_timer/U19/Y (OA22X1_LVT)              0.02       1.03 f
  cphy_tx_fsm_U0/Rx_timer/U22/Y (NAND3X0_LVT)             0.01       1.04 r
  cphy_tx_fsm_U0/Rx_timer/U23/Y (AO22X1_LVT)              0.02       1.06 r
  cphy_tx_fsm_U0/Rx_timer/U25/Y (OA221X1_LVT)             0.03       1.08 r
  cphy_tx_fsm_U0/Rx_timer/U27/Y (AO22X1_LVT)              0.03       1.11 r
  cphy_tx_fsm_U0/Rx_timer/Timeout_reg/D (DFFARX1_LVT)     0.00       1.11 r
  data arrival time                                                  1.11

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/Rx_timer/Timeout_reg/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        6.47


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[1]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U64/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U11/Y (INVX1_LVT)                        0.01       0.95 r
  cphy_tx_fsm_U0/timer_inst/TimerSeed (TxTimer)           0.00       0.95 r
  cphy_tx_fsm_U0/timer_inst/U5/Y (INVX0_LVT)              0.01       0.96 f
  cphy_tx_fsm_U0/timer_inst/U6/Y (AO222X1_LVT)            0.02       0.98 f
  cphy_tx_fsm_U0/timer_inst/U7/Y (NAND3X0_LVT)            0.01       0.99 r
  cphy_tx_fsm_U0/timer_inst/U8/Y (NAND2X0_LVT)            0.02       1.02 f
  cphy_tx_fsm_U0/timer_inst/U12/Y (INVX0_LVT)             0.01       1.03 r
  cphy_tx_fsm_U0/timer_inst/U13/Y (AND2X1_LVT)            0.02       1.05 r
  cphy_tx_fsm_U0/timer_inst/U18/Y (AND2X1_LVT)            0.01       1.06 r
  cphy_tx_fsm_U0/timer_inst/U20/Y (AND2X1_LVT)            0.01       1.08 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[1]/D (DFFARX1_LVT)
                                                          0.00       1.08 r
  data arrival time                                                  1.08

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/timer_inst/counter_reg[1]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.01       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        6.51


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[3]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U64/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U11/Y (INVX1_LVT)                        0.01       0.95 r
  cphy_tx_fsm_U0/timer_inst/TimerSeed (TxTimer)           0.00       0.95 r
  cphy_tx_fsm_U0/timer_inst/U5/Y (INVX0_LVT)              0.01       0.96 f
  cphy_tx_fsm_U0/timer_inst/U6/Y (AO222X1_LVT)            0.02       0.98 f
  cphy_tx_fsm_U0/timer_inst/U7/Y (NAND3X0_LVT)            0.01       0.99 r
  cphy_tx_fsm_U0/timer_inst/U8/Y (NAND2X0_LVT)            0.02       1.02 f
  cphy_tx_fsm_U0/timer_inst/U12/Y (INVX0_LVT)             0.01       1.03 r
  cphy_tx_fsm_U0/timer_inst/U13/Y (AND2X1_LVT)            0.02       1.05 r
  cphy_tx_fsm_U0/timer_inst/U14/Y (AND2X1_LVT)            0.01       1.06 r
  cphy_tx_fsm_U0/timer_inst/U17/Y (AND2X1_LVT)            0.01       1.08 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[3]/D (DFFARX1_LVT)
                                                          0.00       1.08 r
  data arrival time                                                  1.08

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/timer_inst/counter_reg[3]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.01       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        6.51


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[4]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U64/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U11/Y (INVX1_LVT)                        0.01       0.95 r
  cphy_tx_fsm_U0/timer_inst/TimerSeed (TxTimer)           0.00       0.95 r
  cphy_tx_fsm_U0/timer_inst/U5/Y (INVX0_LVT)              0.01       0.96 f
  cphy_tx_fsm_U0/timer_inst/U6/Y (AO222X1_LVT)            0.02       0.98 f
  cphy_tx_fsm_U0/timer_inst/U7/Y (NAND3X0_LVT)            0.01       0.99 r
  cphy_tx_fsm_U0/timer_inst/U8/Y (NAND2X0_LVT)            0.02       1.02 f
  cphy_tx_fsm_U0/timer_inst/U12/Y (INVX0_LVT)             0.01       1.03 r
  cphy_tx_fsm_U0/timer_inst/U13/Y (AND2X1_LVT)            0.02       1.05 r
  cphy_tx_fsm_U0/timer_inst/U23/Y (OA221X1_LVT)           0.02       1.07 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[4]/D (DFFARX1_LVT)
                                                          0.00       1.07 r
  data arrival time                                                  1.07

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/timer_inst/counter_reg[4]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[2]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U64/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U11/Y (INVX1_LVT)                        0.01       0.95 r
  cphy_tx_fsm_U0/timer_inst/TimerSeed (TxTimer)           0.00       0.95 r
  cphy_tx_fsm_U0/timer_inst/U5/Y (INVX0_LVT)              0.01       0.96 f
  cphy_tx_fsm_U0/timer_inst/U6/Y (AO222X1_LVT)            0.02       0.98 f
  cphy_tx_fsm_U0/timer_inst/U7/Y (NAND3X0_LVT)            0.01       0.99 r
  cphy_tx_fsm_U0/timer_inst/U8/Y (NAND2X0_LVT)            0.02       1.02 f
  cphy_tx_fsm_U0/timer_inst/U12/Y (INVX0_LVT)             0.01       1.03 r
  cphy_tx_fsm_U0/timer_inst/U13/Y (AND2X1_LVT)            0.02       1.05 r
  cphy_tx_fsm_U0/timer_inst/U22/Y (OA221X1_LVT)           0.02       1.07 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[2]/D (DFFARX1_LVT)
                                                          0.00       1.07 r
  data arrival time                                                  1.07

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/timer_inst/counter_reg[2]/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        6.52


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/counter_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U64/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U11/Y (INVX1_LVT)                        0.01       0.95 r
  cphy_tx_fsm_U0/timer_inst/TimerSeed (TxTimer)           0.00       0.95 r
  cphy_tx_fsm_U0/timer_inst/U5/Y (INVX0_LVT)              0.01       0.96 f
  cphy_tx_fsm_U0/timer_inst/U6/Y (AO222X1_LVT)            0.02       0.98 f
  cphy_tx_fsm_U0/timer_inst/U7/Y (NAND3X0_LVT)            0.01       0.99 r
  cphy_tx_fsm_U0/timer_inst/U8/Y (NAND2X0_LVT)            0.02       1.02 f
  cphy_tx_fsm_U0/timer_inst/U9/Y (OAI21X1_LVT)            0.04       1.05 r
  cphy_tx_fsm_U0/timer_inst/counter_reg[0]/D (DFFASX1_LVT)
                                                          0.00       1.05 r
  data arrival time                                                  1.05

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/timer_inst/counter_reg[0]/CLK (DFFASX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        6.53


  Startpoint: cphy_tx_fsm_U0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: cphy_tx_fsm_U0/timer_inst/Timeout_reg
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  cphy_tx_fsm        8000                  saed32lvt_ff1p16v25c
  TxTimer            ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  cphy_tx_fsm_U0/current_state_reg[0]/CLK (DFFARX1_LVT)
                                                          0.00       0.80 r
  cphy_tx_fsm_U0/current_state_reg[0]/Q (DFFARX1_LVT)     0.06       0.86 r
  cphy_tx_fsm_U0/U53/Y (NAND2X0_LVT)                      0.03       0.89 f
  cphy_tx_fsm_U0/U36/Y (INVX1_LVT)                        0.02       0.92 r
  cphy_tx_fsm_U0/U64/Y (NAND2X0_LVT)                      0.02       0.94 f
  cphy_tx_fsm_U0/U11/Y (INVX1_LVT)                        0.01       0.95 r
  cphy_tx_fsm_U0/timer_inst/TimerSeed (TxTimer)           0.00       0.95 r
  cphy_tx_fsm_U0/timer_inst/U5/Y (INVX0_LVT)              0.01       0.96 f
  cphy_tx_fsm_U0/timer_inst/U6/Y (AO222X1_LVT)            0.02       0.98 f
  cphy_tx_fsm_U0/timer_inst/U7/Y (NAND3X0_LVT)            0.01       0.99 r
  cphy_tx_fsm_U0/timer_inst/U8/Y (NAND2X0_LVT)            0.02       1.02 f
  cphy_tx_fsm_U0/timer_inst/U21/Y (AND2X1_LVT)            0.02       1.04 f
  cphy_tx_fsm_U0/timer_inst/Timeout_reg/D (DFFARX1_LVT)
                                                          0.00       1.04 f
  data arrival time                                                  1.04

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  cphy_tx_fsm_U0/timer_inst/Timeout_reg/CLK (DFFARX1_LVT)
                                                          0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        6.54


  Startpoint: sync_level_U0/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: sync_level_U0/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_12      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  sync_level_U0/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.80 r
  sync_level_U0/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.86 r
  sync_level_U0/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.86 r
  data arrival time                                                  0.86

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  sync_level_U0/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.72


  Startpoint: sync_level_U1/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: sync_level_U1/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_11      ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  sync_level_U1/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.80 r
  sync_level_U1/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.86 r
  sync_level_U1/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.86 r
  data arrival time                                                  0.86

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  sync_level_U1/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.72


  Startpoint: sync_level_U3/sync_ff1_reg[0]
              (rising edge-triggered flip-flop clocked by WORD_CLK)
  Endpoint: sync_level_U3/sync_ff2_reg[0]
            (rising edge-triggered flip-flop clocked by WORD_CLK)
  Path Group: WORD_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Master             8000                  saed32lvt_ff1p16v25c
  sync_level_9       ForQA                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock WORD_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.80       0.80
  sync_level_U3/sync_ff1_reg[0]/CLK (DFFARX1_LVT)         0.00       0.80 r
  sync_level_U3/sync_ff1_reg[0]/Q (DFFARX1_LVT)           0.06       0.86 r
  sync_level_U3/sync_ff2_reg[0]/D (DFFARX1_LVT)           0.00       0.86 r
  data arrival time                                                  0.86

  clock WORD_CLK (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.80       7.80
  clock uncertainty                                      -0.20       7.60
  sync_level_U3/sync_ff2_reg[0]/CLK (DFFARX1_LVT)         0.00       7.60 r
  library setup time                                     -0.02       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.72


1
