Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec 12 17:20:42 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 latch_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            latch_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.775ns (40.287%)  route 2.631ns (59.713%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.554     5.062    clk_100mhz_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  latch_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.478     5.540 r  latch_counter_reg[17]/Q
                         net (fo=3, routed)           1.258     6.798    inst_cascade/latch_counter_reg[27]_i_3_0[17]
    SLICE_X52Y63         LUT4 (Prop_lut4_I1_O)        0.295     7.093 r  inst_cascade/latch_counter[27]_i_17/O
                         net (fo=1, routed)           0.000     7.093    inst_cascade/latch_counter[27]_i_17_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.606 r  inst_cascade/latch_counter_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.606    inst_cascade/latch_counter_reg[27]_i_5_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.763 r  inst_cascade/latch_counter_reg[27]_i_3/CO[1]
                         net (fo=29, routed)          1.373     9.136    state1
    SLICE_X50Y60         LUT3 (Prop_lut3_I1_O)        0.332     9.468 r  latch_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.468    p_1_in[4]
    SLICE_X50Y60         FDRE                                         r  latch_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.440    14.769    clk_100mhz_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  latch_counter_reg[4]/C
                         clock pessimism              0.271    15.040    
                         clock uncertainty           -0.035    15.004    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.081    15.085    latch_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.618    




