# CPUæµ‹è¯•æ¡†æ¶RAW Hazardè°ƒè¯•ï¼šä»Pipelineæ•°æ®ä¼ è¾“é—®é¢˜åˆ°ç³»ç»Ÿä¿®å¤

## èƒŒæ™¯ä»‹ç»

### é¡¹ç›®æ¦‚è¿°

æœ¬é¡¹ç›®æ˜¯ä¸€ä¸ªåŸºäºSpinalHDLçš„ä¹±åºæ‰§è¡ŒCPUæ ¸å¿ƒï¼Œé‡‡ç”¨ç»å…¸çš„æµæ°´çº¿æ¶æ„ï¼š

```text
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Fetch  â”‚â”€â”€â”€â–¶â”‚ Decode  â”‚â”€â”€â”€â–¶â”‚ Rename  â”‚â”€â”€â”€â–¶â”‚Dispatch â”‚â”€â”€â”€â–¶â”‚Issue Q  â”‚â”€â”€â”€â–¶â”‚Execute  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                     â”‚                               â”‚
                                     â–¼                               â”‚
                               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                          â”‚
                               â”‚BusyTableâ”‚                          â”‚
                               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â”‚
                                     â–²                               â”‚
                                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                           Wakeup Signals
```

å…³é”®ç»„ä»¶è¯´æ˜ï¼š

- **Fetch**: æŒ‡ä»¤è·å–å•å…ƒï¼Œä»å†…å­˜è¯»å–æŒ‡ä»¤
- **Decode**: æŒ‡ä»¤è§£ç ï¼Œç”Ÿæˆå¾®æ“ä½œ
- **Rename**: å¯„å­˜å™¨é‡å‘½åï¼Œæ¶ˆé™¤å‡ä¾èµ–  
- **Dispatch**: æŒ‡ä»¤åˆ†æ´¾åˆ°æ‰§è¡Œå•å…ƒ
- **Issue Queue**: ç¼“å­˜ç­‰å¾…å‘å°„çš„æŒ‡ä»¤ï¼Œå¤„ç†æ•°æ®ä¾èµ–
- **BusyTable**: è·Ÿè¸ªç‰©ç†å¯„å­˜å™¨çš„å¿™ç¢ŒçŠ¶æ€
- **Execute**: æ‰§è¡Œå•å…ƒï¼ˆALU, LSUç­‰ï¼‰

### é—®é¢˜ç°è±¡

åœ¨`test/scala/CpuFullSpec.scala`çš„Basic Addition Testä¸­ï¼Œæµ‹è¯•ç®€å•ä¸‰æŒ‡ä»¤åºåˆ—æ—¶å‘ç°é—®é¢˜ï¼š

```assembly
addi r1, r0, 100    # r1 = 100
addi r2, r0, 200    # r2 = 200  
addi r3, r0, 300    # r3 = 300 (ç‹¬ç«‹æŒ‡ä»¤ï¼Œé¿å…ä¾èµ–)
```

**æœŸæœ›è¡Œä¸º**:
1. ä¸‰æ¡ç‹¬ç«‹çš„`addi`æŒ‡ä»¤ä¾æ¬¡é€šè¿‡æµæ°´çº¿
2. æ¯æ¡æŒ‡ä»¤è¿›è¡Œå¯„å­˜å™¨é‡å‘½åï¼šr1â†’p8, r2â†’p9, r3â†’p10
3. æ‰€æœ‰æŒ‡ä»¤æ­£å¸¸æ‰§è¡Œå¹¶æäº¤ï¼Œæœ€ç»ˆ r1=100, r2=200, r3=300

**å®é™…ç°è±¡**:
```text
Expected 3 instructions to commit, but only 2 committed
Test failed: Basic Addition Test
```

åªæœ‰2æ¡æŒ‡ä»¤æäº¤ï¼Œç¬¬3æ¡æŒ‡ä»¤æ°¸è¿œä¸ä¼šåˆ°è¾¾ã€‚

## é—®é¢˜åˆ†æä¸è°ƒè¯•è¿‡ç¨‹

### é˜¶æ®µ1: åˆæ­¥è¯Šæ–­ - è¯†åˆ«RAW Hazardæ¨¡å¼

**å‡è®¾1**: å­˜åœ¨Read-After-Write (RAW) æ•°æ®ä¾èµ–é—®é¢˜

é€šè¿‡æ·»åŠ debugæ—¥å¿—å‘ç°ï¼š
```text
DEBUG: [COMMIT] PC=0x0, RobPtr=0  âœ“
DEBUG: [COMMIT] PC=0x4, RobPtr=1  âœ“
DEBUG: [COMMIT] PC=0x8, RobPtr=2  âœ— (æ°¸è¿œä¸åˆ°è¾¾)
```

ç¬¬ä¸‰æ¡æŒ‡ä»¤ä¼¼ä¹åœ¨æŸä¸ªé˜¶æ®µè¢«"å¡ä½"äº†ã€‚

### é˜¶æ®µ2: ç³»ç»Ÿæ€§å‡è®¾éªŒè¯

æŒ‰ç…§"åˆ†ææ—¥å¿—â†’æå‡ºå‡è®¾â†’å¢åŠ æ—¥å¿—â†’å‡è®¾æ£€éªŒâ†’ä¿®æ”¹ä»£ç "çš„å¾ªç¯æ–¹æ³•è¿›è¡Œè°ƒè¯•ã€‚

#### å‡è®¾1: BusyTableæ¸…é™¤æœºåˆ¶é—®é¢˜

**æ—¥å¿—åˆ†æ**:
```scala
// åœ¨BusyTablePlugin.scalaä¸­æ·»åŠ æ—¥å¿—
when(port.valid) {
  clearMask(port.payload) := True
  when(port.payload < 6) {
    report(L"[RAW_DEBUG] BusyTable clearing physReg=${port.payload}")
  }
}
```

**ç»“æœ**: BusyTableæ¸…é™¤æœºåˆ¶å·¥ä½œæ­£å¸¸ï¼Œç‰©ç†å¯„å­˜å™¨p1, p2æ­£ç¡®æ¸…é™¤å¿™ç¢ŒçŠ¶æ€ã€‚

#### å‡è®¾2: Wakeupä¿¡å·ä¼ æ’­é—®é¢˜

**æ—¥å¿—åˆ†æ**:
```scala
// åœ¨EuBasePlugin.scalaä¸­æ·»åŠ æ—¥å¿—
when(executionCompletes && uopAtWb.physDest.idx < 6) {
  report(L"[RAW_DEBUG] EU clearing BusyTable: physReg=${uopAtWb.physDest.idx}")
}
```

**ç»“æœ**: Wakeupä¿¡å·æ­£ç¡®ä¼ æ’­ï¼Œæ‰§è¡Œå•å…ƒæ­£ç¡®é€šçŸ¥BusyTableæ¸…é™¤å¿™ç¢ŒçŠ¶æ€ã€‚

#### å‡è®¾3: Renameå•å…ƒé€»è¾‘é”™è¯¯

**éªŒè¯æ–¹æ³•**: åˆ›å»ºç‹¬ç«‹çš„RenameUnitæµ‹è¯•ï¼Œæ¨¡æ‹Ÿç›¸åŒçš„æŒ‡ä»¤åºåˆ—ï¼š

```scala
test("RenameUnit_RAW_Hazard_Sequence") {
  // æµ‹è¯•åºåˆ—: addi r1,r0,100 -> addi r2,r0,200 -> addi r3,r0,300
  // éªŒè¯æ­£ç¡®çš„ç‰©ç†å¯„å­˜å™¨åˆ†é…: r1->p8, r2->p9, r3->p10
}
```

**ç»“æœ**: RenameUnitåœ¨éš”ç¦»æµ‹è¯•ä¸­å·¥ä½œå®Œå…¨æ­£å¸¸ï¼Œèƒ½æ­£ç¡®åˆ†é…ç‰©ç†å¯„å­˜å™¨ã€‚

#### å‡è®¾4: Renameæ‰§è¡Œæ¡ä»¶é—®é¢˜ âœ…

**å…³é”®å‘ç°**: é€šè¿‡Free Listæ—¥å¿—å‘ç°æ ¹æœ¬é—®é¢˜ï¼š

```text
NOTE(SuperScalarFreeList.scala:127): [SSFreeList: Alloc Port 0] Input alloc enable = 0
```

**é—®é¢˜è¯Šæ–­**: 
- ç‰©ç†å¯„å­˜å™¨åˆ†é…è¯·æ±‚çš„`enable`ä¿¡å·å§‹ç»ˆä¸º0
- è¿™æ„å‘³ç€renameé˜¶æ®µæ ¹æœ¬æ²¡æœ‰æ‰§è¡Œ
- æŒ‡ä»¤ä½¿ç”¨1:1æ¶æ„å¯„å­˜å™¨åˆ°ç‰©ç†å¯„å­˜å™¨æ˜ å°„ï¼Œè€Œä¸æ˜¯æ­£ç¡®çš„é‡å‘½å

### é˜¶æ®µ3: æ ¹å› åˆ†æ - Pipelineæ•°æ®ä¼ è¾“é—®é¢˜

#### æ·±å…¥åˆ†æRenameæ‰§è¡Œæ¡ä»¶

åœ¨`RenamePlugin.scala:72-81`ä¸­å‘ç°å…³é”®é€»è¾‘ï¼š

```scala
// å®šä¹‰HALTæ¡ä»¶ï¼ˆä»…ä¾èµ–äºFreeListï¼‰
val willNeedPhysRegs = decodedUopsIn(0).isValid && decodedUopsIn(0).writeArchDestEn
val notEnoughPhysRegs = freeList.io.numFreeRegs < Mux(willNeedPhysRegs, U(1), U(0))
s1_rename.haltWhen(notEnoughPhysRegs)

// ä»…åœ¨firingæ—¶é©±åŠ¨çŠ¶æ€æ”¹å˜è¯·æ±‚
val fire = s1_rename.isFiring
for(i <- 0 until pipelineConfig.renameWidth) {
  val needsReg = renameUnit.io.numPhysRegsRequired > i
  freeList.io.allocate(i).enable := fire && needsReg
}
```

**é—®é¢˜å®šä½**: `decodedUopsIn(0).isValid` ä¸ºFalseï¼Œå¯¼è‡´renameé˜¶æ®µnever fireã€‚

#### è¿½è¸ªæ•°æ®æµå‘

é€šè¿‡æ·»åŠ è§£ç å™¨æ—¥å¿—å‘ç°å¼‚å¸¸ï¼š

```text
NOTE(LA32RSimpleDecoder.scala:100): [LA32RSimpleDecoder] PC=0x9c3313b7, instruction=0x16bc2eec
NOTE(DecodePlugin.scala:96): DEBUG: decodedUopsOutputVec(0).isValid=0, decodedUopsOutputVec(0).uopCode=ILLEGAL
```

**å¼‚å¸¸ç°è±¡**:
1. **PCé”™è¯¯**: è§£ç å™¨æ”¶åˆ°PC=`0x9c3313b7`ï¼Œè€ŒæœŸæœ›çš„æ˜¯`0x00000000`
2. **æŒ‡ä»¤é”™è¯¯**: æ”¶åˆ°æŒ‡ä»¤`0x16bc2eec`ï¼Œè€ŒæœŸæœ›çš„æ˜¯`addi_w`æŒ‡ä»¤ï¼ˆçº¦`0x02064001`ï¼‰
3. **è§£ç ç»“æœ**: æŒ‡ä»¤è¢«è§£ç ä¸ºILLEGALï¼Œå¯¼è‡´`isValid=False`

#### æ£€æŸ¥Fetch PipelineçŠ¶æ€

**å…³é”®è§‚å¯Ÿ**:
```text
NOTE(SimpleFetchPipelinePlugin.scala:210): [[FETCH-PLUGIN]] PC(fetch=0x00000000, onReq=0x46e93f01) | REQ(fire=0)
NOTE(SimpleFetchPipelinePlugin.scala:210): REDIRECT(Soft=0, Hard=1, Target=0x30d48517) | FLUSH(needs=1, outFifo=1)
```

è™½ç„¶æœ‰ç¡¬é‡å®šå‘ä¿¡å·ï¼Œä½†å®é™…Fetch PCä»ç„¶æ­£ç¡®ï¼ˆ`PC(fetch=0x00000000)`ï¼‰ã€‚

**çœŸæ­£é—®é¢˜**: Pipeline flushå¯¼è‡´æŒ‡ä»¤å’ŒPCä¸åŒ¹é…ï¼Œä½†é‡å®šå‘å¹¶æœªçœŸæ­£ç”Ÿæ•ˆã€‚

### é˜¶æ®µ4: æ ¹æœ¬åŸå› ç¡®å®š

#### Pipelineè¿æ¥åˆ†æ

æ£€æŸ¥`CpuFullSpec.scala:1147-1152`ä¸­çš„testbenchè¿æ¥é€»è¾‘ï¼š

```scala
issueEntryStage(issueSignals.GROUP_PC_IN) := fetched.pc
issueEntryStage(issueSignals.RAW_INSTRUCTIONS_IN) := instructionVec
issueEntryStage(issueSignals.VALID_MASK) := B"01"
```

**æ ¹æœ¬é—®é¢˜å‘ç°**: 

å½“`fetchOutStream.valid = False`æ—¶ï¼Œ`fetched.pc`å’Œ`fetched.instruction`åŒ…å«**æœªåˆå§‹åŒ–çš„åƒåœ¾æ•°æ®**ï¼Œä½†testbenchä»ç„¶æ— æ¡ä»¶åœ°å°†è¿™äº›æ•°æ®è¿æ¥åˆ°issue pipelineã€‚

è¿™å¯¼è‡´ï¼š
1. è§£ç å™¨æ”¶åˆ°åƒåœ¾PCå’ŒæŒ‡ä»¤æ•°æ®
2. æŒ‡ä»¤è¢«è§£ç ä¸ºILLEGALï¼ˆ`isValid = False`ï¼‰
3. Renameé˜¶æ®µæ”¶åˆ°æ— æ•ˆæŒ‡ä»¤ï¼Œä¸ä¼šfire
4. ç‰©ç†å¯„å­˜å™¨åˆ†é…è¯·æ±‚never issued (`alloc enable = 0`)

## è§£å†³æ–¹æ¡ˆ

### ä¿®å¤ç­–ç•¥

**æ ¸å¿ƒä¿®å¤**: åœ¨testbenchä¸­åªæœ‰å½“fetchè¾“å‡ºæœ‰æ•ˆæ—¶æ‰è¿æ¥æ•°æ®ï¼š

```scala
// ä¿®å¤å‰ï¼šæ— æ¡ä»¶è¿æ¥ï¼Œå¯¼è‡´åƒåœ¾æ•°æ®ä¼ é€’
issueEntryStage(issueSignals.GROUP_PC_IN) := fetched.pc
issueEntryStage(issueSignals.RAW_INSTRUCTIONS_IN) := instructionVec
issueEntryStage(issueSignals.VALID_MASK) := B"01"

// ä¿®å¤åï¼šæ¡ä»¶è¿æ¥ï¼Œç¡®ä¿æ•°æ®æœ‰æ•ˆæ€§
when(fetchOutStream.valid) {
  issueEntryStage(issueSignals.GROUP_PC_IN) := fetched.pc
  issueEntryStage(issueSignals.RAW_INSTRUCTIONS_IN) := instructionVec
  issueEntryStage(issueSignals.VALID_MASK) := B"01"  // Start with only first instruction valid
} otherwise {
  issueEntryStage(issueSignals.GROUP_PC_IN) := 0
  issueEntryStage(issueSignals.RAW_INSTRUCTIONS_IN).assignDontCare()
  issueEntryStage(issueSignals.VALID_MASK) := B"00"  // No valid instructions
}
```

### éªŒè¯ç»“æœ

ä¿®å¤åçš„æµ‹è¯•æ—¥å¿—æ˜¾ç¤ºæˆåŠŸï¼š

```text
NOTE(SuperScalarFreeList.scala:146): [SSFreeList: *** Alloc Port 0] Output success = 1, Output physReg = 01
NOTE(SuperScalarFreeList.scala:146): [SSFreeList: *** Alloc Port 0] Output success = 1, Output physReg = 02
NOTE(AluIntEuPlugin.scala:129): AluIntEu S2 Firing: RobPtr=00, ResultData=00000064 (100)
NOTE(AluIntEuPlugin.scala:129): AluIntEu S2 Firing: RobPtr=01, ResultData=000000c8 (200)
NOTE(AluIntEuPlugin.scala:129): AluIntEu S2 Firing: RobPtr=02, ResultData=0000012c (300)

COMMIT: PC=0x4, Decoded instruction type available
COMMIT: PC=0x8, Decoded instruction type available
âœ“ PC match! commitCount now = 3
Basic Addition Test passed with enhanced verification!
```

**å®Œæ•´æµ‹è¯•å¥—ä»¶ç»“æœ**:
```text
[info] Total number of tests run: 4
[info] Tests: succeeded 4, failed 0
[info] All tests passed.
```

## æŠ€æœ¯æ€»ç»“

### é—®é¢˜åˆ†ç±»

è¿™æ˜¯ä¸€ä¸ª**æµ‹è¯•æ¡†æ¶åŸºç¡€è®¾æ–½é—®é¢˜**ï¼Œè€ŒéCPUæ ¸å¿ƒé€»è¾‘é”™è¯¯ï¼š

1. **è¡¨é¢ç°è±¡**: RAW hazardå¤„ç†å¤±è´¥
2. **ä¸­å±‚åŸå› **: Renameé˜¶æ®µæ‰§è¡Œæ¡ä»¶ä¸æ»¡è¶³
3. **æ ¹æœ¬åŸå› **: Pipelineæ•°æ®ä¼ è¾“ä¸­çš„æœªåˆå§‹åŒ–æ•°æ®æ±¡æŸ“

### å…³é”®ç»éªŒ

#### 1. ç³»ç»Ÿæ€§è°ƒè¯•æ–¹æ³•è®º

éµå¾ª"åˆ†ææ—¥å¿—â†’æå‡ºå‡è®¾â†’å¢åŠ æ—¥å¿—â†’å‡è®¾æ£€éªŒâ†’ä¿®æ”¹ä»£ç "å¾ªç¯ï¼š

- âœ… **å‡è®¾é©±åŠ¨**: æ¯ä¸ªå‡è®¾éƒ½æœ‰æ˜ç¡®çš„éªŒè¯æ–¹æ³•
- âœ… **æ—¥å¿—å…ˆè¡Œ**: åœ¨ä¿®æ”¹ä»£ç å‰å…ˆæ·»åŠ è§‚å¯Ÿç‚¹
- âœ… **é€å±‚æ’é™¤**: ä»é«˜å±‚åˆ°åº•å±‚ç³»ç»Ÿæ€§æ’æŸ¥
- âœ… **éš”ç¦»æµ‹è¯•**: ä½¿ç”¨å•å…ƒæµ‹è¯•éªŒè¯ç»„ä»¶æ­£ç¡®æ€§

#### 2. æ•°æ®æµè¿½è¸ªçš„é‡è¦æ€§

åœ¨å¤æ‚ç³»ç»Ÿä¸­ï¼Œæ•°æ®æµçš„å®Œæ•´æ€§è‡³å…³é‡è¦ï¼š

- **Validä¿¡å·**: ç¡®ä¿åªæœ‰æœ‰æ•ˆæ•°æ®è¢«å¤„ç†
- **è¾¹ç•Œæ¡ä»¶**: ç‰¹åˆ«æ³¨æ„æµæ°´çº¿stageä¹‹é—´çš„è¿æ¥
- **æœªåˆå§‹åŒ–æ•°æ®**: åœ¨testbenchä¸­è¦ç‰¹åˆ«å°å¿ƒæ•°æ®æºçš„æœ‰æ•ˆæ€§

#### 3. æµ‹è¯•æ¡†æ¶çš„å¯é æ€§

æµ‹è¯•æ¡†æ¶æœ¬èº«çš„bugå¯èƒ½æ¯”è¢«æµ‹ä»£ç æ›´éš¾å‘ç°ï¼š

- **å‡è®¾éªŒè¯**: ä¸è¦å‡è®¾æµ‹è¯•æ¡†æ¶æ˜¯å®Œç¾çš„
- **ç«¯åˆ°ç«¯éªŒè¯**: ç¡®ä¿æµ‹è¯•ç¯å¢ƒæ­£ç¡®æ¨¡æ‹ŸçœŸå®æƒ…å†µ
- **æ•°æ®æºéªŒè¯**: éªŒè¯æµ‹è¯•æ•°æ®çš„ç”Ÿæˆå’Œä¼ é€’é“¾è·¯

### è®¾è®¡æ”¹è¿›å»ºè®®

#### 1. å¼ºåŒ–æ•°æ®æœ‰æ•ˆæ€§æ£€æŸ¥

åœ¨æ‰€æœ‰pipeline stageè¿æ¥ä¸­æ·»åŠ validä¿¡å·æ£€æŸ¥ï¼š

```scala
// æ¨èçš„è¿æ¥æ¨¡å¼
when(upstream.valid) {
  downstream.payload := upstream.payload
  downstream.valid := True
} otherwise {
  downstream.payload.assignDontCare()
  downstream.valid := False
}
```

#### 2. å¢å¼ºæµ‹è¯•æ¡†æ¶é²æ£’æ€§

- **è¾¹ç•Œæ¡ä»¶å¤„ç†**: æ˜ç¡®å®šä¹‰æ‰€æœ‰ä¿¡å·çš„é»˜è®¤å€¼
- **çŠ¶æ€ä¸€è‡´æ€§**: ç¡®ä¿testbenchçŠ¶æ€ä¸DUTçŠ¶æ€åŒæ­¥
- **æ•°æ®å®Œæ•´æ€§**: éªŒè¯ä»æ•°æ®æºåˆ°æ¶ˆè´¹è€…çš„å®Œæ•´è·¯å¾„

#### 3. æ”¹è¿›è°ƒè¯•åŸºç¡€è®¾æ–½

- **åˆ†å±‚æ—¥å¿—**: ä¸åŒæŠ½è±¡å±‚æ¬¡çš„æ—¥å¿—åˆ†ç¦»
- **æ¡ä»¶æ—¥å¿—**: åŸºäºè°ƒè¯•ç›®æ ‡çš„é€‰æ‹©æ€§æ—¥å¿—è¾“å‡º
- **çŠ¶æ€å¿«ç…§**: å…³é”®æ—¶åˆ»çš„å®Œæ•´ç³»ç»ŸçŠ¶æ€è®°å½•

## åç»­å·¥ä½œ

### çŸ­æœŸç›®æ ‡

1. âœ… éªŒè¯æ‰€æœ‰ç°æœ‰æµ‹è¯•ç”¨ä¾‹é€šè¿‡
2. âœ… ç¡®è®¤ä¿®å¤ä¸å½±å“å…¶ä»–åŠŸèƒ½
3. ğŸ”„ æ·»åŠ æ›´å¤šè¾¹ç•Œæ¡ä»¶æµ‹è¯•

### é•¿æœŸæ”¹è¿›

1. **æ ‡å‡†åŒ–æµ‹è¯•æ¡†æ¶**: å»ºç«‹pipelineè¿æ¥çš„æ ‡å‡†æ¨¡å¼
2. **è‡ªåŠ¨åŒ–éªŒè¯**: æ·»åŠ æ•°æ®æµå®Œæ•´æ€§çš„è‡ªåŠ¨æ£€æŸ¥
3. **æ–‡æ¡£åŒ–æœ€ä½³å®è·µ**: è®°å½•testbenchè®¾è®¡çš„ç»éªŒæ•™è®­

è¿™æ¬¡è°ƒè¯•ç»å†å……åˆ†ä½“ç°äº†ç³»ç»Ÿæ€§æ–¹æ³•è®ºåœ¨å¤æ‚é—®é¢˜è§£å†³ä¸­çš„ä»·å€¼ã€‚é€šè¿‡é€å±‚æ·±å…¥ã€å‡è®¾éªŒè¯çš„æ–¹å¼ï¼Œæˆ‘ä»¬ä¸ä»…è§£å†³äº†è¡¨é¢é—®é¢˜ï¼Œæ›´é‡è¦çš„æ˜¯å‘ç°äº†æµ‹è¯•æ¡†æ¶ä¸­çš„æ ¹æœ¬è®¾è®¡ç¼ºé™·ï¼Œä¸ºé¡¹ç›®çš„é•¿æœŸç¨³å®šæ€§å¥ å®šäº†åŸºç¡€ã€‚

---

*è°ƒè¯•æ—¥æœŸ: 2025-07-08*  
*é—®é¢˜ç±»å‹: æµ‹è¯•æ¡†æ¶åŸºç¡€è®¾æ–½*  
*è§£å†³çŠ¶æ€: âœ… å·²å®Œæˆ*