{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588860015362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588860015362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 17:00:15 2020 " "Processing started: Thu May 07 17:00:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588860015362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588860015362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588860015363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1588860015913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015967 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ap_function.v(11) " "Verilog HDL information at ap_function.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1588860015970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ap_function.v 1 1 " "Found 1 design units, including 1 entities, in source file ap_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap_function " "Found entity 1: ap_function" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff8.v 1 1 " "Found 1 design units, including 1 entities, in source file dff8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF8 " "Found entity 1: DFF8" {  } { { "DFF8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1 " "Found entity 1: MUX4TO1" {  } { { "MUX4TO1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg8.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREG8 " "Found entity 1: SHIFTREG8" {  } { { "SHIFTREG8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftregs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREGS " "Found entity 1: SHIFTREGS" {  } { { "SHIFTREGS.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREGS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1 " "Found entity 1: MUX2TO1" {  } { { "MUX2TO1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.v 1 1 " "Found 1 design units, including 1 entities, in source file dff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_8BIT " "Found entity 1: MUX2TO1_8BIT" {  } { { "MUX2TO1_8BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_8BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860015997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860015997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile8x8 " "Found entity 1: RegisterFile8x8" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTMEM " "Found entity 1: INSTMEM" {  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Found entity 1: DATAMEM" {  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext6t08.v 1 1 " "Found 1 design units, including 1 entities, in source file signext6t08.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT6T08 " "Found entity 1: SIGNEXT6T08" {  } { { "SIGNEXT6T08.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT6T08.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext8t016.v 1 1 " "Found 1 design units, including 1 entities, in source file signext8t016.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT8T016 " "Found entity 1: SIGNEXT8T016" {  } { { "SIGNEXT8T016.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T016.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus1_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file plus1_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLUS1_ADDER " "Found entity 1: PLUS1_ADDER" {  } { { "PLUS1_ADDER.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_3BIT " "Found entity 1: MUX2TO1_3BIT" {  } { { "MUX2TO1_3BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_3BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_16BIT " "Found entity 1: MUX2TO1_16BIT" {  } { { "MUX2TO1_16BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_16BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.v 1 1 " "Found 1 design units, including 1 entities, in source file router.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROUTER " "Found entity 1: ROUTER" {  } { { "ROUTER.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ROUTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCREG " "Found entity 1: PCREG" {  } { { "PCREG.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PCREG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_10BIT " "Found entity 1: MUX2TO1_10BIT" {  } { { "MUX2TO1_10BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_10BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext8t010.v 1 1 " "Found 1 design units, including 1 entities, in source file signext8t010.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT8T010 " "Found entity 1: SIGNEXT8T010" {  } { { "SIGNEXT8T010.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T010.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1_10BIT " "Found entity 1: MUX4TO1_10BIT" {  } { { "MUX4TO1_10BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1_10BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tst " "Found entity 1: tst" {  } { { "tst.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/tst.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concanitating.v 1 1 " "Found 1 design units, including 1 entities, in source file concanitating.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONCANITATING " "Found entity 1: CONCANITATING" {  } { { "CONCANITATING.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CONCANITATING.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016041 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "DFF2 DFF2.v " "Entity \"DFF2\" obtained from \"DFF2.v\" instead of from Quartus II megafunction library" {  } { { "DFF2.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF2.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1588860016044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff2.v 1 1 " "Found 1 design units, including 1 entities, in source file dff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF2 " "Found entity 1: DFF2" {  } { { "DFF2.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "front_panel.v 1 1 " "Found 1 design units, including 1 entities, in source file front_panel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Front_Panel " "Found entity 1: Front_Panel" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "REG16.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/REG16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1588860016314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 488 352 832 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 Datapath:inst\|DFF1:REG_Qm1 " "Elaborating entity \"DFF1\" for hierarchy \"Datapath:inst\|DFF1:REG_Qm1\"" {  } { { "Datapath.bdf" "REG_Qm1" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -368 1616 1752 -256 "REG_Qm1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTREG8 Datapath:inst\|SHIFTREG8:REG_Q " "Elaborating entity \"SHIFTREG8\" for hierarchy \"Datapath:inst\|SHIFTREG8:REG_Q\"" {  } { { "Datapath.bdf" "REG_Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -200 1576 1752 -24 "REG_Q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1 Datapath:inst\|MUX2TO1:MUX_S " "Elaborating entity \"MUX2TO1\" for hierarchy \"Datapath:inst\|MUX2TO1:MUX_S\"" {  } { { "Datapath.bdf" "MUX_S" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 280 1592 1744 392 "MUX_S" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_8BIT Datapath:inst\|MUX2TO1_8BIT:MULT_SEL_A " "Elaborating entity \"MUX2TO1_8BIT\" for hierarchy \"Datapath:inst\|MUX2TO1_8BIT:MULT_SEL_A\"" {  } { { "Datapath.bdf" "MULT_SEL_A" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 120 1232 1416 232 "MULT_SEL_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ap_function Datapath:inst\|ap_function:ALU " "Elaborating entity \"ap_function\" for hierarchy \"Datapath:inst\|ap_function:ALU\"" {  } { { "Datapath.bdf" "ALU" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 48 936 1096 192 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(11) " "Verilog HDL assignment warning at ap_function.v(11): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588860016331 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(12) " "Verilog HDL assignment warning at ap_function.v(12): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588860016331 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ap_function.v(11) " "Verilog HDL Always Construct warning at ap_function.v(11): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588860016331 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[0\] ap_function.v(11) " "Inferred latch for \"carry\[0\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860016331 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[1\] ap_function.v(11) " "Inferred latch for \"carry\[1\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860016331 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[2\] ap_function.v(11) " "Inferred latch for \"carry\[2\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860016331 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[3\] ap_function.v(11) " "Inferred latch for \"carry\[3\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860016331 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[4\] ap_function.v(11) " "Inferred latch for \"carry\[4\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860016331 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[5\] ap_function.v(11) " "Inferred latch for \"carry\[5\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860016332 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[6\] ap_function.v(11) " "Inferred latch for \"carry\[6\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860016332 "|Datapath|ap_function:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4TO1 Datapath:inst\|MUX4TO1:MUX_A " "Elaborating entity \"MUX4TO1\" for hierarchy \"Datapath:inst\|MUX4TO1:MUX_A\"" {  } { { "Datapath.bdf" "MUX_A" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -48 672 864 96 "MUX_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCREG Datapath:inst\|PCREG:REG_PC " "Elaborating entity \"PCREG\" for hierarchy \"Datapath:inst\|PCREG:REG_PC\"" {  } { { "Datapath.bdf" "REG_PC" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1584 -1344 -72 "REG_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PCREG.v(14) " "Verilog HDL assignment warning at PCREG.v(14): truncated value with size 32 to match size of target (10)" {  } { { "PCREG.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PCREG.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588860016337 "|Datapath|PCREG:REG_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4TO1_10BIT Datapath:inst\|MUX4TO1_10BIT:MUX_PC " "Elaborating entity \"MUX4TO1_10BIT\" for hierarchy \"Datapath:inst\|MUX4TO1_10BIT:MUX_PC\"" {  } { { "Datapath.bdf" "MUX_PC" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -424 -1568 -1376 -280 "MUX_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16 Datapath:inst\|REG16:inst7 " "Elaborating entity \"REG16\" for hierarchy \"Datapath:inst\|REG16:inst7\"" {  } { { "Datapath.bdf" "inst7" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -40 -1128 -968 72 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONCANITATING Datapath:inst\|CONCANITATING:inst1 " "Elaborating entity \"CONCANITATING\" for hierarchy \"Datapath:inst\|CONCANITATING:inst1\"" {  } { { "Datapath.bdf" "inst1" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -360 -1216 -1016 -280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile8x8 Datapath:inst\|RegisterFile8x8:RF " "Elaborating entity \"RegisterFile8x8\" for hierarchy \"Datapath:inst\|RegisterFile8x8:RF\"" {  } { { "Datapath.bdf" "RF" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 136 -40 232 312 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(14) " "Verilog HDL assignment warning at RegisterFile8x8.v(14): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588860016346 "|Datapath|RegisterFile8x8:RF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(23) " "Verilog HDL assignment warning at RegisterFile8x8.v(23): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588860016346 "|Datapath|RegisterFile8x8:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_3BIT Datapath:inst\|MUX2TO1_3BIT:MUX_TYPE_SEL " "Elaborating entity \"MUX2TO1_3BIT\" for hierarchy \"Datapath:inst\|MUX2TO1_3BIT:MUX_TYPE_SEL\"" {  } { { "Datapath.bdf" "MUX_TYPE_SEL" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -80 -392 -208 32 "MUX_TYPE_SEL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLUS1_ADDER Datapath:inst\|PLUS1_ADDER:PLUS1_ADDER " "Elaborating entity \"PLUS1_ADDER\" for hierarchy \"Datapath:inst\|PLUS1_ADDER:PLUS1_ADDER\"" {  } { { "Datapath.bdf" "PLUS1_ADDER" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -248 -408 -208 -136 "PLUS1_ADDER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PLUS1_ADDER.v(12) " "Verilog HDL assignment warning at PLUS1_ADDER.v(12): truncated value with size 32 to match size of target (3)" {  } { { "PLUS1_ADDER.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1588860016350 "|Datapath|PLUS1_ADDER:PLUS1_ADDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT6T08 Datapath:inst\|SIGNEXT6T08:SIGN_EXT_I_TYPE " "Elaborating entity \"SIGNEXT6T08\" for hierarchy \"Datapath:inst\|SIGNEXT6T08:SIGN_EXT_I_TYPE\"" {  } { { "Datapath.bdf" "SIGN_EXT_I_TYPE" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 48 -672 -448 128 "SIGN_EXT_I_TYPE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Datapath:inst\|Multiplier:Multiplier " "Elaborating entity \"Multiplier\" for hierarchy \"Datapath:inst\|Multiplier:Multiplier\"" {  } { { "Datapath.bdf" "Multiplier" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -616 448 664 -504 "Multiplier" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016355 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplier.v(30) " "Verilog HDL Case Statement information at Multiplier.v(30): all case item expressions in this case statement are onehot" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1588860016356 "|Datapath|Multiplier:Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst\|Multiplier:Multiplier\|ALU:Adder " "Elaborating entity \"ALU\" for hierarchy \"Datapath:inst\|Multiplier:Multiplier\|ALU:Adder\"" {  } { { "Multiplier.v" "Adder" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 Datapath:inst\|DFF2:inst3 " "Elaborating entity \"DFF2\" for hierarchy \"Datapath:inst\|DFF2:inst3\"" {  } { { "Datapath.bdf" "inst3" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 312 -888 -736 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_16BIT Datapath:inst\|MUX2TO1_16BIT:inst11 " "Elaborating entity \"MUX2TO1_16BIT\" for hierarchy \"Datapath:inst\|MUX2TO1_16BIT:inst11\"" {  } { { "Datapath.bdf" "inst11" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 520 304 496 632 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT8T016 Datapath:inst\|SIGNEXT8T016:inst6 " "Elaborating entity \"SIGNEXT8T016\" for hierarchy \"Datapath:inst\|SIGNEXT8T016:inst6\"" {  } { { "Datapath.bdf" "inst6" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 520 632 864 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROUTER Datapath:inst\|ROUTER:ROUTER_LOGIC " "Elaborating entity \"ROUTER\" for hierarchy \"Datapath:inst\|ROUTER:ROUTER_LOGIC\"" {  } { { "Datapath.bdf" "ROUTER_LOGIC" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 720 288 496 832 "ROUTER_LOGIC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTMEM Datapath:inst\|INSTMEM:inst4 " "Elaborating entity \"INSTMEM\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\"" {  } { { "Datapath.bdf" "inst4" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\"" {  } { { "INSTMEM.v" "altsyncram_component" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\"" {  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions.hex " "Parameter \"init_file\" = \"instructions.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016416 ""}  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588860016416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ima1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ima1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ima1 " "Found entity 1: altsyncram_ima1" {  } { { "db/altsyncram_ima1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ima1 Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated " "Elaborating entity \"altsyncram_ima1\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_51a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_51a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_51a2 " "Found entity 1: altsyncram_51a2" {  } { { "db/altsyncram_51a2.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_51a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860016549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860016549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_51a2 Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1 " "Elaborating entity \"altsyncram_51a2\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|altsyncram_51a2:altsyncram1\"" {  } { { "db/altsyncram_ima1.tdf" "altsyncram1" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860016550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ima1.tdf" "mgl_prim2" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ima1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860017014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017014 ""}  } { { "db/altsyncram_ima1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_ima1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588860017014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEM Datapath:inst\|DATAMEM:inst5 " "Elaborating entity \"DATAMEM\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\"" {  } { { "Datapath.bdf" "inst5" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\"" {  } { { "DATAMEM.v" "altsyncram_component" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\"" {  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860017062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.hex " "Parameter \"init_file\" = \"data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017063 ""}  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588860017063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cse1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cse1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cse1 " "Found entity 1: altsyncram_cse1" {  } { { "db/altsyncram_cse1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860017127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860017127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cse1 Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated " "Elaborating entity \"altsyncram_cse1\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0da2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0da2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0da2 " "Found entity 1: altsyncram_0da2" {  } { { "db/altsyncram_0da2.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_0da2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588860017189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588860017189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0da2 Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1 " "Elaborating entity \"altsyncram_0da2\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|altsyncram_0da2:altsyncram1\"" {  } { { "db/altsyncram_cse1.tdf" "altsyncram1" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cse1.tdf" "mgl_prim2" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cse1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860017197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017197 ""}  } { { "db/altsyncram_cse1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_cse1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1588860017197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst3 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { -56 40 312 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017202 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ControlUnit.v(65) " "Verilog HDL Case Statement information at ControlUnit.v(65): all case item expressions in this case statement are onehot" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1588860017205 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SR_SEL ControlUnit.v(29) " "Output port \"SR_SEL\" at ControlUnit.v(29) has no driver" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588860017206 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SR ControlUnit.v(29) " "Output port \"SR\" at ControlUnit.v(29) has no driver" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588860017206 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SL ControlUnit.v(29) " "Output port \"SL\" at ControlUnit.v(29) has no driver" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588860017206 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA_MEM_SEL ControlUnit.v(29) " "Output port \"DATA_MEM_SEL\" at ControlUnit.v(29) has no driver" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588860017206 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cin ControlUnit.v(29) " "Output port \"Cin\" at ControlUnit.v(29) has no driver" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588860017206 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WB_SEL ControlUnit.v(29) " "Output port \"WB_SEL\" at ControlUnit.v(29) has no driver" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588860017206 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UL_SEL ControlUnit.v(29) " "Output port \"UL_SEL\" at ControlUnit.v(29) has no driver" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588860017206 "|CPU|ControlUnit:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WR_EN ControlUnit.v(29) " "Output port \"WR_EN\" at ControlUnit.v(29) has no driver" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1588860017207 "|CPU|ControlUnit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Front_Panel Front_Panel:inst2 " "Elaborating entity \"Front_Panel\" for hierarchy \"Front_Panel:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { -24 -408 -216 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588860017230 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUN_ind Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"RUN_ind\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588860017230 "|CPU|Front_Panel:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"CLK\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588860017230 "|CPU|Front_Panel:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_M_ind Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"A_M_ind\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588860017230 "|CPU|Front_Panel:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR_ind Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"CLR_ind\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588860017231 "|CPU|Front_Panel:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_RST Front_Panel.v(13) " "Verilog HDL Always Construct warning at Front_Panel.v(13): inferring latch(es) for variable \"PC_RST\", which holds its previous value in one or more paths through the always construct" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1588860017231 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_RST Front_Panel.v(13) " "Inferred latch for \"PC_RST\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860017231 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR_ind Front_Panel.v(13) " "Inferred latch for \"CLR_ind\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860017231 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_M_ind Front_Panel.v(13) " "Inferred latch for \"A_M_ind\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860017231 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK Front_Panel.v(13) " "Inferred latch for \"CLK\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860017231 "|CPU|Front_Panel:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUN_ind Front_Panel.v(13) " "Inferred latch for \"RUN_ind\" at Front_Panel.v(13)" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1588860017231 "|CPU|Front_Panel:inst2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:inst\|ap_function:ALU\|carry\[6\] " "Latch Datapath:inst\|ap_function:ALU\|carry\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:inst3\|OAP\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3\|OAP\[1\]" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1588860018580 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1588860018580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:inst\|ap_function:ALU\|carry\[5\] " "Latch Datapath:inst\|ap_function:ALU\|carry\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:inst3\|OAP\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3\|OAP\[1\]" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1588860018580 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1588860018580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:inst\|ap_function:ALU\|carry\[4\] " "Latch Datapath:inst\|ap_function:ALU\|carry\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:inst3\|OAP\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3\|OAP\[1\]" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1588860018581 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1588860018581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:inst\|ap_function:ALU\|carry\[3\] " "Latch Datapath:inst\|ap_function:ALU\|carry\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:inst3\|OAP\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3\|OAP\[1\]" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1588860018581 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1588860018581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:inst\|ap_function:ALU\|carry\[2\] " "Latch Datapath:inst\|ap_function:ALU\|carry\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:inst3\|OAP\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3\|OAP\[1\]" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1588860018581 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1588860018581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:inst\|ap_function:ALU\|carry\[1\] " "Latch Datapath:inst\|ap_function:ALU\|carry\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:inst3\|OAP\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3\|OAP\[1\]" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1588860018581 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1588860018581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:inst\|ap_function:ALU\|carry\[0\] " "Latch Datapath:inst\|ap_function:ALU\|carry\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:inst3\|OAP\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:inst3\|OAP\[1\]" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1588860018581 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1588860018581 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B_REG\[7\] GND " "Pin \"B_REG\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588860018880 "|CPU|B_REG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_REG\[6\] GND " "Pin \"B_REG\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588860018880 "|CPU|B_REG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_REG\[5\] GND " "Pin \"B_REG\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588860018880 "|CPU|B_REG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_REG\[4\] GND " "Pin \"B_REG\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588860018880 "|CPU|B_REG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_REG\[3\] GND " "Pin \"B_REG\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588860018880 "|CPU|B_REG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_REG\[2\] GND " "Pin \"B_REG\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588860018880 "|CPU|B_REG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_REG\[1\] GND " "Pin \"B_REG\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588860018880 "|CPU|B_REG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_REG\[0\] GND " "Pin \"B_REG\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588860018880 "|CPU|B_REG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1588860018880 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1588860019889 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1588860019923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1588860019924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588860019996 "|CPU|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1588860019996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg " "Generated suppressed messages file D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1588860020252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1588860020633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020633 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[15\] " "No output dependent on input pin \"DATA_MEM_OUT\[15\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[14\] " "No output dependent on input pin \"DATA_MEM_OUT\[14\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[13\] " "No output dependent on input pin \"DATA_MEM_OUT\[13\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[12\] " "No output dependent on input pin \"DATA_MEM_OUT\[12\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[11\] " "No output dependent on input pin \"DATA_MEM_OUT\[11\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[10\] " "No output dependent on input pin \"DATA_MEM_OUT\[10\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[9\] " "No output dependent on input pin \"DATA_MEM_OUT\[9\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[8\] " "No output dependent on input pin \"DATA_MEM_OUT\[8\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[7\] " "No output dependent on input pin \"DATA_MEM_OUT\[7\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[6\] " "No output dependent on input pin \"DATA_MEM_OUT\[6\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[5\] " "No output dependent on input pin \"DATA_MEM_OUT\[5\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[4\] " "No output dependent on input pin \"DATA_MEM_OUT\[4\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[3\] " "No output dependent on input pin \"DATA_MEM_OUT\[3\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[2\] " "No output dependent on input pin \"DATA_MEM_OUT\[2\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[1\] " "No output dependent on input pin \"DATA_MEM_OUT\[1\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATA_MEM_OUT\[0\] " "No output dependent on input pin \"DATA_MEM_OUT\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588860020782 "|CPU|DATA_MEM_OUT[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1588860020782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "839 " "Implemented 839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1588860020784 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1588860020784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "700 " "Implemented 700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1588860020784 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1588860020784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1588860020784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588860020842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 17:00:20 2020 " "Processing ended: Thu May 07 17:00:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588860020842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588860020842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588860020842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588860020842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588860021943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588860021944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 17:00:21 2020 " "Processing started: Thu May 07 17:00:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588860021944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588860021944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off arithmetic_processor -c arithmetic_processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off arithmetic_processor -c arithmetic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588860021944 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588860022043 ""}
{ "Info" "0" "" "Project  = arithmetic_processor" {  } {  } 0 0 "Project  = arithmetic_processor" 0 0 "Fitter" 0 0 1588860022043 ""}
{ "Info" "0" "" "Revision = arithmetic_processor" {  } {  } 0 0 "Revision = arithmetic_processor" 0 0 "Fitter" 0 0 1588860022043 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1588860022172 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arithmetic_processor EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"arithmetic_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588860022185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588860022217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588860022217 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588860022319 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588860022330 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588860023309 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2409 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588860023313 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2410 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588860023313 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2411 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1588860023313 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588860023313 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588860023318 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[7\] " "Pin A_REG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 864 1040 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[6\] " "Pin A_REG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 864 1040 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[5\] " "Pin A_REG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 864 1040 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[4\] " "Pin A_REG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 864 1040 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[3\] " "Pin A_REG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 864 1040 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[2\] " "Pin A_REG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 864 1040 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[1\] " "Pin A_REG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 864 1040 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_REG\[0\] " "Pin A_REG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_REG[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1016 864 1040 1032 "A_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_REG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[15\] " "Pin DATA_MEM_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[15] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[14\] " "Pin DATA_MEM_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[14] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[13\] " "Pin DATA_MEM_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[13] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[12\] " "Pin DATA_MEM_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[12] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[11\] " "Pin DATA_MEM_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[11] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[10\] " "Pin DATA_MEM_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[10] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[9\] " "Pin DATA_MEM_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[9] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[8\] " "Pin DATA_MEM_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[8] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[7\] " "Pin DATA_MEM_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[6\] " "Pin DATA_MEM_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[5\] " "Pin DATA_MEM_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[4\] " "Pin DATA_MEM_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[3\] " "Pin DATA_MEM_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[2\] " "Pin DATA_MEM_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[1\] " "Pin DATA_MEM_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[0\] " "Pin DATA_MEM_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 408 72 288 424 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[15\] " "Pin ABC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[15] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[14\] " "Pin ABC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[14] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[13\] " "Pin ABC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[13] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[12\] " "Pin ABC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[12] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[11\] " "Pin ABC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[11] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[10\] " "Pin ABC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[10] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[9\] " "Pin ABC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[9] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[8\] " "Pin ABC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[8] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[7\] " "Pin ABC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[6\] " "Pin ABC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[5\] " "Pin ABC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[4\] " "Pin ABC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[3\] " "Pin ABC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[2\] " "Pin ABC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[1\] " "Pin ABC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABC\[0\] " "Pin ABC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ABC[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 920 864 1040 936 "ABC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[7\] " "Pin ALU_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 864 1040 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[6\] " "Pin ALU_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 864 1040 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[5\] " "Pin ALU_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 864 1040 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[4\] " "Pin ALU_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 864 1040 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[3\] " "Pin ALU_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 864 1040 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[2\] " "Pin ALU_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 864 1040 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[1\] " "Pin ALU_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 864 1040 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[0\] " "Pin ALU_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OUT[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 992 864 1040 1008 "ALU_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[7\] " "Pin B_REG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[6\] " "Pin B_REG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[5\] " "Pin B_REG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[4\] " "Pin B_REG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[3\] " "Pin B_REG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[2\] " "Pin B_REG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[1\] " "Pin B_REG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_REG\[0\] " "Pin B_REG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_REG[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1040 864 1040 1056 "B_REG" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_REG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[7\] " "Pin RF_A_READ_PORT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 864 1086 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[6\] " "Pin RF_A_READ_PORT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 864 1086 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[5\] " "Pin RF_A_READ_PORT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 864 1086 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[4\] " "Pin RF_A_READ_PORT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 864 1086 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[3\] " "Pin RF_A_READ_PORT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 864 1086 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[2\] " "Pin RF_A_READ_PORT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 864 1086 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[1\] " "Pin RF_A_READ_PORT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 864 1086 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_A_READ_PORT\[0\] " "Pin RF_A_READ_PORT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_A_READ_PORT[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1064 864 1086 1080 "RF_A_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_A_READ_PORT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[7\] " "Pin RF_B_READ_PORT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 864 1086 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[6\] " "Pin RF_B_READ_PORT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 864 1086 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[5\] " "Pin RF_B_READ_PORT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 864 1086 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[4\] " "Pin RF_B_READ_PORT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 864 1086 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[3\] " "Pin RF_B_READ_PORT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 864 1086 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[2\] " "Pin RF_B_READ_PORT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 864 1086 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[1\] " "Pin RF_B_READ_PORT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 864 1086 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_B_READ_PORT\[0\] " "Pin RF_B_READ_PORT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_B_READ_PORT[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 1088 864 1086 1104 "RF_B_READ_PORT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_B_READ_PORT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_ADDR\[2\] " "Pin RF_W_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_ADDR[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 944 864 1055 960 "RF_W_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_ADDR\[1\] " "Pin RF_W_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_ADDR[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 944 864 1055 960 "RF_W_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_ADDR\[0\] " "Pin RF_W_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_ADDR[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 944 864 1055 960 "RF_W_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[7\] " "Pin RF_W_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 864 1052 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[6\] " "Pin RF_W_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 864 1052 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[5\] " "Pin RF_W_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 864 1052 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[4\] " "Pin RF_W_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 864 1052 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[3\] " "Pin RF_W_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 864 1052 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[2\] " "Pin RF_W_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 864 1052 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[1\] " "Pin RF_W_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 864 1052 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_DATA\[0\] " "Pin RF_W_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_DATA[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 968 864 1052 984 "RF_W_DATA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[15\] " "Pin INST_MEM_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[15] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[14\] " "Pin INST_MEM_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[14] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[13\] " "Pin INST_MEM_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[13] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[12\] " "Pin INST_MEM_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[12] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[11\] " "Pin INST_MEM_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[11] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[10\] " "Pin INST_MEM_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[10] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[9\] " "Pin INST_MEM_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[9] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[8\] " "Pin INST_MEM_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[8] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[7\] " "Pin INST_MEM_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[7] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[6\] " "Pin INST_MEM_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[6] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[5\] " "Pin INST_MEM_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[5] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[4\] " "Pin INST_MEM_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[4] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[3\] " "Pin INST_MEM_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[3] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[2\] " "Pin INST_MEM_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[2] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[1\] " "Pin INST_MEM_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[1] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INST_MEM_OUT\[0\] " "Pin INST_MEM_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INST_MEM_OUT[0] } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 432 80 288 448 "INST_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INST_MEM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 64 -608 -440 80 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUTO " "Pin AUTO not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AUTO } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 32 -608 -440 48 "AUTO" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUTO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RUN " "Pin RUN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RUN } } } { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 0 -608 -440 16 "RUN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RUN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1588860023493 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1588860023493 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1588860023660 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1588860023662 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1588860023662 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1588860023662 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1588860023662 ""}
{ "Info" "ISTA_SDC_FOUND" "arithmetic_processor.sdc " "Reading SDC File: 'arithmetic_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1588860023667 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Front_Panel:inst2\|CLK " "Node: Front_Panel:inst2\|CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588860023677 "|CPU|Front_Panel:inst2|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit:inst3\|OAP\[0\] " "Node: ControlUnit:inst3\|OAP\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588860023677 "|CPU|ControlUnit:inst3|OAP[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RUN " "Node: RUN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1588860023677 "|CPU|RUN"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1588860023686 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1588860023686 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1588860023686 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1588860023686 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1588860023686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023725 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Front_Panel:inst2\|CLK  " "Automatically promoted node Front_Panel:inst2\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Front_Panel:inst2\|CLK " "Destination node Front_Panel:inst2\|CLK" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Front_Panel:inst2|CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588860023725 ""}  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Front_Panel:inst2|CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|ap_function:ALU\|Mux1~0  " "Automatically promoted node Datapath:inst\|ap_function:ALU\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023725 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|ap_function:ALU|Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 865 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588860023725 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2148 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2283 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2402 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023726 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588860023726 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2041 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 883 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588860023727 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2082 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 808 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 899 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 900 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023728 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588860023728 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2076 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 928 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588860023729 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2079 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 901 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 910 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1588860023729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1588860023729 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 2073 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_cse1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023730 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 900 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_ima1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1588860023730 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 0 { 0 ""} 0 883 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588860023730 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588860023892 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588860023893 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588860023894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588860023895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588860023897 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588860023898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588860023898 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588860023900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588860023914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1588860023915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588860023915 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "102 unused 3.3V 35 67 0 " "Number of I/O pins in group: 102 (unused VREF, 3.3V VCCIO, 35 input, 67 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1588860023918 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1588860023918 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588860023918 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588860023919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588860023919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588860023919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588860023919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588860023919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588860023919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588860023919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1588860023919 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1588860023919 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588860023919 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588860023976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588860027205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588860027563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588860027574 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588860028153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588860028154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588860028310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X36_Y13 X47_Y25 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } { { "loc" "" { Generic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} 36 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1588860029958 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588860029958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588860030174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1588860030177 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1588860030177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588860030177 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1588860030209 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588860030214 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "67 " "Found 67 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[7\] 0 " "Pin \"A_REG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[6\] 0 " "Pin \"A_REG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[5\] 0 " "Pin \"A_REG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[4\] 0 " "Pin \"A_REG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[3\] 0 " "Pin \"A_REG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[2\] 0 " "Pin \"A_REG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[1\] 0 " "Pin \"A_REG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_REG\[0\] 0 " "Pin \"A_REG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[15\] 0 " "Pin \"ABC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[14\] 0 " "Pin \"ABC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[13\] 0 " "Pin \"ABC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[12\] 0 " "Pin \"ABC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[11\] 0 " "Pin \"ABC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[10\] 0 " "Pin \"ABC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[9\] 0 " "Pin \"ABC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[8\] 0 " "Pin \"ABC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[7\] 0 " "Pin \"ABC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[6\] 0 " "Pin \"ABC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[5\] 0 " "Pin \"ABC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[4\] 0 " "Pin \"ABC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[3\] 0 " "Pin \"ABC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[2\] 0 " "Pin \"ABC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[1\] 0 " "Pin \"ABC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABC\[0\] 0 " "Pin \"ABC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[7\] 0 " "Pin \"ALU_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[6\] 0 " "Pin \"ALU_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[5\] 0 " "Pin \"ALU_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[4\] 0 " "Pin \"ALU_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[3\] 0 " "Pin \"ALU_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[2\] 0 " "Pin \"ALU_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[1\] 0 " "Pin \"ALU_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OUT\[0\] 0 " "Pin \"ALU_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[7\] 0 " "Pin \"B_REG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[6\] 0 " "Pin \"B_REG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[5\] 0 " "Pin \"B_REG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[4\] 0 " "Pin \"B_REG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[3\] 0 " "Pin \"B_REG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[2\] 0 " "Pin \"B_REG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[1\] 0 " "Pin \"B_REG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_REG\[0\] 0 " "Pin \"B_REG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[7\] 0 " "Pin \"RF_A_READ_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[6\] 0 " "Pin \"RF_A_READ_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[5\] 0 " "Pin \"RF_A_READ_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[4\] 0 " "Pin \"RF_A_READ_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[3\] 0 " "Pin \"RF_A_READ_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[2\] 0 " "Pin \"RF_A_READ_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[1\] 0 " "Pin \"RF_A_READ_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_A_READ_PORT\[0\] 0 " "Pin \"RF_A_READ_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[7\] 0 " "Pin \"RF_B_READ_PORT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[6\] 0 " "Pin \"RF_B_READ_PORT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[5\] 0 " "Pin \"RF_B_READ_PORT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[4\] 0 " "Pin \"RF_B_READ_PORT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[3\] 0 " "Pin \"RF_B_READ_PORT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[2\] 0 " "Pin \"RF_B_READ_PORT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[1\] 0 " "Pin \"RF_B_READ_PORT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_B_READ_PORT\[0\] 0 " "Pin \"RF_B_READ_PORT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_ADDR\[2\] 0 " "Pin \"RF_W_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_ADDR\[1\] 0 " "Pin \"RF_W_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_ADDR\[0\] 0 " "Pin \"RF_W_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[7\] 0 " "Pin \"RF_W_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[6\] 0 " "Pin \"RF_W_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[5\] 0 " "Pin \"RF_W_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[4\] 0 " "Pin \"RF_W_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[3\] 0 " "Pin \"RF_W_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[2\] 0 " "Pin \"RF_W_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[1\] 0 " "Pin \"RF_W_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_DATA\[0\] 0 " "Pin \"RF_W_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1588860030234 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1588860030234 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588860030548 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588860030601 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588860030931 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588860031446 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588860031460 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1588860031626 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.fit.smsg " "Generated suppressed messages file D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588860031796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588860032179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 17:00:32 2020 " "Processing ended: Thu May 07 17:00:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588860032179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588860032179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588860032179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588860032179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588860033084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588860033084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 17:00:32 2020 " "Processing started: Thu May 07 17:00:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588860033084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588860033084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off arithmetic_processor -c arithmetic_processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off arithmetic_processor -c arithmetic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588860033084 ""}
{ "Info" "IASM_ASM_MAGELLAN_POF_ID_COMPATIBILITY" "" "Programming file is not compatible with all device revisions. See the Cyclone II Errata Sheet for more information." {  } {  } 0 115034 "Programming file is not compatible with all device revisions. See the Cyclone II Errata Sheet for more information." 0 0 "Assembler" 0 -1 1588860035459 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588860035489 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588860035596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588860036531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 17:00:36 2020 " "Processing ended: Thu May 07 17:00:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588860036531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588860036531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588860036531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588860036531 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588860037159 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588860037649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588860037650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 17:00:37 2020 " "Processing started: Thu May 07 17:00:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588860037650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588860037650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arithmetic_processor -c arithmetic_processor " "Command: quartus_sta arithmetic_processor -c arithmetic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588860037650 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1588860037751 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1588860037948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1588860037985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1588860037985 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1588860038109 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1588860038140 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1588860038140 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1588860038140 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1588860038140 ""}
{ "Info" "ISTA_SDC_FOUND" "arithmetic_processor.sdc " "Reading SDC File: 'arithmetic_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1588860038145 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Front_Panel:inst2\|CLK " "Node: Front_Panel:inst2\|CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1588860038153 "|CPU|Front_Panel:inst2|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit:inst3\|OAP\[0\] " "Node: ControlUnit:inst3\|OAP\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1588860038154 "|CPU|ControlUnit:inst3|OAP[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RUN " "Node: RUN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1588860038154 "|CPU|RUN"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1588860038159 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1588860038172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588860038173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588860038186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588860038193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588860038200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588860038207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588860038215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588860038215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588860038215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1588860038215 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1588860038240 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1588860038241 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Front_Panel:inst2\|CLK " "Node: Front_Panel:inst2\|CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1588860038270 "|CPU|Front_Panel:inst2|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ControlUnit:inst3\|OAP\[0\] " "Node: ControlUnit:inst3\|OAP\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1588860038271 "|CPU|ControlUnit:inst3|OAP[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RUN " "Node: RUN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1588860038271 "|CPU|RUN"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588860038279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588860038286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588860038292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1588860038298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588860038304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588860038304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1588860038304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1588860038304 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1588860038319 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1588860038346 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1588860038347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588860038426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 17:00:38 2020 " "Processing ended: Thu May 07 17:00:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588860038426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588860038426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588860038426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588860038426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588860039299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588860039299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 17:00:39 2020 " "Processing started: Thu May 07 17:00:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588860039299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588860039299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off arithmetic_processor -c arithmetic_processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off arithmetic_processor -c arithmetic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588860039299 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_processor.vo D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/simulation/modelsim/ simulation " "Generated file arithmetic_processor.vo in folder \"D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1588860039812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588860039931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 17:00:39 2020 " "Processing ended: Thu May 07 17:00:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588860039931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588860039931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588860039931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588860039931 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus II Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588860040535 ""}
