                                                                                                                 LTC4313-1/LTC4313-2/
                                                                                                                             LTC4313-3
                                                                                                                 2-Wire Bus Buffers with
                                                                                                                    High Noise Margin
Features                                                                                         Description
n   Bidirectional Buffer Increases Fanout                                                        The LTC®4313 is a hot swappable 2-wire bus buffer
n   High Noise Margin with VIL = 0.3•VCC                                                         that provides bidirectional buffering while maintain-
n   Compatible with Non-Compliant I2C Devices That                                               ing a low offset voltage and high noise margin up to
    Drive a High VOL                                                                             0.3 • VCC. The high noise margin allows the LTC4313 to be
n   Strong (LTC4313-1) and 2.5mA (LTC4313-2)                                                     interoperable with devices that drive a high VOL (>0.4V) and
    Rise Time Accelerator Current                                                                allows multiple LTC4313s to be cascaded. The LTC4313-1
n   Level Shift 1.5V, 1.8V, 2.5V, 3.3V and 5V Busses                                             and LTC4313-2 support level translation between 3.3V and
n   Prevents SDA and SCL Corruption During Live Board                                            5V busses. In addition to these voltages, the LTC4313-3
    Insertion and Removal from Backplane                                                         also supports level translation to 1.5V, 1.8V and 2.5V.
n   Stuck Bus Disconnect and Recovery                                                            During insertion, the SDA and SCL lines are pre-charged to
n   Compatible with I2C, I2C Fast Mode and SMBus                                                 1V to minimize bus disturbances. Connection is established
n   ±4kV Human Body Model ESD Ruggedness                                                         between the input and output after ENABLE is asserted
n   High Impedance SDA, SCL Pins When Unpowered                                                  high and a stop bit or bus idle condition has been detected
n   8-Lead MSOP and 8-Lead (3mm × 3mm) DFN                                                       on the SDA and SCL pins.
    Packages
                                                                                                 If both data and clock are not simultaneously high at least
                                                                                                 once in 45ms, the input is disconnected from the output.
Applications                                                                                     Up to 16 clock pulses are subsequently generated to free
                                                                                                 the stuck bus. Rise time accelerators (RTAs) provide pull-up
n   Capacitance Buffers/Bus Extender
                                                                                                 currents on SDA and SCL rising edges to meet rise time
n   Live Board Insertion
                                                                                                 specifications in heavily loaded systems. The RTAs are
n   Telecommunications Systems Including ATCA
                                                                                                 configured as slew limited switches in the LTC4313-1 and
n   Level Translation
                                                                                                 2.5mA current sources in the LTC4313-2. The LTC4313-3
n   PMBus
                                                                                                 does not have RTAs.
n   Servers
                                                                                                 L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and
                                                                                                 Hot Swap is a trademark of Linear Technology Corporation. All other trademarks are the
                                                                                                 property of their respective owners. Protected by U.S. Patents, including 6356140, 6650174,
                                                                                                 7032051, 7478286.
Typical Application
                 3.3V                                                 5V                                                                    400kHz Operation
                                                                                                                               RBUS_IN = 2.7kΩ, CBUS_IN = 50pF
     0.01µF                   VCC                                                                                              RBUS_OUT = 1.3kΩ, CBUS_OUT = 100pF
              2.7k   2.7k                                       10k        1.3k   1.3k                                                                                SCLOUT
                            ENABLE
                                                                                                                      1V/DIV
                                    LTC4313-1
                                                                                                                                       SCLIN
                                                READY                                    READY
    SCL1                    SCLIN           SCLOUT                                       SCL2
    SDA1                    SDAIN           SDAOUT                                       SDA2
                                      GND
                                                                                                                                                                            4313123 TA01b
                                                4313123 TA01a
                                                                                                                                                   500ns/DIV
                                                                                                                                                                                            4313123f
                                                                                                                                                                                              1


LTC4313-1/LTC4313-2/
LTC4313-3
Absolute Maximum Ratings
(Notes 1, 2)
Supply Voltage VCC....................................... –0.3V to 6V            Operating Ambient Temperature Range
Input Voltage ENABLE................................... –0.3V to 6V                  LTC4313C................................................. 0°C to 70°C
Input/Output Voltages SDAIN, SDAOUT,                                                 LTC4313I.............................................. –40°C to 85°C
SCLIN, SCLOUT............................................ –0.3V to 6V            Storage Temperature Range................... –65°C to 150°C
Output Voltage READY.................................. –0.3V to 6V               Lead Temperature (Soldering, 10 sec)
Output Sink Current READY....................................50mA                    MS Package....................................................... 300°C
Pin Configuration
                                   TOP VIEW
                   ENABLE    1                     8 VCC                                                           TOP VIEW
                   SCLOUT    2                     7 SDAOUT                                          ENABLE  1                   8 VCC
                                       9                                                            SCLOUT   2                   7 SDAOUT
                    SCLIN    3                     6 SDAIN                                            SCLIN  3                   6 SDAIN
                      GND    4                     5 READY                                              GND  4                   5 READY
                                                                                                                MS8 PACKAGE
                                                                                                            8-LEAD PLASTIC MSOP
                                  DD8 PACKAGE
                      8-LEAD (3mm × 3mm) PLASTIC DFN                                                      TJMAX = 150°C, θJA = 163°C/W
                          TJMAX = 150°C, θJA = 39.7°C/W
             EXPOSED PAD (PIN 9) PCB CONNECTION TO GND IS OPTIONAL
Order Information
LEAD FREE FINISH             TAPE AND REEL                 PART MARKING*              PACKAGE DESCRIPTION                             TEMPERATURE RANGE
LTC4313CDD-1#PBF             LTC4313CDD-1#TRPBF            LFYZ                       8-Lead (3mm × 3mm) Plastic DFN                  0°C to 70°C
LTC4313IDD-1#PBF             LTC4313IDD-1#TRPBF            LFYZ                       8-Lead (3mm × 3mm) Plastic DFN                  –40°C to 85°C
LTC4313CMS8-1#PBF            LTC4313CMS8-1#TRPBF           LTFYZ                      8-Lead Plastic MSOP                             0°C to 70°C
LTC4313IMS8-1#PBF            LTC4313IMS8-1#TRPBF           LTFYZ                      8-Lead Plastic MSOP                             –40°C to 85°C
LTC4313CDD-2#PBF             LTC4313CDD-2#TRPBF            LFZB                       8-Lead (3mm × 3mm) Plastic DFN                  0°C to 70°C
LTC4313IDD-2#PBF             LTC4313IDD-2#TRPBF            LFZB                       8-Lead (3mm × 3mm) Plastic DFN                  –40°C to 85°C
LTC4313CMS8-2#PBF            LTC4313CMS8-2#TRPBF           LTFZC                      8-Lead Plastic MSOP                             0°C to 70°C
LTC4313IMS8-2#PBF            LTC4313IMS8-2#TRPBF           LTFZC                      8-Lead Plastic MSOP                             –40°C to 85°C
LTC4313CDD-3#PBF             LTC4313CDD-3#TRPBF            LGDD                       8-Lead (3mm × 3mm) Plastic DFN                  0°C to 70°C
LTC4313IDD-3#PBF             LTC4313IDD-3#TRPBF            LGDD                       8-Lead (3mm × 3mm) Plastic DFN                  –40°C to 85°C
LTC4313CMS8-3#PBF            LTC4313CMS8-3#TRPBF           LTGDF                      8-Lead Plastic MSOP                             0°C to 70°C
LTC4313IMS8-3#PBF            LTC4313IMS8-3#TRPBF           LTGDF                      8-Lead Plastic MSOP                             –40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
                                                                                                                                                        4313123f
2


                                                                                                    LTC4313-1/LTC4313-2/
                                                                                                                                       LTC4313-3
Electrical Characteristics                                              The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VCC = 3.3V unless otherwise noted.
SYMBOL              PARAMETER                                      CONDITIONS                                               MIN         TYP     MAX         UNITS
Power Supply/Start-Up
VCC                 Input Supply Voltage                                                                          l         2.9                   5.5            V
VDD,BUS             2-Wire Bus Supply Voltage                      LTC4313-1, LTC4313-2                           l         2.9                   5.5            V
                                                                   LTC4313-3                                      l         1.4                   5.5            V
ICC                 Input Supply Current                           VENABLE = VCC = 5.5V, VSDAIN,SCLIN = 0V        l           6         8.1       10           mA
                                                                   (Note 3)
ICC(DISABLED)       Input Supply Current                           VENABLE = 0V, VCC = 5.5V,                      l         2.5         3.5       4.5          mA
                                                                   VSDAIN,SCLIN = 0V
VTH_UVLO            VCC UVLO Threshold                             VCC Rising                                     l        2.55         2.7      2.85            V
VCC_UVLO(HYST)      UVLO Threshold Hysteresis Voltage                                                                                   200                    mV
VPRE                Precharge Voltage                              SDA, SCL Pins Open                             l         0.8           1       1.2            V
Buffers
VOS(SAT)            Buffer Offset Voltage                          IOL = 4mA, Driven VSDA,SCL = 50mV              l         100         190      280           mV
                                                                   IOL = 500µA, Driven VSDA,SCL = 50mV            l          15          60      120           mV
VOS                 Buffer Offset Voltage                          IOL = 4mA, Driven VSDA,SCL = 200mV             l          50         120      180           mV
                                                                   IOL = 500µA, Driven VSDA,SCL = 200mV           l          15          60      115           mV
VIL, FALLING        Buffer Input Logic Low Voltage                 VCC = 2.9V, 3.3V, 5.5V                         l      0.3•VCC     0.33•VCC 0.36•VCC           V
∆VIL(HYST)          VIL Hysteresis Voltage                                                                                               50                    mV
ILEAK               Input Leakage Current                          SDA, SCL Pins = 5.5V, VCC = 5.5V, 0V           l                              ±10            µA
CIN                 Input Capacitance                              SDA, SCL Pins (Note 4)                         l                               10            pF
Rise Time Accelerators (LTC4313-1 and LTC4313-2 Only)
dV/dt(RTA)          Minimum Slew Rate Requirement                  SDA, SCL Pins, VCC = 5V                        l         0.1         0.2       0.4         V/µs
VRTA(TH)            Rise Time Accelerator DC Threshold Voltage     VCC = 5V                                       l     0.38 •VCC 0.41•VCC 0.44•VCC              V
∆VACC               Buffers Off to Accelerator On Voltage          SDA, SCL Pins, VCC = 5V                        l     0.05•VCC 0.07•VCC                      mV
IRTA                Rise Time Accelerator Pull-Up Current          SDA, SCL Pins, VCC = 5V (Note 5)
                                                                   LTC4313-1                                      l          15          25       40           mA
                                                                   LTC4313-2                                      l         1.5         2.5       3.5          mA
Enable/Control
VEN(TH)             ENABLE Threshold Voltage                                                                      l           1         1.4       1.8            V
ILEAK               ENABLE Leakage Current                         VENABLE = 5.5V                                 l                     0.1      ±10            µA
VREADY(OL)          READY Output Low Voltage                       IREADY = 3mA, VCC = 5V                         l                               0.4            V
IREADY(OH)          READY Off Leakage Current                      VCC = VREADY = 5V                              l                     0.1       ±5            µA
Stuck Low Timeout Circuitry
tTIMEOUT            Bus Stuck Low Timer                                                                           l          35          45       55           ms
I2C Interface Timing
fSCL(MAX)           I2C Frequency Max                                                                             l         400                                kHz
tPDHL               SCL, SDA Fall Delay                            VCC = VDD,BUS = 5V, CBUS = 100pF,                                    130      250            ns
                                                                   RBUS = 10kΩ (Note 4)
tf                  SCL, SDA Fall Times                            VCC = VDD,BUS = 5V, CBUS = 100pF,                         20                  300            ns
                                                                   RBUS = 10kΩ (Note 4)
tIDLE               Bus Idle Time                                                                                 l          55          95      175            µs
Note 1: Stresses beyond those listed under Absolute Maximum Ratings                  Note 4: Guaranteed by design and not tested.
may cause permanent damage to the device. Exposure to any Absolute                   Note 5: Measured in a special DC mode with VSDA,SCL = VRTA(TH) + 1V.
Maximum Rating condition for extended periods may affect device                      The transient IRTA during rising edges for the LTC4313-1 will depend on
reliability and lifetime.                                                            the bus loading condition and the slew rate of the bus. The LTC4313-1’s
Note 2: All currents into pins are positive and all voltages are referenced to       internal slew rate control circuitry limits the maximum bus rise rate to
GND unless otherwise indicated.                                                      75V/µs by controlling the transient IRTA.
Note 3: Test performed with SDA, SCL buffers active.
                                                                                                                                                          4313123f
                                                                                                                                                              3


LTC4313-1/LTC4313-2/
LTC4313-3
Typical Performance Characteristics                                                                                                                                                TA = 25°C, VCC = 3.3V unless otherwise noted.
                 ICC Enabled Current                                                                            ICC Disabled Current
                 vs Supply Voltage                                                                              vs Supply Voltage                                                                             Buffer DC IOL vs Temperature
           9.0                                                                                           4.0                                                                                            12
                     VSDAIN,SCLIN = 0V                                                                              VSDAIN,SCLIN = 0V
                     VENABLE = 5.5V                                                                                 VENABLE = 0V                                                                        11
           8.5
                                                                                                         3.5                                                                                            10         VSDA,SCL = 0.6V
           8.0
                                                                                                                                                                                                         9
ICC (mA)   7.5                                                                             ICC (mA)      3.0                                                                                 IOL (mA)    8
                                                                                                                                                                                                                                             VSDA,SCL = 0.4V
                                                                                                                                                                                                         7
           7.0
                                                                                                         2.5                                                                                             6
           6.5
                                                                                                                                                                                                         5
           6.0                                                                                           2.0                                                                                             4
                 2     2.5         3       3.5        4       4.5   5       5.5      6                          2      2.5     3     3.5     4       4.5            5        5.5       6                  –50         –25       0    25     50            75       100
                                                    VCC (V)                                                                                VCC (V)                                                                             TEMPERATURE (°C)
                                                                            4313213 G01                                                                                      4313213 G02                                                                   4313213 G03
                 VOS vs IBUS for Different Driven                                                                                                                                                             tF (70% to 30%)
                 Voltage Levels                                                                                 LTC4313-1 IRTA vs Temperature                                                                 vs Bus Capacitance
           250                                                                                            16                                                                                            100
                                                                                                                    VCC = VDD,BUS                                                                                 VCC = VDD,BUS
                                           DRIVEN VSDA,SCL = 50mV                                                   VSDA,SCL = 0.6 • VDD,BUS                                                                      RBUS = 10kΩ
                                                                                                                    CBUS = 400pF, RBUS = 10kΩ
           200                                                                                            14
                                                                                                                                                                                                         75
                                                                        100mV                                                                                                                                                                5V
           150                                                                                            12
VOS (mV)                                                                                     IRTA (mA)                   5V
                                                                                                                                                                                             tF (ns)     50
                                                                        ≥200mV
           100                                                                                            10                                                                                                                                      3.3V
                                                                                                                        3.3V                                                                             25
           50                                                                                               8
             0                                                                                              6                                                                                             0
                 0           1                  2       3               4             5                      –50        –25         0    25     50                          75       100                      0          200        400     600          800      1000
                                                IBUS (mA)                                                                          TEMPERATURE (°C)                                                                                  CBUS (pF)
                                                                            4313213 G04                                                                                      4313213 G05                                                                   4313213 G06
                                            tPDHL (50% to 50%)                                                                                                          LTC4313-1 Bus Rise Time
                                            vs Bus Capacitance                                                                                                          (40% to 70%) vs CBUS
                                          200                                                                                                                     100
                                                    VCC = VDD,BUS                                                                                                           VCC = VDD,BUS
                                                    RBUS = 10kΩ
                                          175                                                                                                                                                                       5V
                                                                              5V                                                                                   75
                             tPDHL (ns)                                                                                                              tRISE (ns)
                                          150                                                                                                                                                                      3.3V
                                                                                    3.3V
                                                                                                                                                                   50
                                          125
                                          100                                                                                                                      25
                                                0         200       400     600              800                1000                                                    0              200           400                 600           800
                                                                     CBUS (pF)                                                                                                                     CBUS (pF)
                                                                                                         4313213 G07
                                                                                                                                                                                                                               4313123 G08
                                                                                                                                                                                                                                                               4313123f
4


                                                                         LTC4313-1/LTC4313-2/
                                                                                                   LTC4313-3
Pin Functions
ENABLE (Pin 1): Connection Enable Input. When driven        GND (Pin 4): Device Ground.
low, the ENABLE pin isolates SDAIN and SCLIN from
                                                            READY (Pin 5): Connection Ready Status Output. This
SDAOUT and SCLOUT, asserts READY low, disables
                                                            open drain N-channel MOSFET output pulls low when
rise time accelerators and inhibits automatic clock and
                                                            the input and output sides are disconnected. READY is
stop bit generation during a stuck low fault condition.
                                                            pulled high when ENABLE is high and a connection has
When driven high, the ENABLE pin connects SDAIN and
                                                            been established between the input and output. Connect
SCLIN to SDAOUT and SCLOUT after a stop bit or bus idle
                                                            a pull-up resistor, typically 10k from this pin to the bus
has been detected on both busses. Driving ENABLE high
                                                            pull-up supply. Leave open or tie to GND if unused.
also enables automatic clock generation during a stuck
low fault condition. During a stuck low fault condition, a  SDAIN (Pin 6): Serial Bus 1 Data Input/Output. Connect
rising edge on the ENABLE pin forces a connection between   this pin to the SDA line on the upstream bus. Connect an
SDAIN and SDAOUT and SCLIN and SCLOUT. When using           external pull-up resistor or current source between this pin
the LTC4313 in a Hot Swap™ application with staggered       and the bus supply. The bus supply needs to be ≥ VCC for
connector pins, connect a 10k resistor between ENABLE       the LTC4313-1 and LTC4313-2, but not for the LTC4313-3.
and GND to ensure correct functionality. Connect to VCC     Refer to the Applications Information section for more
if unused.                                                  details. Do not leave open.
SCLOUT (Pin 2): Serial Bus 2 Clock Input/Output. Connect    SDAOUT (Pin 7): Serial Bus 2 Data Input/Output. Connect
this pin to the SCL bus segment where stuck low recovery    this pin to the SDA bus segment where stuck low recovery
is desired. Connect an external pull-up resistor or current is desired. Connect an external pull-up resistor or current
source between this pin and the bus supply. The bus supply  source between this pin and the bus supply. The bus supply
needs to be ≥ VCC for the LTC4313-1 and LTC4313-2, but      needs to be ≥ VCC for the LTC4313-1 and LTC4313-2, but
not for the LTC4313-3. Refer to the Applications Informa-   not for the LTC4313-3. Refer to the Applications Informa-
tion section for more details. Do not leave open.           tion section for more details. Do not leave open.
SCLIN (Pin 3): Serial Bus 1 Clock Input/Output. Connect     VCC (Pin 8): Power Supply Voltage. Power this pin from
this pin to the SCL line on the upstream bus. Connect       a supply between 2.9V and 5.5V. Bypass with at least
an external pull-up resistor or current source between      0.01µF to GND.
this pin and the bus supply. The bus supply needs to be     Exposed Pad (Pin 9, DD8 Package Only): Exposed pad
≥ VCC for the LTC4313-1 and LTC4313-2, but not for the      may be left open or connected to device GND.
LTC4313-3. Refer to the Applications Information section
for more details. Do not leave open.
                                                                                                                  4313123f
                                                                                                                    5


LTC4313-1/LTC4313-2/
LTC4313-3
Block Diagram
                           VCC     *                 200k                            200k                              VCC    *
                                                     200k        PRECHARGE           200k
                                IRTA                                                                                       IRTA
                                               PRECHARGE                            PRECHARGE
                                                  CONNECT                           CONNECT
    SCLIN                                                                                                                            SCLOUT
                                                    SLEW RATE                 SLEW RATE
                                                    DETECTOR                  DETECTOR
                VCC        *                          0.2V/µs                   0.2V/µs                                    VCC     *
                                                                 CONNECT
                       IRTA                                                                                                     IRTA
    SDAIN                                                                                                                            SDAOUT
                                                    SLEW RATE                 SLEW RATE
                                                    DETECTOR                  DETECTOR
                                                      0.2V/µs                   0.2V/µs
                                                                            RTA_SCLOUT_EN
                                                   RTA_SCLIN_EN
                                                  RTA_SDAIN_EN
                                     I2C Hot Swap                                      I2C Hot Swap
                                        LOGIC                                             LOGIC
                                                                   LOGIC
                                     +                                                              +
                 VIL = 0.33 • VCC    –                                                              – VIL = 0.33 • VCC
                                                                           45ms
                                                                           TIMER
                                     +                                                              +
                 VIL = 0.33 • VCC    –                                                              – VIL = 0.33 • VCC
    VCC                                                                            RTA_SDAOUT_EN
                           +                            95µs                                                                          READY
                                         UVLO
                                                       TIMER
            2.7V/2.5V      –
                                                                                        CONNECT
    ENABLE                                                                 PRECHARGE
                                  +                                        CONNECT
                                                                                                                                        GND
                   1.4V/1.3V      –
                                                                                                                                        4313123 BD
 *INSIDE DASHED BOX APPLIES ONLY TO THE LTC4313-1 AND LTC4313-2.
                                                                                                                                        4313123f
6


                                                                        LTC4313-1/LTC4313-2/
                                                                                                   LTC4313-3
Operation
The LTC4313 is a high noise margin bus buffer which         precharge circuit. RTAs for the LTC4313-1 and LTC4313-2
provides capacitance buffering for I2C signals. Capacitance are also enabled at this time.
buffering is achieved by using back to back buffers on      When a SDA/SCL pin is driven below the VIL level, the
the clock and data channels which isolate the SDAIN         buffers are turned on and the logic low level is propagated
and SCLIN capacitances from the SDAOUT and SCLOUT           though the LTC4313 to the other side. A high occurs when
capacitances respectively. All SDA and SCL pins are fully   all devices on the input and output sides release high. Once
bidirectional. The high noise margin allows the LTC4313 to  the bus voltages rise above the VIL level, the buffers are
operate with non-compliant I2C devices that drive a high    turned off. The RTAs are turned on at a slightly higher volt-
VOL, permits a number of LTC4313s to be connected in        age. The RTAs accelerate the rising edges of the SDA/SCL
series and improves the reliability of I2C communications   inputs and outputs up to a voltage of 0.9•VCC, provided
in large noisy systems. Rise time accelerator (RTA) pull-up that the busses on their own are rising at a minimum rate
currents (IRTA) turn on during rising edges to reduce bus   of 0.4V/µs as determined by the slew rate detectors. The
rise time for the LTC4313-1 and LTC4313-2. In a typical     RTAs are configured to operate in a strong slew limited
application the input and output busses are pulled up to    switch mode in the LTC4313-1 and in the current source
VCC although this is not a requirement. If VDD,BUS is not   mode in the LTC4313-2.
tied to VCC, VDD,BUS must be greater than VCC to prevent
overdrive of the bus by the RTAs for the LTC4313-1 and      The LTC4313 detects a bus stuck low (fault) condition
LTC4313-2. See the Applications Information section for     when both clock and data busses are not simultaneously
VDD,BUS requirements for the LTC4313-3.                     high at least once in 45ms. When a stuck bus occurs, the
                                                            LTC4313 disconnects the input and output sides and after
When the LTC4313 first receives power on its VCC pin, it    waiting at least 40µs, generates up to sixteen 5.5kHz clock
starts out in an undervoltage lockout mode (UVLO) until     pulses on the SCLOUT pin and a stop bit to attempt to free
its VCC exceeds 2.7V. The buffers and RTAs are disabled     the stuck bus. Should the stuck bus release high during
and the LTC4313 ignores the logic state of its clock and    this period, automatic clock generation is terminated.
data pins. During this time the precharge circuit forces a
nominal voltage of 1V on the SDA and SCL pins through       Once the stuck bus recovers, connection is re-established
200k resistors.                                             between the input and output after a stop bit or bus idle
                                                            condition is detected. Toggling ENABLE after a fault condi-
Once the LTC4313 exits UVLO and its ENABLE pin has          tion has occurred forces a connection between the input
been asserted high, it monitors the clock and data pins     and output. When powering into a stuck low condition, the
for a stop bit or a bus idle condition. When a combination  input and output sides remain disconnected even after the
of either condition is detected simultaneously on the input LTC4313 has exited the UVLO mode as a stop bit or bus
and output sides, the LTC4313 activates the connection      idle condition is not detected on the stuck busses. After
between SDAIN and SDAOUT, and SCLIN and SCLOUT,             the timeout period, a stuck low fault condition is detected
respectively, asserts READY high and deactivates the        and the behavior is as described previously.
                                                                                                                   4313123f
                                                                                                                     7


LTC4313-1/LTC4313-2/
LTC4313-3
Applications Information
The LTC4313 provides capacitance buffering, data and            of 75V/µs. The current is therefore directly proportional
clock Hot Swap capability and level translation. The high       to the bus capacitance. The LTC4313-1 RTA is capable of
noise margin of the LTC4313 permits interoperability with       sourcing up to 40mA of current. Rise time acceleration
I2C devices that drive a high VOL permits series connec-        for the LTC4313-2 is provided by a 2.5mA current source.
tion of multiple LTC4313s and improves I2C communica-
                                                                Figures 1 and 2 show the rising waveforms of heavily
tion reliability. The LTC4313 isolates backplane and card
                                                                loaded SDAIN and SDAOUT busses for the LTC4313-1 and
capacitances and provides slew control of falling edges
                                                                LTC4313-2 respectively. In both figures, during a rising
while level translating 3.3V and 5V busses. The LTC4313-1
                                                                edge, the buffers are active and the input and output sides
and LTC4313-2 also provide pull-up currents to accelerate
                                                                are connected, until the bus voltages on both the input
rising edges. These features are illustrated in the following
                                                                and output sides are greater than 0.3 • VCC. When each
subsections.                                                    individual bus voltage rises above 0.41 • VCC, the RTA on
                                                                that bus turns on. The effect of the acceleration strength
Rise Time Accelerator (RTA) Pull-Up Current Strength
                                                                is shown in the waveforms in Figures 1 and 2 for identi-
(LTC4313-1 and LTC4313-2)
                                                                cal bus loads. The RTAs of the LTC4313-1 and LTC4313-2
After an input and output connection has been established,      supply 10mA and 2.5mA of pull-up current respectively for
the RTAs on both the input and output sides of the SDA          the bus conditions shown in Figures 1 and 2. For identical
and SCL busses are activated. During positive bus transi-       bus loads, the bus rises faster in Figure 1 compared to
tions of at least 0.4V/µs, the RTAs provide pull-up cur-        Figure 2 because of the higher IRTA.
rents to reduce rise time. The RTAs allow users to choose
                                                                The RTAs are internally disabled during power-up and dur-
larger bus pull-up resistors to reduce power consumption
                                                                ing a bus stuck low event. The RTAs when activated pull
and improve logic low noise margins, design with bus
                                                                the bus up to 0.9•VCC on the input and output sides of the
capacitances outside of the I2C specification or to oper-
                                                                SDA and SCL pins. In order to prevent bus overdrive by
ate at a higher clock frequency. The LTC4313-1 regulates
                                                                the RTA, the bus supplies on the input and output sides
its RTA current to limit the bus rise rate to a maximum
                         SDAOUT                                                          SDAOUT
                           SDAIN                                                           SDAIN
      2V/DIV                          VCC = VDD,BUS = 5V              2V/DIV                          VCC = VDD,BUS = 5V
                                      RBUS = 20k                                                      RBUS = 20k
                                      CIN = COUT = 200pF                                              CIN = COUT = 200pF
                              1µs/DIV             4313123 F01
                                                                                              1µs/DIV             4313123 F02
Figure 1. Bus Rising Edge for the LTC4313-1. VCC = VDD,BUS = 5V Figure 2. Bus Rising Edge for the LTC4313-2. VCC = VDD,BUS = 5V
                                                                                                                              4313123f
8


                                                                                       LTC4313-1/LTC4313-2/
                                                                                                                LTC4313-3
Applications Information
of the LTC4313-1 and LTC4313-2 must be greater than                     Input to Output Offset Voltage
or equal to 0.9•VCC. An example is shown in Figure 3                    While propagating a logic low voltage on its SDA and SCL
where the input bus voltage is greater than VCC. During a
                                                                        pins, the LTC4313 introduces a positive offset voltage
rising edge, the input bus rise rate will be accelerated by
                                                                        between the input and output. When a logic low voltage
the RTA up to a voltage of 2.97V after which the bus rise
                                                                        ≥200mV is driven on any of the LTC4313’s clock or data
rate will reduce to a value that is determined by the bus
                                                                        pins, the LTC4313 regulates the voltage on the opposite
current and bus capacitance. The RTA turn-off voltage is
                                                                        side to a slightly higher value. This is illustrated in Equa-
less than the bus supply and the bus is not overdriven.
                                                                        tion 3, which uses SDA as an example:
Pull-Up Resistor Value Selection
                                                                                                                     VDD,BUS
To guarantee that the RTAs are activated during a rising                       VSDAOUT = VSDAIN + 50mV + 15Ω •                        (3)
edge, the bus must rise on its own with a positive slew rate                                                           RBUS
of at least 0.4V/µs. To achieve this, choose a maximum
                                                                        In Equation 3, VDD,BUS is the output bus supply voltage
RBUS using the formula:
                                                                        and RBUS is the SDAOUT bus pull-up resistance.
    R BUS ≤
             ( VDD,BUS(MIN) − VRTA(TH) )                                For driven logic low voltages < 200mV Equation 3 does
                        V                                               not apply as the saturation voltage of the open collector
                    0.4    • CBUS                             (1)
                        µs                                              output transistor results in a higher offset. For a driven input
                                                                        logic low voltage below 220mV, the output is guaranteed
RBUS is the pull-up resistor, VDD,BUS(MIN) is the minimum               to be below a VOL of 400mV for bus pull-up currents up to
bus pull-up supply voltage, VRTA(TH) is the voltage at which            4mA. See the Typical Performance Characteristics section
the RTA turns on and CBUS is the equivalent bus capaci-                 for offset variation as a function of the driven logic low
tance. RBUS must also be large enough to guarantee that:                voltage and bus pull-up current.
    RBUS ≥
            ( VDD,BUS(MAX) − 0.4V )                           (2)
                      4mA
This criterion ensures that the maximum bus current is
less than 4mA.
                                     5V                            3.3V
                                                  C1
                                    R1   R2       0.01µF           VCC                R3  R4  R5
                                    10k  10k                                          10k 10k 10k
                                                                LTC4313-1
                                                            ENABLE
                                                                         READY                    READY
                            SCL1                            SCLIN       SCLOUT                    SCL2
                           SDA1                             SDAIN       SDAOUT                    SDA2
                                                                   GND
                                                                          4313123 F03
                              Figure 3. Level Shift Application Where the SDAIN and SCLIN Bus Pull-Up
                              Supply Voltage Is Higher Than the Supply Voltage of the LTC4313
                                                                                                                                  4313123f
                                                                                                                                     9


LTC4313-1/LTC4313-2/
LTC4313-3
Applications Information
Falling Edge Characteristics                                          40µs the LTC4313 generates up to sixteen 5.5KHz clock
                                                                      pulses on the SCLOUT pin. Should the stuck bus release
The LTC4313 introduces a propagation delay on falling
                                                                      high during this period, clock generation is stopped and
edges due to the finite response time and the finite current
                                                                      a stop bit is generated. This process is shown in Figure 4
sink capability of the buffers. In addition the LTC4313 also
                                                                      for the case where SDAOUT starts out stuck low and
slew limits the falling edge to an edge rate of 45V/µs (typ).
                                                                      then recovers. As seen from Figure 4, the LTC4313 pulls
The slew limited falling edge eliminates fast transitions
                                                                      READY low and breaks the connection between the input
on the busses and minimizes transmission line effects in
                                                                      and output sides, when a stuck low condition on SDA is
systems. Refer to the Typical Performance Characteristics
                                                                      detected. Clock pulses are then issued on SCLOUT to at-
section for the propagation delay and fall times as a func-
                                                                      tempt to unstick the SDAOUT bus. When SDAOUT recovers,
tion of the bus capacitance.
                                                                      clock pulsing is stopped, a stop bit is generated on the
Stuck Bus Disconnect and Recovery                                     output and READY is released high. When powering up
                                                                      into a stuck low condition, a connection is never made
During an output bus stuck low condition (SCLOUT and                  between the input and the output, as a stop bit or bus
SDAOUT have not been simultaneously high at least once                idle condition is never detected. After a timeout period of
in 45ms), the LTC4313 attempts to unstick the bus by first            45ms, the behavior is the same as described previously.
breaking the connection between the input and output. After
                                     READY
                                     5V/DIV
                                    SCLOUT               AUTOMATIC CLOCKING
                                     5V/DIV
                                              DISCONNECT
                                               AT TIMEOUT
                                     SDAIN
                                     5V/DIV                              RECOVERS HIGH
                                                STOP BIT GENERATED
                                    SDAOUT   STUCK LOW > 45ms           DRIVEN LOW
                                     5V/DIV
                                                                                       4313123 F04
                                                                1ms/DIV
                                             Figure 4. Bus Waveforms During SDAOUT
                                             Stuck Low and Recovery Event
                                                                                                                           4313123f
10


                                                                          LTC4313-1/LTC4313-2/
                                                                                                    LTC4313-3
Applications Information
Live Insertion and Capacitance Buffering Application          ditional time for transients associated with live insertion to
Figure 5 illustrates an application of the LTC4313 that takes settle before the LTC4313 can be enabled. A 10k or lower
advantage of the LTC4313’s Hot Swap, capacitance buffer-      pull-down resistor from ENABLE to GND is recommended.
ing and precharge features. If the I/O cards were plugged     If a connector is used where all pins are of equal length,
directly into the backplane without LTC4313 buffers, all of   the benefit of the precharge circuit is lost. Also, the
the backplane and card capacitances would directly add        ENABLE signal to the LTC4313 must be held low until all
together, making rise time requirements difficult to meet.    the transients associated with card insertion into a live
Placing an LTC4313 on the edge of each card isolates the      system die out.
card capacitance from the backplane. For a given I/O card,
the LTC4313 drives the capacitance of everything on the       Level Translating to Voltages < 2.9V (LTC4313-3 Only)
card and the devices on backplane must drive only the         The LTC4313-3 can be used for level translation to bus
small capacitance of the LTC4313 which is < 10pF.             voltages below 2.9V. Since the maximum buffer turn-on
In Figure 5 a staggered connector is used to connect the      and turn-off voltages are 0.36•VCC, the minimum bus
LTC4313 to the backplane. VCC and GND are the longest         supply voltage is determined by the following equation,
pins to ensure that the LTC4313 is powered and forcing                             0.36 • VCC
a 1V precharge voltage on the medium length SDA and               VDD,BUS(MIN) ≥                                          (4)
                                                                                       0.7
SCL pins before they contact the backplane. The 1V pre-
charge voltage is applied to the SDA and SCL pins through     in order to meet the VIH = 0.7 • VDD,BUS requirement and
200k resistors. Since cards are being plugged into a live     not impact the high side noise margin. Users willing to live
backplane whose SDA and SCL busses could be at any            with a lower logic high noise margin can level translate
voltage between 0 and VCC, precharging the LTC4313’s          down to 1.4V. An example of voltage level translation from
SDA and SCL pins to 1V minimizes disturbances to the          3.3V to 1.8V is illustrated in Figure 6, where a 3.3V input
backplane bus when cards are being plugged in. The low        voltage bus is translated to a 1.8V output voltage bus.
(< 10pF) input capacitance of the LTC4313 also contributes    Tying VCC to 3.3V satisfies Equation 4. A similar voltage
to minimizing bus disturbance as cards are being plugged      translation can also be performed going from a 3.3V bus
in. With ENABLE being the shortest pin and also pulled to     supply on the output side to a 1.8V input if the VCC pin of
GND by a resistor, the staggered approach provides ad-        the LTC4313-3 is tied to the 3.3V output supply.
                                                                                                                      4313123f
                                                                                                                    11


LTC4313-1/LTC4313-2/
LTC4313-3
Applications Information
                                                 BACKPLANE   CARD
                                                 CONNECTOR CONNECTOR                          I/O PERIPHERAL CARD 1
        5V
       3.3V                                                                                                                                    C1
                                                                                                                                               0.01µF
                                                                                          C2                 VCC
                                                                                          0.01µF
                    R1      R2    R3                                                                                              R4    R5
                    10k     10k   10k                                                                                             10k   10k
                                                                                                           LTC4313
     READY                                                                                         READY
       SCL                                                                                         SCLIN           SCLOUT                     CARD 1_SCL
       SDA                                                                                         SDAIN           SDAOUT                     CARD 1_SDA
   ENABLE 1                                                                                        ENABLE
                                                                                       R6                    GND
                                                                                       10k
                                                                                                                            •••
                                                                                              I/O PERIPHERAL CARD N
              •••                                                                                                                              C3
                                                                                                                                               0.01µF
                                                                                          C4                 VCC
                                                                                          0.01µF
                                                                                                                                  R7    R8
                                                                                                                                  10k   10k
                                                                                                           LTC4313
                                                                                                   READY
                                                                                                   SCLIN           SCLOUT                     CARD N_SCL
                                                                                                   SDAIN           SDAOUT                     CARD N_SDA
   ENABLE N                                                                                        ENABLE
                                                                                       R9                    GND
                                                                                       10k
                                                                                                                                                  4313123 F05
                          Figure 5. LTC4313 in an I2C Hot Swap Application with a Staggered Connector
                                                         3.3V                                       1.8V
                                        C1       R1    R2                                        R3    R4     R5
                                        0.01µF                           VCC
                                                 10k   10k                                       10k   10k    10k
                                                                    LTC4313-3
                                                                ENABLE
                                                                               READY                                 READY
                                        SCL1                    SCLIN          SCLOUT                                SCL2
                                        SDA1                    SDAIN       SDAOUT                                   SDA2
                                                                         GND
                                                                                4313123 F06
                                                 Figure 6. Voltage Level Translation from
                                                 3.3V to 1.8V Using the LTC4313-3
                                                                                                                                                                4313123f
12


                                                                                           LTC4313-1/LTC4313-2/
                                                                                                      LTC4313-3
Applications Information
Telecommunications Systems                                                   it is unpowered, minimize disturbances to the bus when
The LTC4313 has several features that make it an excellent                   cards are being hot swapped. In Figure 7, the RTA of the
choice for use in telecommunication systems such as ATCA.                    LTC4313-2 on the shelf manager supplies sufficient pull-
Referring to Figures 7 and 8, buffers are used on the edges                  up current, allowing the 1µs rise time requirement to be
of the field replaceable units (FRU) and shelf managers to                   met on the heavily loaded backplane for loads well beyond
shield devices on these cards from the large backplane                       the 690pF maximum specification. The 0.33 • VCC turn-off
                                                                             voltage of the LTC4313’s buffers provides a large logic
capacitance. The input capacitance of the LTC4313 is less
                                                                             low noise margin in these systems. In the bussed ATCA
than the 10pF maximum specification for buffers used in
                                                                             application shown in Figure 7, the LTC4313s located on
bussed ATCA applications. The LTC4313 buffers can drive
                                                                             the shelf managers #1 and #2 and on the FRUs, drive the
capacitances >1nF, which is greater than the maximum
                                                                             large backplane capacitance while the microcontrollers
backplane capacitance of 690pF in bussed ATCA systems.
                                                                             on the shelf managers and the I2C slave devices on the
The precharge feature, low input capacitance and high
                                                                             FRUs drive the small input capacitance of the LTC4313-3.
impedance of the SDA and SCL pins of the LTC4313 when
                                                                                  FRU #1
                              SHELF MANAGER #1                        BACKPLANE
                       3.3V                                                                                    3.3V
                                                                                                    VCC
                           R1                                 R2                                                  R3    R4
                                           VCC                           IPMB-A                LTC4313-3
                           10k                                2.7k                                                10k   10k
                                                                           SCL
                                  SCLIN          SCLOUT                                     SCLIN     SCLOUT
                µP                    LTC4313-2
                                  ENABLE                                                                                        I2C
                                                             IPMB-B                                 3.3V                      DEVICE
           IPMB-B DETAILS (NOT SHOWN) ARE IDENTICAL TO IPMB-A                                       VCC
                                                                                               LTC4313-3
                                                                                            SCLIN     SCLOUT
                                                                                  FRU #N
                                                                                                    •••
                                                                                                               3.3V
                                                                                                    VCC
                                                                                                                  R6    R5
                                                                                               LTC4313-3          10k   10k
                                                          TO SHMC#2                         SCLIN     SCLOUT
                                                                                                                                I2C
                                  SHELF MANAGER #2                                                  3.3V                      DEVICE
                     IDENTICAL TO SHELF MANAGER #1
                                                                                                    VCC
                                                                         IPMB-B                LTC4313-3
                                                                           SCL
                                                          TO SHMC#2                         SCLIN     SCLOUT
                                                                                                                                  4313123 F07
                Figure 7. LTC4313s Used in a Bussed ATCA Application. Only the Clock Path is Shown for Simplicity
                                                                                                                                                4313123f
                                                                                                                                                13


LTC4313-1/LTC4313-2/
LTC4313-3
Applications Information
The LTC4313-2 on only one of the shelf managers is                              the benefits provided by the LTC4313-2 in Figure 7 apply
enabled at any given time. The hot insertion logic on the                       to Figure 8 as well.
LTC4313-3 allows the FRUs to be plugged or unplugged
from a live backplane. The features mentioned previously                        Cascading and Interoperability with Other LTC Buffers
provide noise immunity and allow timing specifications to                       and Non-Compliant I2C Devices
be met for a wide range of backplane loading conditions.                        Multiple LTC4313s can be cascaded or the LTC4313 can be
In the 6 × 4 radial configuration shown in Figure 8, the                        cascaded with other LTC bus buffers. Cascades often exist
LTC4314s on the shelf managers and the LTC4313-2s on                            in large I2C systems, where multiple I/O cards having bus
the FRUs drive the large backplane capacitance while the                        buffers connect to a common backplane bus. Two issues
I2C slave devices on the FRUs only drive the small input                        need to be considered when using such cascades – the
capacitance of the LTC4313-2s. The LTC4314s on only                             additive nature of the buffer logic low offset voltages and the
one of the shelf managers are enabled at a given time. All                      impact of the RTA-buffer interaction on the noise margin.
                                                                                                    FRU #1
                           3.3V       SHELF MANAGER #1                         BACKPLANE
                                                                                                                                  3.3V
                                R1                                                                                    VCC
                                10k        VCC    VCC2         R2                                                                    R3    R4
                                            LTC4314#1          10k                IPMB-A                         LTC4313-2           10k   10k
                                                                                   SCL1
                                        SCLIN       SCLOUT1                                                   SCLIN     SCLOUT
                     ENABLE1A           ENABLE1     SCLOUT2
           µP        ENABLE2A           ENABLE2     SCLOUT3                                                                                        I2C
                     ENABLE3A           ENABLE3     SCLOUT4                                                           3.3V                       DEVICE
                     ENABLE4A           ENABLE4
                                                                                                                      VCC
                            3.3V        ACC
                                                                                           IPMB-B                LTC4313-2
                                                                                            SCL1
                                                  •••
                                                                                                              SCLIN     SCLOUT
                                           3.3V
                                                                                   •••
                                           VCC    VCC2         R5                                   FRU #24
                                                                                                                            •••
                                            LTC4314#6          10k
                                        SCLIN                                                                                     3.3V
                    ENABLE21A           ENABLE1     SCLOUT1
                    ENABLE22A           ENABLE2     SCLOUT2                                                           VCC
                                                                                                                                     R6    R7
                                                                                  IPMB-A
                    ENABLE23A           ENABLE3     SCLOUT3                                                      LTC4313-2           10k   10k
                                                                                   SCL24
                    ENABLE24A           ENABLE4     SCLOUT4                                                   SCLIN     SCLOUT
                            3.3V        ACC                            SCL1
      IPMB-B DETAILS (NOT SHOWN) ARE IDENTICAL TO IPMB-A
                                                              IPMB-B   •••                                                                         I2C
                                                                                                                                                 DEVICE
                                                                                                                      3.3V
                                                                       SCL24
                                                                                                                      VCC
                                                                                           IPMB-B                LTC4313-2
                                                         IPMB-A(X24)                        SCL24
                                                                                                              SCLIN     SCLOUT
                                  SHELF MANAGER #2                     SCL1
                     IDENTICAL TO SHELF MANAGER #1
                                                         IPMB-B(X24)   •••                                                                           4313123 F08
                                                                       SCL24
                Figure 8. LTC4313-2 Used in a Radially Connected Telecommunication System in a 6 × 4 Arrangement.
                Only the Clock Path is Shown for Simplicity. The Data Pathway is Identical
                                                                                                                                                          4313123f
14


                                                                      LTC4313-1/LTC4313-2/
                                                                                                 LTC4313-3
Applications Information
First, when two or more buffers are connected in a cas-    number and turn-on voltage of other RTAs, whose current
cade configuration, if the sum of the offsets across the   must be sunk by the LTC4313 buffers. The same arguments
cascade (refer to Equation 3 and the data sheets of the    apply for non-LTC buffer products whose RTA turn-on
corresponding buffers) plus the worst-case driven logic    voltage is less than 0.3•VCC.
low voltage exceeds the minimum buffer turn-off voltage,   Interoperability is improved by reducing the interaction time
signals will not be propagated across the cascade. The     between the LTC4313 buffers and other RTAs by reducing
maximum driven logic low voltage must be set accordingly,  R1 and CB1. The following guidelines are recommended
for correct operation in such cascades.                    for single supply systems,
Second, noise margin is affected by cascading the LTC4313  a. For 5V systems choose R1 < 20kΩ and CB1 < 1nF. There
with buffers whose RTA turn-on voltage is lower than the      are no other constraints.
LTC4313 buffer turn-off voltage. The VIL for the LTC4313
is set to 0.3 • VCC to achieve high noise margin provided  b. For 3.3V systems, refer to Figures 11 and 12 for opera-
that the LTC4313 buffers do not contend with RTAs of          tion with LTC4300As and LTC4307s. In the figures,
other products. To maximize logic low noise margin, dis-             Number of LTC4300As or LTC4307s
able the RTAs of the other LTC buffers if possible and use     M=
                                                                              Number of LTC4313s
the RTAs of the LTC4313 in cascading applications. To
permit interoperability with other LTC buffers whose RTAs     R1 and CB1 must be chosen to be below the curves
cannot be disabled, the LTC4313 senses the RTA current        for a specific value of M. For M greater than the val-
and turns off its buffers below 0.3 • VCC. This eliminates    ues shown in the figures, non-idealities do not result.
contention between the LTC4313 buffers and other RTAs,        R1 <20kΩ and CB1 <1nF are still recommended.
making the SDA/SCL waveforms monotonic.
                                                           The LTC4313 is interoperable with non-compliant I2C
Figures 9 shows the LTC4313-1 operating on a bus shared    devices that drive a high VOL > 0.4V. Figure 13 shows the
with LTC4300A and LTC4307 buffers. The correspond-         LTC4313-1 in an application where a microcontroller com-
ing SCL waveforms are shown in Figure 10. The RTAs         municates through the LTC4313-1 with a non-compliant
on the LTC4300A and the LTC4307 cannot be disabled.        I2C device that drives a VOL of 0.6V. The LTC4313 buffers
The backplane in Figure 9 has five I/O cards connected     are active up to a bus voltage of 0.3•VCC which is 1.089V
to it. Each I/O card has a LTC bus buffer on its outside   in this case, yielding a noise margin of 0.489V.
edge for SDA/SCL Hot Swap onto the backplane. In this
example, there are three LTC4300As, one LTC4307 and        Repeater Application
one LTC4313-1. The SCL1 bus is driven by an I2C master     Multiple LTC4313s can be cascaded in a repeater applica-
(master not shown). When the SCL2 voltage crosses 0.6V
                                                           tion where a large 2-wire system is broken into smaller
and 0.8V, the RTAs on the LTC4300A and LTC4307 turn on
                                                           sections as shown in Figure 14. The high noise margin
respectively and source current into SCL2. The LTC4313-1
                                                           and low offset of the LTC4313 allows multiple devices
detects this and turns off its buffers, releasing SCL1 and
                                                           to be cascaded while still providing good system level
SCL2 high. Contention between the LTC4313-1 buffers
                                                           noise margin. In the repeater circuit shown in Figure 14 if
and the LTC4300A and LTC4307 RTAs is prevented and
                                                           SCL1/SDA1 is driven externally to 200mV, SCL2/SDA2
the SCL1, SCL2 and SCL3 waveforms in Figure 10 are
                                                           is regulated to ~440mV worst-case by the cascade of
monotonic. The logic low noise margin is reduced because
                                                           LTC4313-1s. The buffer turn-off voltage is 1.089V, yield-
the LTC4313-1 buffers turn off when the SCL1 voltage is
                                                           ing a minimum logic low noise margin of ~650mV. In
approximately 0.6V.
                                                           Figure 14, use of the RTAs combined with an increased
Generally, noise margin will be reduced if other RTAs turn level of buffering reduces transition times and permits
on at a voltage less than 0.3•VCC. The reduction in noise  operation at a higher frequency.
margin is a function of the number of LTC4313s and the
                                                                                                                  4313123f
                                                                                                                15


LTC4313-1/LTC4313-2/
LTC4313-3
Applications Information
                                                                                  I/O CARD #2-4
                                       I/O CARD #1                   5V
                  3.3V
                                                                                                    VCC
                                                                                                               R3
                                                                                                               2.7k
           C1                                                                                    LTC4300A
                      R1           VCC                    R2
           0.01µF     5k                                  2.7k                          SCLIN           SCLOUT      SCL3
                                LTC4313-1                                                           GND
                                                   SCL2
         SCL1               SCLIN      SCLOUT
                                   GND
                       CB1                                * CB2
                       100pF                                690pF
                                                                                                    VCC
                                                                                                               R4
                                                                                                               5k
                                                                                                  LTC4307
         * PARASITIC BACKPLANE CAPACITANCE                                              SCLIN           SCLOUT      SCL4
                                                                                                    GND
                                                        BACKPLANE
                                                                                                                         4313123 F09
                                                                                  I/O CARD #5
                         Figure 9. The LTC4313-1 Operating in a Cascade with Other LTC Buffers
                         with Active RTAs. Only the Clock Pathway is Shown for Simplicity
                                             SCL3    LTC4300A/
                                                     LTC4307
                                   2V/DIV            RTAs
                                                     TURN ON
                                             SCL2
                                                     LTC4313
                                   2V/DIV            BUFFERS
                                                     TURN OFF
                                             SCL1                       LTC4313-1
                                                                        RTA ON
                                   2V/DIV
                                                                                     4313123 F10
                                                               1µs/DIV
                                    Figure 10. Corresponding SCL Switching Waveforms.
                                    No Glitches Are Seen
                                                                                                                                     4313123f
16


                                                                                                                                                    LTC4313-1/LTC4313-2/
                                                                                                                                                               LTC4313-3
Applications Information
                   1000                                                                                                                        10000
            CBUS (pF)   100
                                                                      M=1                                                               CBUS (pF)   1000
                                                                                                                                                                                     M=1
                                                     M=3
                                                                       M=2
                         10                                                                                                                          100
                              0          2           4       6         8            10                                                                     0          2       4       6                 8            10
                                                     RBUS (kΩ)                                                                                                                RBUS (kΩ)
                                                                           4313123 F11                                                                                                                      4313123 F12
Figure 11. Recommended Maximum R1 and CB1 Values for the                                                               Figure 12. Recommended Maximum R1 and CB1 Values for the
LTC4313 Operating with Multiple LTC4300As in a 3.3V System                                                             LTC4313 Operating with Multiple LTC4307s in a 3.3V System
                                                                                                     3.3V
                                                                                                                                                           5V
                                                             C1        R1        R2            R3                                                    R4         R5
                                                             0.01µF                                                   VCC
                                                                       10k       10k           10k                                                   10k        10k
                                                                                                                    LTC4313
                                                                                                            DISCEN
                                                                                                            ENABLE
                                                              µP                                            READY
                                                                                                            SCLIN           SCLOUT
                                                                                                            SDAIN        SDAOUT
                                                                                                                      GND
                                                                                                                              4313123 F13             NON-COMPLIANT
                                                                                                                                                        I2C DEVICE
                                                                                                                                                        VOL = 0.6V
                                                                       Figure 13. Communication with a Non-Compliant
                                                                       I2C Device Using the LTC4313
                                  3.3V
   C1            R1           R2                                             R3          R4                                                         R5     R6                                                 R7          R8    R9
                                                      VCC                                                       VCC                                                                VCC
   0.01µF        10k          10k                                            10k         10k                                                        10k    10k                                                10k         10k   10k
                                                 LTC4313-1                                                  LTC4313-3                                                         LTC4313-1
                                             ENABLE          READY                                     ENABLE          READY                                              ENABLE          READY
  SCL1                                       SCLIN          SCLOUT                                     SCLIN          SCLOUT                                              SCLIN          SCLOUT                                       SCL2
 SDA1                                        SDAIN          SDAOUT                                     SDAIN          SDAOUT                                              SDAIN          SDAOUT                                       SDA2
                                                      GND                                                       GND                                                                GND
                                                                                                                                                                                          4313123 F14
                                                                       Figure 14. LTC4313-1s in a Repeater Application
                                                                                                                                                                                                                                4313123f
                                                                                                                                                                                                                                17


LTC4313-1/LTC4313-2/
LTC4313-3
Package Description
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
                                                                          DD8 Package
                                                              8-Lead Plastic DFN (3mm × 3mm)
                                                            (Reference LTC DWG # 05-08-1698 Rev C)
                                                                             0.70 ±0.05
                       3.5 ±0.05        1.65 ±0.05
                             2.10 ±0.05 (2 SIDES)
                                                                                PACKAGE
                                                                                OUTLINE
                                          0.25 ± 0.05
                                                                   0.50
                                                                   BSC
                                                           2.38 ±0.05
                                      RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
                                    APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED                      R = 0.125               0.40 ± 0.10
                                                                                                                TYP
                                                                                                                 5            8
                                                                            3.00 ±0.10       1.65 ± 0.10
                                                                             (4 SIDES)        (2 SIDES)
                                             PIN 1
                                       TOP MARK
                                         (NOTE 6)
                                                                                                                                     (DD8) DFN 0509 REV C
                                                                                                                4             1
                                              0.200 REF                     0.75 ±0.05                   0.25 ± 0.05
                                                                                                                               0.50 BSC
                                                                                                                   2.38 ±0.10
                                                                                     0.00 – 0.05        BOTTOM VIEW—EXPOSED PAD
                                                 NOTE:
                                                 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-1)
                                                 2. DRAWING NOT TO SCALE
                                                 3. ALL DIMENSIONS ARE IN MILLIMETERS
                                                 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
                                                    MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
                                                 5. EXPOSED PAD SHALL BE SOLDER PLATED
                                                 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
                                                    ON TOP AND BOTTOM OF PACKAGE
                                                                                                                                                          4313123f
18


                                                                                                                         LTC4313-1/LTC4313-2/
                                                                                                                                                                   LTC4313-3
Package Description
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
                                                                                       MS8 Package
                                                                                8-Lead Plastic MSOP
                                                                   (Reference LTC DWG # 05-08-1660 Rev F)
                                                                                                                                        3.00 ± 0.102
                                                                                                                                        (.118 ± .004)                       0.52
                                                                                                                                           (NOTE 3)           8  7 6 5    (.0205)
                                                                                                                                                                            REF
                                                                                                                                                                        3.00 ± 0.102
                                      0.889 ± 0.127                                                                                     4.90 ± 0.152
                                                                                             DETAIL “A”                                                                 (.118 ± .004)
                                       (.035 ± .005)                           0.254                                                   (.193 ± .006)
                                                                                                                                                                           (NOTE 4)
                                                                               (.010)
                                                                                                       0° – 6° TYP
                                                             GAUGE PLANE
             5.23                                                                                                                                            1   2 3  4
            (.206)                      3.20 – 3.45
                                       (.126 – .136)                                                          0.53 ± 0.152
             MIN                                                                                                                                    1.10                    0.86
                                                                                                              (.021 ± .006)
                                                                                                                                                   (.043)                  (.034)
                                                                                               DETAIL “A”                                           MAX                     REF
                                                               0.18
    0.42 ± 0.038                        0.65
                                                              (.007)
  (.0165 ± .0015)                     (.0256)
        TYP                             BSC                                                                              SEATING
                                                                                                                            PLANE         0.22 – 0.38
           RECOMMENDED SOLDER PAD LAYOUT                                                                                                                                    0.1016 ± 0.0508
                                                                                                                                         (.009 – .015)                        (.004 ± .002)
            NOTE:                                                                                                                             TYP          0.65              MSOP (MS8) 0307 REV F
            1. DIMENSIONS IN MILLIMETER/(INCH)                                                                                                           (.0256)
            2. DRAWING NOT TO SCALE                                                                                                                        BSC
            3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
               MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
            4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
               INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
            5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
                                                                                                                                                                                             4313123f
                                          Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
                                          However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-
                                          tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.                                 19


LTC4313-1/LTC4313-2/
LTC4313-3
Typical Application
                           Cascaded Application with Level Shifting and Operation with a Non-Compliant I2C Device
                    2.5V                                     3.3V                                                       5V
                     R1    R2                                    R3    R4         C1                               R5      R6    R7
                                            VCC                                                      VCC
                     10k   10k                                   10k   10k        0.01µF                           10k     10k   10k
                                    ENABLE       READY                                       ENABLE       READY
                                         LTC4313-3                                                LTC4313-2
           SCL1                     SCLIN       SCLOUT                                       SCLIN       SCLOUT                                 SCL2
           SDA1                     SDAIN       SDAOUT                                       SDAIN       SDAOUT                                 SDA2
                                                                      BACKPLANE OR
                                            GND                       LONG CABLE RUN                 GND
                                                                                                                               NON-COMPLIANT
                                                                                                                               I2C DEVICE
                                                                                                                               VOL = 0.6V
                                                                                                                                         4313123 TA02
Related Parts
PART NUMBER DESCRIPTION                                          COMMENTS
LTC4300A-1/       Hot Swappable 2-Wire Bus Buffers               -1: Bus Buffer with READY and ENABLE
LTC4300A-2/                                                      -2: Dual Supply Buffer with ACC
LTC4300A-3                                                       -3: Dual Supply Buffer and ENABLE
LTC4302-1/        Addressable 2-Wire Bus Buffer                  Address Expansion, GPIO, Software Controlled
LTC4302-2
LTC4303/          Hot Swappable 2-Wire Bus Buffer with Stuck Provides Automatic Clocking to Free Stuck I2C Busses
LTC4304           Bus Recovery
LTC4305/          2- or 4-Channel, 2 Wire Bus Multiplexers       Two or Four Software Selectable Downstream Busses, Stuck Bus Disconnect, Rise Time
LTC4306           with Capacitance Buffering                     Accelerators, Fault Reporting, ±5kV HBM ESD
LTC4307           Low Offset Hot Swappable 2-Wire Bus            60mV Bus Offset, Rise Time Accelerators, ±5kV HBM ESD
                  Buffer with Stuck Bus Recovery
LTC4307-1         High Definition Multimedia Interface (HDMI) 60mV Buffer Offset, 3.3V to 5V Level Shifting, 30ms Stuck Bus Disconnect and Recovery,
                  Level Shifting 2-Wire Bus Buffer               ±5kV HBM ESD
LTC4308           Low Voltage, Level Shifting Hot Swappable      Bus Buffer with 1V Precharge, ENABLE and READY, 0.9V to 5.5V Level Translation, 30ms
                  2-Wire Bus Buffer with Stuck Bus Recovery      Stuck Bus Disconnect and Recovery, Output Side Rise Time Accelerators, ±6kV HBM ESD
LTC4309           Low Offset Hot Swappable 2-Wire Bus            60mV Buffer Offset, 30ms Stuck Bus Disconnect and Recovery, Rise Time Accelerators,
                  Buffer with Stuck Bus Recovery                 ±5kV HBM ESD, 1.8V to 5.5V Level Translation
LTC4310-1         Hot Swappable I2C Isolators                    Bidirectional I2C Communication Between Two Isolated Busses, LTC4310-1: 100kHz Bus,
LTC4310-2                                                        LTC4310-2: 400kHz Bus
LTC4311           Low Voltage I2C/SMBus Accelerator              Rise Time Acceleration with ENABLE and ±8kV HBM ESD
LTC4312/          2- or 4-Channel, Hardware Selectable 2 Wire Two or Four Pin Selectable Downstream Busses, VIL Up to 0.3•VCC, Stuck Bus Disconnect,
LTC4314           Bus Multiplexers with Capacitance Buffering Rise time Accelerators, 45ms Stuck Bus Disconnect and Recovery,
                                                                 ±4kV HBM ESD
LTC4315           High Noise Margin 2-Wire Bus Buffer            VIL = 0.3•VCC , Rise Time Accelerators, Stuck Bus Disconnect, 1V Precharge,
                                                                 ENABLE and READY Pins, ±4kV HBM ESD
                                                                                                                                                        4313123f
20 Linear Technology Corporation
                                                                                                                                        LT 1011 • PRINTED IN USA
            1630 McCarthy Blvd., Milpitas, CA 95035-7417
            (408) 432-1900 ● FAX: (408) 434-0507  ● www.linear.com                                                     LINEAR TECHNOLOGY CORPORATION 2011


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 LTC4313IDD-3#PBF LTC4313IMS8-1#TRPBF LTC4313CMS8-2#TRPBF LTC4313IMS8-3#PBF LTC4313IDD-
1#PBF LTC4313CDD-2#PBF LTC4313CDD-1#PBF LTC4313CMS8-3#PBF LTC4313IMS8-2#PBF LTC4313CDD-
2#TRPBF LTC4313IMS8-3#TRPBF LTC4313IDD-3#TRPBF LTC4313CMS8-3#TRPBF LTC4313CMS8-1#TRPBF
LTC4313IDD-2#PBF LTC4313CDD-1#TRPBF LTC4313IMS8-1#PBF LTC4313CDD-3#TRPBF LTC4313CMS8-
2#PBF LTC4313CDD-3#PBF LTC4313IDD-2#TRPBF LTC4313CMS8-1#PBF LTC4313IDD-1#TRPBF
LTC4313IMS8-2#TRPBF
