
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001227                       # Number of seconds simulated
sim_ticks                                  1226884221                       # Number of ticks simulated
final_tick                                 1226884221                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52774                       # Simulator instruction rate (inst/s)
host_op_rate                                   101283                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30739895                       # Simulator tick rate (ticks/s)
host_mem_usage                                2399336                       # Number of bytes of host memory used
host_seconds                                    39.91                       # Real time elapsed on the host
sim_insts                                     2106310                       # Number of instructions simulated
sim_ops                                       4042384                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst            258688                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            264128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               522816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       258688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          258688                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        20608                       # Number of bytes written to this memory
system.physmem.bytes_written::total             20608                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               4042                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               4127                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8169                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             322                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  322                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            210849561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            215283558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               426133119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       210849561                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          210849561                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16797021                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16797021                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16797021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           210849561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           215283558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              442930140                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    442930140                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                4820                       # Transaction distribution
system.membus.trans_dist::ReadResp               4820                       # Transaction distribution
system.membus.trans_dist::Writeback               322                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3349                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3349                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        16664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16664                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.physmem.port       543424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total       543424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              543424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 543424                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             4337890                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26947922                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.l2.tags.replacements                       731                       # number of replacements
system.l2.tags.tagsinuse                  5465.243172                       # Cycle average of tags in use
system.l2.tags.total_refs                       85404                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8134                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.499631                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2214.776495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2752.468409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        497.998268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.270358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.335995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.060791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.667144                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3098                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.903687                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    831173                       # Number of tag accesses
system.l2.tags.data_accesses                   831173                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                54699                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                16238                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   70937                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            18230                       # number of Writeback hits
system.l2.Writeback_hits::total                 18230                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               4544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4544                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 54699                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 20782                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75481                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                54699                       # number of overall hits
system.l2.overall_hits::cpu.data                20782                       # number of overall hits
system.l2.overall_hits::total                   75481                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               4043                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                778                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4821                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3349                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                4043                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4127                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8170                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4043                       # number of overall misses
system.l2.overall_misses::cpu.data               4127                       # number of overall misses
system.l2.overall_misses::total                  8170                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    181602570                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     35649805                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       217252375                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data        44592                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        44592                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    149486143                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     149486143                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     181602570                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     185135948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        366738518                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    181602570                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    185135948                       # number of overall miss cycles
system.l2.overall_miss_latency::total       366738518                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            58742                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            17016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               75758                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        18230                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18230                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7893                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             58742                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             24909                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83651                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            58742                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            24909                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83651                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.068826                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.045722                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.063637                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.181818                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.424300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.424300                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.068826                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.165683                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097668                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.068826                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.165683                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097668                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 44917.776404                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 45822.371465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45063.757519                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data        22296                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        22296                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 44636.053449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 44636.053449                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 44917.776404                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 44859.691786                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44888.435496                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 44917.776404                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 44859.691786                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44888.435496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  322                       # number of writebacks
system.l2.writebacks::total                       322                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          4043                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           778                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4821                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3349                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8170                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    149556606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     29484329                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    179040935                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        73320                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        73320                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    122923175                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    122923175                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    149556606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    152407504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    301964110                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    149556606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    152407504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    301964110                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.068826                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.045722                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.063637                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.424300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.424300                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.068826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.165683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.068826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.165683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097668                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 36991.492951                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 37897.595116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 37137.717279                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        36660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        36660                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 36704.441624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36704.441624                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 36991.492951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 36929.368549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 36960.111383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 36991.492951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 36929.368549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36960.111383                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  5315474670                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq              75776                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             75775                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            18230                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7893                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       117501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        68070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                185571                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3759424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2760896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total            6520320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus               6520320                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus            1152                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy           46077210                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          58842789                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          25014836                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.cpu.branchPred.lookups                  783986                       # Number of BP lookups
system.cpu.branchPred.condPredicted            783986                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             71614                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               579878                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  325790                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.182507                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   50314                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               8415                       # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                          3684360                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1530286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3319933                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      783986                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             376104                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1059706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  312229                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 446015                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           513                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    534154                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 34718                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3276712                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.954676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.150231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2240219     68.37%     68.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    54955      1.68%     70.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52284      1.60%     71.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74356      2.27%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    74941      2.29%     76.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    98852      3.02%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    75624      2.31%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    69296      2.11%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   536185     16.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3276712                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212788                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.901088                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1619416                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                413947                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    968169                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 35176                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 240004                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6192146                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 240004                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1681197                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  281030                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1155                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    938374                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                134952                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5995146                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   748                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14480                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                101321                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             6647636                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14984061                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8594751                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             61352                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4506484                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2141152                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 52                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             50                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    380873                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               696034                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              438900                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             29137                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            29213                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5601701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1621                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5168236                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11978                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1468938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1995754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            989                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3276712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.094638                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1737006     53.01%     53.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              312040      9.52%     62.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              285412      8.71%     71.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              252585      7.71%     78.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              249040      7.60%     86.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              197688      6.03%     92.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              166958      5.10%     97.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               66595      2.03%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9388      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3276712                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   32648     77.90%     77.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   193      0.46%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3455      8.24%     86.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5616     13.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             41831      0.81%      0.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4057574     78.51%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  178      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   550      0.01%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               23846      0.46%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               643930     12.46%     92.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              400327      7.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5168236                       # Type of FU issued
system.cpu.iq.rate                           1.402750                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       41912                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008110                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           13605230                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7023878                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4941743                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               61844                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              48947                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        28674                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5137296                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   31021                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            44262                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       193850                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          602                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          574                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       108790                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            96                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 240004                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  202266                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3707                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5603322                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             14510                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                696034                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               438900                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 56                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1532                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   176                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            574                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26928                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55822                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                82750                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5021790                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                622049                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            146446                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1007838                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   568861                       # Number of branches executed
system.cpu.iew.exec_stores                     385789                       # Number of stores executed
system.cpu.iew.exec_rate                     1.363002                       # Inst execution rate
system.cpu.iew.wb_sent                        4992666                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4970417                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3467882                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5321711                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.349058                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.651648                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1561075                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             71677                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3036708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.331173                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.259976                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1879630     61.90%     61.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       308788     10.17%     72.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       182171      6.00%     78.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       243145      8.01%     86.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       107994      3.56%     89.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60131      1.98%     91.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        48920      1.61%     93.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        33764      1.11%     94.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       172165      5.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3036708                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2106310                       # Number of instructions committed
system.cpu.commit.committedOps                4042384                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         832294                       # Number of memory references committed
system.cpu.commit.loads                        502184                       # Number of loads committed
system.cpu.commit.membars                         600                       # Number of memory barriers committed
system.cpu.commit.branches                     490447                       # Number of branches committed
system.cpu.commit.fp_insts                      22091                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4004544                       # Number of committed integer instructions.
system.cpu.commit.function_calls                33884                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                172165                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      8468002                       # The number of ROB reads
system.cpu.rob.rob_writes                    11447910                       # The number of ROB writes
system.cpu.timesIdled                           27817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          407648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2106310                       # Number of Instructions Simulated
system.cpu.committedOps                       4042384                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               2106310                       # Number of Instructions Simulated
system.cpu.cpi                               1.749201                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.749201                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.571690                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.571690                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6962040                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3978794                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     45781                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23440                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2710046                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1506194                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2296696                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             58239                       # number of replacements
system.cpu.icache.tags.tagsinuse           498.097252                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              469625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             58747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.994025                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         204518247                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   498.097252                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.972846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1127065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1127065                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       469625                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          469625                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        469625                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           469625                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       469625                       # number of overall hits
system.cpu.icache.overall_hits::total          469625                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        64528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         64528                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        64528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          64528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        64528                       # number of overall misses
system.cpu.icache.overall_misses::total         64528                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    719716041                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    719716041                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    719716041                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    719716041                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    719716041                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    719716041                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       534153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       534153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       534153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       534153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       534153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       534153                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.120804                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.120804                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.120804                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.120804                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.120804                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.120804                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11153.546383                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11153.546383                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11153.546383                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11153.546383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11153.546383                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11153.546383                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          943                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.179487                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         5768                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5768                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         5768                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5768                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         5768                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5768                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        58760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        58760                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        58760                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        58760                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        58760                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        58760                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    585633423                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    585633423                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    585633423                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    585633423                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    585633423                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    585633423                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.110006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.110006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.110006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.110006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.110006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.110006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  9966.532046                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9966.532046                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  9966.532046                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9966.532046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  9966.532046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9966.532046                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             24397                       # number of replacements
system.cpu.dcache.tags.tagsinuse           503.895911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              868224                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.855835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          63168405                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   503.895911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1829365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1829365                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       546003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          546003                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       322210                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         322210                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        868213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           868213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       868213                       # number of overall hits
system.cpu.dcache.overall_hits::total          868213                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26077                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7938                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        34015                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34015                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        34015                       # number of overall misses
system.cpu.dcache.overall_misses::total         34015                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    258225968                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    258225968                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    196385555                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    196385555                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    454611523                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    454611523                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    454611523                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    454611523                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       572080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       572080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       330148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       902228                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       902228                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       902228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       902228                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.045583                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045583                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.024044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024044                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.037701                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037701                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.037701                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037701                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  9902.441539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9902.441539                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24739.928823                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24739.928823                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13365.030810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13365.030810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13365.030810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13365.030810                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1059                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                66                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.045455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        18230                       # number of writebacks
system.cpu.dcache.writebacks::total             18230                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9057                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9057                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         9095                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9095                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         9095                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9095                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        17020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17020                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         7900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7900                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        24920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        24920                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24920                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    156109346                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156109346                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    185158208                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    185158208                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    341267554                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    341267554                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    341267554                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    341267554                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027621                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027621                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027621                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027621                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9172.111986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9172.111986                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23437.747848                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23437.747848                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13694.524639                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13694.524639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13694.524639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13694.524639                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
