Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 15:49:56 2025
| Host         : DESKTOP-G0M3A7E running 64-bit major release  (build 9200)
| Command      : report_utilization -file com4_DF_utilization_synth.rpt -pb com4_DF_utilization_synth.pb
| Design       : com4_DF
| Device       : xcve2002-sbva484-1LHP-i-L
| Speed File   : -1LHP
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. NOC Interfaces
7. AI Engines
8. ADVANCED
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. Netlist Logic
----------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Registers               |    0 |     0 |          0 |     40000 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |     40000 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |     40000 |  0.00 |
| CLB LUTs*               |    5 |     0 |          0 |     20000 |  0.03 |
|   LUT as Logic          |    5 |     0 |          0 |     20000 |  0.03 |
|   LUT as Memory         |    0 |     0 |          0 |     10000 |  0.00 |
| LOOKAHEAD8              |    0 |     0 |          0 |      4576 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


2. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |    0 |     0 |          0 |        24 |  0.00 |
|   RAMB36E5               |    0 |     0 |          0 |        24 |  0.00 |
|   RAMB18E5*              |    0 |     0 |          0 |        48 |  0.00 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |        24 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| XRAM                     |    0 |     0 |          0 |         1 |  0.00 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


3. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    0 |     0 |          0 |        90 |  0.00 |
|   DSP58            |    0 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   11 |     0 |          0 |       162 |  6.79 |
|   XPIO IOB |    0 |     0 |          0 |       162 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Refer to report_io for information on MIO pins.


5. CLOCK
--------

+------------------------+------+-------+------------+-----------+-------+
|        Site Type       | Used | Fixed | Prohibited | Available | Util% |
+------------------------+------+-------+------------+-----------+-------+
| BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |         8 |  0.00 |
| BUFG_PS/MBUFG_PS       |    0 |     0 |          0 |        12 |  0.00 |
| BUFGCE/MBUFGCE         |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_FABRIC            |    0 |     0 |          0 |        24 |  0.00 |
| DPLL                   |    0 |     0 |          0 |         4 |  0.00 |
| XPLL                   |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                   |    0 |     0 |          0 |         4 |  0.00 |
+------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. NOC Interfaces
-----------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| NOC Master 512 bit |    0 |     0 |          0 |         2 |  0.00 |
| NOC Slave 512 bit  |    0 |     0 |          0 |         2 |  0.00 |
| NOC Master 128 bit |    0 |     0 |          0 |        12 |  0.00 |
| NOC Slave 128 bit  |    0 |     0 |          0 |         8 |  0.00 |
+--------------------+------+-------+------------+-----------+-------+


7. AI Engines
-------------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| AI ML Engines    |    0 |     0 |          0 |         8 |  0.00 |
| AI ML PL Master  |    0 |     0 |          0 |        42 |  0.00 |
| AI ML PL Slave   |    0 |     0 |          0 |        56 |  0.00 |
| AI ML NOC Master |    0 |     0 |          0 |         2 |  0.00 |
| AI ML NOC Slave  |    0 |     0 |          0 |         2 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


8. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DDRMC              |    0 |     0 |          0 |         1 |  0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         1 |  0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |  0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |        81 |  0.00 |
| PS9                |    0 |     0 |          0 |         1 |  0.00 |
| BLI Registers      |    0 |     0 |          0 |     14632 |  0.00 |
| BLI Imux Registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |     0 |            |           |       |
| ADVANCED Imux      |    0 |     0 |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |    8 |                 I/O |
| OBUF     |    3 |                 I/O |
| LUT6     |    3 |                 CLB |
| LUT3     |    3 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


