A51 MACRO ASSEMBLER  START900                                                             11/26/2023 20:25:47 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\Objects\START900.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE START900.A51 SET(SMALL) DEBUG PRINT(.\Listings\START900.lst) OBJECT(.\O
                      bjects\START900.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     ;------------------------------------------------------------------------------
                       2     ;  This file is part of the C51 Compiler package
                       3     ;  Startup Code for the Philips LPC9xx devices 
                       4     ;  Copyright (c) 1988-2008 Keil Elektronik GmbH and Keil Software, Inc.
                       5     ;  Version 2.5
                       6     ;
                       7     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***
                       8     ;------------------------------------------------------------------------------
                       9     ;  START900.A51:  This code is executed after processor reset.
                      10     ;  You may add this file to a uVision2 project.
                      11     ;
                      12     ;  To translate this file use Ax51 with the following invocation:
                      13     ;
                      14     ;     Ax51 START900.A51 "your options"
                      15     ;
                      16     ;  To link the modified START900.OBJ file to your application use the following
                      17     ;  Lx51 invocation:
                      18     ;
                      19     ;     Lx51 your object file list, START900.OBJ  controls
                      20     ;
                      21     ;------------------------------------------------------------------------------
                      22     ;
                      23     ;  User-defined <h> Power-On Initialization of Memory
                      24     ;
                      25     ; With the following statements the initialization of memory
                      26     ; at processor reset can be defined:
                      27     ;
                      28     ;  <o> IDATALEN: IDATA memory length <0x0-0x100>
                      29     ;      <i> Notes: The absolute start-address of IDATA memory is always 0
                      30     ;      <i>        The IDATA space overlaps physically the DATA and BIT areas of the
                      31     ;      <i>        LPC9xx device.
  0100                32     IDATALEN        EQU     0x100    ; the length of IDATA memory in bytes.
                      33     ;
                      34     ;  <o> XDATASTART: XDATA memory start address <0x0-0xFFFF> 
                      35     ;      <i>the absolute start-address of XDATA memory
  0000                36     XDATASTART      EQU     0     
                      37     ;
                      38     ;  <o> XDATALEN: XDATA memory length <0x0-0xFFFF> 
                      39     ;      <i>the length of XDATA memory in bytes.
  0000                40     XDATALEN        EQU     0      
                      41     ;
                      42     ; </h>
                      43     ;------------------------------------------------------------------------------
                      44     ;
                      45     ; <h> Reentrant Stack Initialization
                      46     ;
                      47     ;  The following EQU statements define the stack pointer for reentrant
                      48     ;  functions and initialized it:
                      49     ;
                      50     ;  <h> Stack Space for reentrant functions in the SMALL model.
                      51     ;   <q> IBPSTACK: Enable SMALL model reentrant stack
                      52     ;       <i> Stack space for reentrant functions in the SMALL model.
  0000                53     IBPSTACK        EQU     0       ; set to 1 if small reentrant is used.
                      54     ;   <o> IBPSTACKTOP: End address of SMALL model stack <0x0-0xFF>
                      55     ;       <i> Set the top of the stack to the highest location. 
  0100                56     IBPSTACKTOP     EQU     0xFF +1   ; default 0FFH+1  
                      57     ;  </h>
A51 MACRO ASSEMBLER  START900                                                             11/26/2023 20:25:47 PAGE     2

                      58     ;
                      59     ;  <h> Stack Space for reentrant functions in the LARGE model.      
                      60     ;   <q> XBPSTACK: Enable LARGE model reentrant stack
                      61     ;       <i> Stack space for reentrant functions in the LARGE model.
  0000                62     XBPSTACK        EQU     0       ; set to 1 if large reentrant is used.
                      63     ;   <o> XBPSTACKTOP: End address of LARGE model stack <0x0-0x1FF>
                      64     ;       <i> Set the top of the stack to the highest location. 
  0200                65     XBPSTACKTOP     EQU     0x1FF +1   ; default 01FFH+1 
                      66     ;  </h>
                      67     ;
                      68     ;  <h> Stack Space for reentrant functions in the COMPACT model.    
                      69     ;   <q> PBPSTACK: Enable COMPACT model reentrant stack
                      70     ;       <i> Stack space for reentrant functions in the COMPACT model.
  0000                71     PBPSTACK        EQU     0       ; set to 1 if compact reentrant is used.
                      72     ;   <o> PBPSTACKTOP: End address of COMPACT model stack <0x0-0xFF>
                      73     ;       <i> Set the top of the stack to the highest location.
  0100                74     PBPSTACKTOP     EQU     0xFF +1   ; default 0FFH+1  
                      75     ;  </h>
                      76     ; </h>
                      77     ;
                      78     ;------------------------------------------------------------------------------
                      79     ;   <h> LPC9xx (LPC90x, LPC91x, LPC92x, LPC93x)
                      80     ;     <i> Configuration bytes for first generation of LPC900 devices
                      81     ;     <h> Flash User Configuration Byte 1 (UCFG1)
                      82     ;         Oscillator Configuration (UCFG1.0 .. UCFG1.2)
                      83     ;       <o0.0..2> FOSC: (UCFG1.0 .. UCFG1.2)
                      84     ;         FOCS Val  Description
                      85     ;         --------  -----------
                      86     ;         <0=>   High frequency crystal or resonator (4MHz .. 20MHz)
                      87     ;         <1=>   Medium frequency crystal or resonator (100kHz .. 4MHz)
                      88     ;         <2=>   Low frequency crystal (20kHz .. 100kHz)
                      89     ;         <3=>   Internal RC oscillator (7.373MHz +/- 2.5 percent)
                      90     ;         <4=>   Watchdog oscillator (400kHz +20/-30 percent)
                      91     ;         <7=>   External clock input on XTAL1
                      92     ;                <i> Oscillator Configuration
                      93     ;
                      94     ;       <o0.4> WDSE: (UCFG1.4) Watchdog Safety Enable 
                      95     ;               <i> Watchdog Saftey Enable (0 = default on unprogrammed part)
                      96     ;           
                      97     ;       <o0.5> BOE: (UCFG1.5) Brownout Detect Configuration
                      98     ;               <i> Brownout Detect Enable (1 = default on unprogrammed part)
                      99     ;
                     100     ;       <o0.6> RPE: (UCFG1.6) Reset Pin (P1.5) Enable
                     101     ;              <i> Reset PIN (P1.5) enable (0 = default on unprogrammed part)
                     102     ;        
                     103     ;       <o0.7> WDTE: (UCFG1.7) Watchdog timer reset enable   
                     104     ;               <i> Watchdog timer reset enable (0 = default on unprogrammed part)
                     105     ;     </h>
                     106     ;             
                     107     ;     <h> Boot Vector (BOOTVEC)
                     108     ;       <o2> Boot Vector: (BOOTVEC0..4) <0x0-0x1F> 
                     109     ;             <i> points to ISP entry point (default 0x1F on unprogrammed part)
                     110     ;     </h>
                     111     ;
                     112     ;     <h> Boot status (BOOTSTAT)
                     113     ;       <o3.0> BSB: (BOOTSTAT.0) Boot Status bit enable
                     114     ;             <i> Boot Status bit enable (1 = default on unprogrammed part)
                     115     ;       <o3.5> AWP: (BOOTSTAT.5) Active Write Protection bit enable
                     116     ;             <i> Active Write Protection bit enable (0 = default on unprogrammed part)
                     117     ;       <o3.6> CWP: (BOOTSTAT.6) Configuration Write Protect bit enable
                     118     ;             <i> Configuration Write Protect bit enable (0 = default on unprogrammed part)
                     119     ;       <o3.7> DCCP: (BOOTSTAT.7) Disable Clear Configuration Protection command enable
                     120     ;             <i> Disable Clear Configuration Protection command enable (0 = default on unp
                             rogrammed part)
                     121     ;     </h>
                     122     ;   </h>
A51 MACRO ASSEMBLER  START900                                                             11/26/2023 20:25:47 PAGE     3

                     123     ;------------------------------------------------------------------------------
                     124     ;   <h> LPC9102, LPC9103, LPC9107
                     125     ;     <i> Configuration bytes for LPC9102, LPC9103, LPC9107
                     126     ;     <h> Flash User Configuration Byte 1 (UCFG1)
                     127     ;         Oscillator Configuration (UCFG1.0 .. UCFG1.2)
                     128     ;       <o0.0..2> FOSC: (UCFG1.0 .. UCFG1.2)
                     129     ;         FOCS Val  Description
                     130     ;         --------  -----------
                     131     ;         <3=>   Internal RC oscillator (7.373MHz +/- 2.5 percent)
                     132     ;         <4=>   Watchdog oscillator (400kHz +20/-30 percent)
                     133     ;         <7=>   External clock input on CLKIN
                     134     ;                <i> Oscillator Configuration
                     135     ;
                     136     ;       <o0.3> IRCDBL: (UCFG1.3) double internal RC oscillator frequency 
                     137     ;               <i> double internal RC oscillator frequency (0 = default on unprogrammed pa
                             rt)
                     138     ;
                     139     ;       <o0.4> WDSE: (UCFG1.4) Watchdog Safety Enable 
                     140     ;               <i> Watchdog Saftey Enable (0 = default on unprogrammed part)
                     141     ;           
                     142     ;       <o0.5> BOE: (UCFG1.5) Brownout Detect Configuration
                     143     ;               <i> Brownout Detect Enable (1 = default on unprogrammed part)
                     144     ;
                     145     ;       <o0.6> RPE: (UCFG1.6) Reset Pin (P1.5) Enable
                     146     ;              <i> Reset PIN (P1.5) enable (0 = default on unprogrammed part)
                     147     ;        
                     148     ;       <o0.7> WDTE: (UCFG1.7) Watchdog timer reset enable   
                     149     ;               <i> Watchdog timer reset enable (0 = default on unprogrammed part)
                     150     ;     </h>
                     151     ;             
                     152     ;     <h> Boot Vector (BOOTVEC)
                     153     ;       <o2> Boot Vector: (BOOTVEC0..4) <0x0-0x1F> 
                     154     ;             <i> points to ISP entry point (default 0x1F on unprogrammed part)
                     155     ;     </h>
                     156     ;
                     157     ;     <h> Boot status (BOOTSTAT)
                     158     ;       <o3.0> BSB: (BOOTSTAT.0) Boot Status bit enable
                     159     ;             <i> Boot Status bit enable (1 = default on unprogrammed part)
                     160     ;       <o3.5> AWP: (BOOTSTAT.5) Active Write Protection bit enable
                     161     ;             <i> Active Write Protection bit enable (0 = default on unprogrammed part)
                     162     ;       <o3.6> CWP: (BOOTSTAT.6) Configuration Write Protect bit enable
                     163     ;             <i> Configuration Write Protect bit enable (0 = default on unprogrammed part)
                     164     ;       <o3.7> DCCP: (BOOTSTAT.7) Disable Clear Configuration Protection command enable
                     165     ;             <i> Disable Clear Configuration Protection command enable (0 = default on unp
                             rogrammed part)
                     166     ;     </h>
                     167     ;   </h>
                     168     ;------------------------------------------------------------------------------
                     169     ;   <h> LPC9xx1 (i.e. LPC91x1, LPC92x1, LPC93x1)
                     170     ;     <i> Configuration bytes for second generation of LPC900 devices
                     171     ;     <h> Flash User Configuration Byte 1 (UCFG1)
                     172     ;         Oscillator Configuration (UCFG1.0 .. UCFG1.2)
                     173     ;       <o0.0..2> FOSC: (UCFG1.0 .. UCFG1.2)
                     174     ;         FOCS Val  Description
                     175     ;         --------  -----------
                     176     ;         <0=>   High frequency crystal or resonator (4MHz .. 20MHz)
                     177     ;         <1=>   Medium frequency crystal or resonator (100kHz .. 4MHz)
                     178     ;         <2=>   Low frequency crystal (20kHz .. 100kHz)
                     179     ;         <3=>   Internal RC oscillator (7.373MHz +/- 2.5 percent)
                     180     ;         <4=>   Watchdog oscillator (400kHz +20/-30 percent)
                     181     ;         <7=>   External clock input on XTAL1
                     182     ;                <i> Oscillator Configuration
                     183     ;
                     184     ;       <o0.3> BOE0: (UCFG1.3) Brownout Detect Configuration 
                     185     ;               <i> Brownout Detect Enable (1 = default on unprogrammed part)
                     186     ;
A51 MACRO ASSEMBLER  START900                                                             11/26/2023 20:25:47 PAGE     4

                     187     ;       <o0.4> WDSE: (UCFG1.4) Watchdog Safety Enable 
                     188     ;               <i> Watchdog Saftey Enable (0 = default on unprogrammed part)
                     189     ;           
                     190     ;       <o0.5> BOE1: (UCFG1.5) Brownout Detect Configuration
                     191     ;               <i> Brownout Detect Enable (1 = default on unprogrammed part)
                     192     ;
                     193     ;       <o0.6> RPE: (UCFG1.6) Reset Pin (P1.5) Enable
                     194     ;              <i> Reset PIN (P1.5) enable (0 = default on unprogrammed part)
                     195     ;        
                     196     ;       <o0.7> WDTE: (UCFG1.7) Watchdog timer reset enable   
                     197     ;               <i> Watchdog timer reset enable (0 = default on unprogrammed part)
                     198     ;     </h>
                     199     ;
                     200     ;     <h> Flash User Configuration Byte 2 (UCFG2)
                     201     ;       <o1.7> CLKDBL: (UCFG2.7) Clock doubler enable   
                     202     ;               <i> Clock doubler enable (0 = default on unprogrammed part)
                     203     ;     </h>
                     204     ;             
                     205     ;     <h> Boot Vector (BOOTVEC)
                     206     ;       <o2> Boot Vector: (BOOTVEC0..4) <0x0-0x1F> 
                     207     ;             <i> points to ISP entry point (default 0x1F on unprogrammed part)
                     208     ;     </h>
                     209     ;
                     210     ;     <h> Boot status (BOOTSTAT)
                     211     ;       <o3.0> BSB: (BOOTSTAT.0) Boot Status bit enable
                     212     ;             <i> Boot Status bit enable (1 = default on unprogrammed part)
                     213     ;       <o3.5> AWP: (BOOTSTAT.5) Active Write Protection bit enable
                     214     ;             <i> Active Write Protection bit enable (0 = default on unprogrammed part)
                     215     ;       <o3.6> CWP: (BOOTSTAT.6) Configuration Write Protect bit enable
                     216     ;             <i> Configuration Write Protect bit enable (0 = default on unprogrammed part)
                     217     ;       <o3.7> DCCP: (BOOTSTAT.7) Disable Clear Configuration Protection command enable
                     218     ;             <i> Disable Clear Configuration Protection command enable (0 = default on unp
                             rogrammed part)
                     219     ;     </h>
                     220     ;   </h>
                     221     ;
                     222     
  0043               223     UCFG1    EQU 0x43
  0000               224     UCFG2    EQU 0x00
  001F               225     BOOTVEC  EQU 0x1F
  0000               226     BOOTSTAT EQU 0x00
                     227     ;
                     228     ;------------------------------------------------------------------------------
                     229     ;
                     230     ;
                     231     ; <h> Flash Security Configuration
                     232     ;  <h> SECO: (SEC0.0 .. SEC0.2)
                     233     ; SEC0 Val  Description
                     234     ; --------  -----------
                     235     ;    <q.0>  Disable reading with MOVC
                     236     ;    <q.1>  Disable program/erase
                     237     ;    <q.2>  Disable IAP/ISP global erase
                     238     ;           <i> Flash Security Configuration sector 0 (c:0x0000 - c:0x03FF)
  0000               239     SEC0 EQU 0  
                     240     ;  </h>
                     241     
                     242     ;  <h> SEC1: (SEC1.0 .. SEC1.2)
                     243     ; SEC1 Bit  Description
                     244     ; --------  -----------
                     245     ;    <q.0>  Disable reading with MOVC
                     246     ;    <q.1>  Disable program/erase
                     247     ;    <q.2>  Disable IAP/ISP global erase
                     248     ;           <i> Flash Security Configuration sector 0 (c:0x0400 - c:0x07FF)
  0000               249     SEC1 EQU 0  
                     250     ;  </h>
                     251     
A51 MACRO ASSEMBLER  START900                                                             11/26/2023 20:25:47 PAGE     5

                     252     ;  <h> SEC2: (SEC2.0 .. SEC2.2)
                     253     ; SEC2 Bit  Description
                     254     ; --------  -----------
                     255     ;    <q.0>  Disable reading with MOVC
                     256     ;    <q.1>  Disable program/erase
                     257     ;    <q.2>  Disable IAP/ISP global erase
                     258     ;           <i> Flash Security Configuration sector 0 (c:0x0800 - c:0x0BFF)
  0000               259     SEC2 EQU 0  
                     260     ;  </h>
                     261     
                     262     ;  <h> SEC3: (SEC3.0 .. SEC3.2)
                     263     ; SEC3 Bit  Description
                     264     ; --------  -----------
                     265     ;    <q.0>  Disable reading with MOVC
                     266     ;    <q.1>  Disable program/erase
                     267     ;    <q.2>  Disable IAP/ISP global erase
                     268     ;           <i> Flash Security Configuration sector 0 (c:0x0C00 - c:0x0FFF)
  0000               269     SEC3 EQU 0 
                     270     ;  </h>
                     271     
                     272     ;  <h> SEC4: (SEC4.0 .. SEC4.2)
                     273     ; SEC4 Bit  Description
                     274     ; --------  -----------
                     275     ;    <q.0>  Disable reading with MOVC
                     276     ;    <q.1>  Disable program/erase
                     277     ;    <q.2>  Disable IAP/ISP global erase
                     278     ;           <i> Flash Security Configuration sector 0 (c:0x1000 - c:0x13FF)
  0000               279     SEC4 EQU 0  
                     280     ;  </h>
                     281     
                     282     ;  <h> SEC5: (SEC5.0 .. SEC5.2)
                     283     ; SEC5 Bit  Description
                     284     ; --------  -----------
                     285     ;    <q.0>  Disable reading with MOVC
                     286     ;    <q.1>  Disable program/erase
                     287     ;    <q.2>  Disable IAP/ISP global erase
                     288     ;           <i> Flash Security Configuration sector 0 (c:0x1400 - c:0x17FF)
  0000               289     SEC5 EQU 0  
                     290     ;  </h>
                     291     
                     292     ;  <h> SEC6: (SEC6.0 .. SEC6.2)
                     293     ; SEC6 Bit  Description
                     294     ; --------  -----------
                     295     ;    <q.0>  Disable reading with MOVC
                     296     ;    <q.1>  Disable program/erase
                     297     ;    <q.2>  Disable IAP/ISP global erase
                     298     ;           <i> Flash Security Configuration sector 0 (c:0x1800 - c:0x1BFF)
  0000               299     SEC6 EQU 0  
                     300     ;  </h>
                     301     
                     302     ;  <h> SEC7: (SEC7.0 .. SEC7.2)
                     303     ; SEC7 Bit  Description
                     304     ; --------  -----------
                     305     ;    <q.0>  Disable reading with MOVC
                     306     ;    <q.1>  Disable program/erase
                     307     ;    <q.2>  Disable IAP/ISP global erase
                     308     ;           <i> Flash Security Configuration sector 0 (c:0x1C00 - c:0x1FFF)
  0000               309     SEC7 EQU 0  
                     310     ;  </h> 
                     311     ; </h> 
                     312     
                     313     ;------------------------------------------------------------------------------
                     314     
                     315     
                     316                     NAME    ?C_STARTUP
                     317     
A51 MACRO ASSEMBLER  START900                                                             11/26/2023 20:25:47 PAGE     6

                     318     
                     319                     ;CSEG    AT      0FFF0H
                     320                     ;DB      UCFG1           ; place UCFG Bytes in hex file
                     321                     ;DB      UCFG2           ; reserved for future use
                     322                     ;DB      BOOTVEC
                     323                     ;DB      BOOTSTAT
                     324                     ;CSEG    AT      0FFF8H                
                     325                     ;DB      SEC0
                     326                     ;DB      SEC1
                     327                     ;DB      SEC2
                     328                     ;DB      SEC3
                     329                     ;DB      SEC4
                     330                     ;DB      SEC5
                     331                     ;DB      SEC6
                     332                     ;DB      SEC7
                     333     
                     334     ?C_C51STARTUP   SEGMENT   CODE
                     335     ?STACK          SEGMENT   IDATA
                     336     
----                 337                     RSEG    ?STACK
0000                 338                     DS      1
                     339     
                     340                     EXTRN CODE (?C_START)
                     341                     PUBLIC  ?C_STARTUP
                     342     
----                 343                     CSEG    AT      0
0000 020000   F      344     ?C_STARTUP:     JMP     STARTUP1
                     345     
----                 346                     RSEG    ?C_C51STARTUP
                     347     
0000                 348     STARTUP1:
                     349     
                     350     IF IDATALEN <> 0
0000 78FF            351                     MOV     R0,#IDATALEN - 1
0002 E4              352                     CLR     A
0003 F6              353     IDATALOOP:      MOV     @R0,A
0004 D8FD            354                     DJNZ    R0,IDATALOOP
                     355     ENDIF
                     356     
                     357     
                     358     IF XDATALEN <> 0
                                             MOV     DPTR,#XDATASTART
                                             MOV     R7,#LOW (XDATALEN)
                               IF (LOW (XDATALEN)) <> 0
                                             MOV     R6,#(HIGH (XDATALEN)) +1
                               ELSE
                                             MOV     R6,#HIGH (XDATALEN)
                               ENDIF
                                             CLR     A
                             XDATALOOP:      MOVX    @DPTR,A
                                             INC     DPTR
                                             DJNZ    R7,XDATALOOP
                                             DJNZ    R6,XDATALOOP
                             ENDIF
                     372     
                     373     
                     374     IF IBPSTACK <> 0
                             EXTRN DATA (?C_IBP)
                             
                                             MOV     ?C_IBP,#LOW IBPSTACKTOP
                             ENDIF
                     379     
                     380     IF XBPSTACK <> 0
                             EXTRN DATA (?C_XBP)
                             
                                             MOV     ?C_XBP,#HIGH XBPSTACKTOP
A51 MACRO ASSEMBLER  START900                                                             11/26/2023 20:25:47 PAGE     7

                                             MOV     ?C_XBP+1,#LOW XBPSTACKTOP
                             ENDIF
                     386     
                     387     IF PBPSTACK <> 0
                             EXTRN DATA (?C_PBP)
                                             MOV     ?C_PBP,#LOW PBPSTACKTOP
                             ENDIF
                     391     
0006 758100   F      392                     MOV     SP,#?STACK-1
0009 020000   F      393                     JMP     ?C_START
                     394     
                     395                     END
                             
                             
                             
A51 MACRO ASSEMBLER  START900                                                             11/26/2023 20:25:47 PAGE     8

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

?C_C51STARTUP. . .  C SEG    000CH       REL=UNIT
?C_START . . . . .  C ADDR   -----       EXT
?C_STARTUP . . . .  C ADDR   0000H   A   
?STACK . . . . . .  I SEG    0001H       REL=UNIT
BOOTSTAT . . . . .  N NUMB   0000H   A   
BOOTVEC. . . . . .  N NUMB   001FH   A   
IBPSTACK . . . . .  N NUMB   0000H   A   
IBPSTACKTOP. . . .  N NUMB   0100H   A   
IDATALEN . . . . .  N NUMB   0100H   A   
IDATALOOP. . . . .  C ADDR   0003H   R   SEG=?C_C51STARTUP
PBPSTACK . . . . .  N NUMB   0000H   A   
PBPSTACKTOP. . . .  N NUMB   0100H   A   
SEC0 . . . . . . .  N NUMB   0000H   A   
SEC1 . . . . . . .  N NUMB   0000H   A   
SEC2 . . . . . . .  N NUMB   0000H   A   
SEC3 . . . . . . .  N NUMB   0000H   A   
SEC4 . . . . . . .  N NUMB   0000H   A   
SEC5 . . . . . . .  N NUMB   0000H   A   
SEC6 . . . . . . .  N NUMB   0000H   A   
SEC7 . . . . . . .  N NUMB   0000H   A   
SP . . . . . . . .  D ADDR   0081H   A   
STARTUP1 . . . . .  C ADDR   0000H   R   SEG=?C_C51STARTUP
UCFG1. . . . . . .  N NUMB   0043H   A   
UCFG2. . . . . . .  N NUMB   0000H   A   
XBPSTACK . . . . .  N NUMB   0000H   A   
XBPSTACKTOP. . . .  N NUMB   0200H   A   
XDATALEN . . . . .  N NUMB   0000H   A   
XDATASTART . . . .  N NUMB   0000H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
