Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 24 11:47:16 2023
| Host         : 2019-nCoV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-20  Warning           Non-clocked latch                                                 12          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (208)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (509)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (208)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: cmdProc1/curState_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cmdProc1/curState_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cmdProc1/curState_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cmdProc1/curState_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cmdProc1/curState_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[0][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[0][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[0][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[0][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[0][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[0][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[0][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[0][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[1][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[1][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[1][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[1][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[1][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[1][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[1][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[2][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[2][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[2][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[2][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[2][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[2][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[2][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[3][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[3][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[3][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[3][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[3][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cmdProc1/reg_ANNN_command_reg[3][7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: tx/FSM_sequential_txState_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: tx/FSM_sequential_txState_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (509)
--------------------------------
 There are 509 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.045        0.000                      0                 1183        0.014        0.000                      0                 1183        4.500        0.000                       0                   515  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           2.046        0.000                      0                 1013        0.256        0.000                      0                 1013        4.500        0.000                       0                   511  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         2.062        0.000                      0                 1013        0.256        0.000                      0                 1013        4.500        0.000                       0                   511  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          2.046        0.000                      0                 1013        0.014        0.000                      0                 1013  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        2.045        0.000                      0                 1013        0.014        0.000                      0                 1013  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_out_clk_wiz_0    clk_out_clk_wiz_0          3.573        0.000                      0                  170        0.505        0.000                      0                  170  
**async_default**    clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          3.573        0.000                      0                  170        0.263        0.000                      0                  170  
**async_default**    clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        3.573        0.000                      0                  170        0.263        0.000                      0                  170  
**async_default**    clk_out_clk_wiz_0_1  clk_out_clk_wiz_0_1        3.590        0.000                      0                  170        0.505        0.000                      0                  170  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.164ns (29.825%)  route 5.092ns (70.175%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.040     2.709    dataConsume1/next_state1
    SLICE_X10Y95         LUT5 (Prop_lut5_I0_O)        0.355     3.064 r  dataConsume1/data_reg[6][7]_i_1/O
                         net (fo=111, routed)         0.868     3.932    dataConsume1/enCount
    SLICE_X14Y86         LUT5 (Prop_lut5_I3_O)        0.328     4.260 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=21, routed)          0.879     5.139    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.150     5.289 r  dataConsume1/dataResults[2][7]_i_1/O
                         net (fo=8, routed)           1.025     6.314    dataConsume1/dataResults[2][7]_i_1_n_0
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.575     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X15Y95         FDCE (Setup_fdce_C_CE)      -0.436     8.360    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.164ns (30.416%)  route 4.951ns (69.584%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.040     2.709    dataConsume1/next_state1
    SLICE_X10Y95         LUT5 (Prop_lut5_I0_O)        0.355     3.064 r  dataConsume1/data_reg[6][7]_i_1/O
                         net (fo=111, routed)         0.868     3.932    dataConsume1/enCount
    SLICE_X14Y86         LUT5 (Prop_lut5_I3_O)        0.328     4.260 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=21, routed)          0.879     5.139    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.150     5.289 r  dataConsume1/dataResults[2][7]_i_1/O
                         net (fo=8, routed)           0.884     6.173    dataConsume1/dataResults[2][7]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  dataConsume1/dataResults_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X15Y94         FDCE                                         r  dataConsume1/dataResults_reg[2][6]/C
                         clock pessimism              0.575     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.436     8.360    dataConsume1/dataResults_reg[2][6]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 3.338ns (43.874%)  route 4.270ns (56.126%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.299     5.550    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X14Y92         LUT5 (Prop_lut5_I3_O)        0.310     5.860 r  dataConsume1/dataResults[1][6]_i_2/O
                         net (fo=1, routed)           0.680     6.540    dataConsume1/dataResults[1][6]_i_2_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.664 r  dataConsume1/dataResults[1][6]_i_1/O
                         net (fo=1, routed)           0.000     6.664    dataConsume1/p_1_in[6]
    SLICE_X14Y92         FDCE                                         r  dataConsume1/dataResults_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.439     8.463    dataConsume1/CLK
    SLICE_X14Y92         FDCE                                         r  dataConsume1/dataResults_reg[1][6]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.242     8.781    
    SLICE_X14Y92         FDCE (Setup_fdce_C_D)        0.077     8.858    dataConsume1/dataResults_reg[1][6]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 3.338ns (45.239%)  route 4.041ns (54.761%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.114     5.365    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y88         LUT5 (Prop_lut5_I3_O)        0.310     5.675 r  dataConsume1/dataResults[0][4]_i_2/O
                         net (fo=1, routed)           0.636     6.310    dataConsume1/dataResults[0][4]_i_2_n_0
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.434 r  dataConsume1/dataResults[0][4]_i_1/O
                         net (fo=1, routed)           0.000     6.434    dataConsume1/dataResults[0][4]_i_1_n_0
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.436     8.460    dataConsume1/CLK
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[0][4]/C
                         clock pessimism              0.561     9.021    
                         clock uncertainty           -0.242     8.778    
    SLICE_X14Y87         FDCE (Setup_fdce_C_D)        0.081     8.859    dataConsume1/dataResults_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 3.541ns (48.299%)  route 3.790ns (51.701%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.089     5.340    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.305     5.645 r  dataConsume1/dataResults[4][6]_i_2/O
                         net (fo=1, routed)           0.410     6.055    dataConsume1/dataResults[4][6]_i_2_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.332     6.387 r  dataConsume1/dataResults[4][6]_i_1/O
                         net (fo=1, routed)           0.000     6.387    dataConsume1/dataResults[4][6]_i_1_n_0
    SLICE_X13Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X13Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][6]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.782    
    SLICE_X13Y95         FDCE (Setup_fdce_C_D)        0.031     8.813    dataConsume1/dataResults_reg[4][6]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 3.338ns (45.748%)  route 3.959ns (54.252%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.235     5.485    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y95         LUT5 (Prop_lut5_I3_O)        0.310     5.795 r  dataConsume1/dataResults[2][3]_i_2/O
                         net (fo=1, routed)           0.433     6.228    dataConsume1/dataResults[2][3]_i_2_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.352 r  dataConsume1/dataResults[2][3]_i_1/O
                         net (fo=1, routed)           0.000     6.352    dataConsume1/dataResults[2][3]_i_1_n_0
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.782    
    SLICE_X15Y95         FDCE (Setup_fdce_C_D)        0.029     8.811    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 3.558ns (48.511%)  route 3.776ns (51.489%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.404     5.511    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.313     5.824 r  dataConsume1/dataResults[3][1]_i_2/O
                         net (fo=1, routed)           0.442     6.266    dataConsume1/dataResults[3][1]_i_2_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.390 r  dataConsume1/dataResults[3][1]_i_1/O
                         net (fo=1, routed)           0.000     6.390    dataConsume1/dataResults[3][1]_i_1_n_0
    SLICE_X14Y93         FDCE                                         r  dataConsume1/dataResults_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X14Y93         FDCE                                         r  dataConsume1/dataResults_reg[3][1]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.782    
    SLICE_X14Y93         FDCE (Setup_fdce_C_D)        0.077     8.859    dataConsume1/dataResults_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 3.558ns (48.858%)  route 3.724ns (51.142%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.220     5.327    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X13Y91         LUT5 (Prop_lut5_I1_O)        0.313     5.640 r  dataConsume1/dataResults[0][2]_i_2/O
                         net (fo=1, routed)           0.574     6.214    dataConsume1/dataResults[0][2]_i_2_n_0
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.338 r  dataConsume1/dataResults[0][2]_i_1/O
                         net (fo=1, routed)           0.000     6.338    dataConsume1/dataResults[0][2]_i_1_n_0
    SLICE_X13Y90         FDCE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.438     8.462    dataConsume1/CLK
    SLICE_X13Y90         FDCE                                         r  dataConsume1/dataResults_reg[0][2]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.029     8.809    dataConsume1/dataResults_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 3.788ns (51.676%)  route 3.542ns (48.324%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.303     5.409    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X14Y94         LUT4 (Prop_lut4_I1_O)        0.339     5.748 r  dataConsume1/dataResults[4][3]_i_2/O
                         net (fo=1, routed)           0.310     6.058    dataConsume1/dataResults[4][3]_i_2_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.328     6.386 r  dataConsume1/dataResults[4][3]_i_1/O
                         net (fo=1, routed)           0.000     6.386    dataConsume1/dataResults[4][3]_i_1_n_0
    SLICE_X14Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X14Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][3]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.782    
    SLICE_X14Y95         FDCE (Setup_fdce_C_D)        0.077     8.859    dataConsume1/dataResults_reg[4][3]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.541ns (48.659%)  route 3.736ns (51.340%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          0.960     5.211    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y89         LUT4 (Prop_lut4_I2_O)        0.305     5.516 r  dataConsume1/dataResults[4][7]_i_4/O
                         net (fo=1, routed)           0.485     6.001    dataConsume1/dataResults[4][7]_i_4_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I3_O)        0.332     6.333 r  dataConsume1/dataResults[4][7]_i_2/O
                         net (fo=1, routed)           0.000     6.333    dataConsume1/dataResults[4][7]_i_2_n_0
    SLICE_X15Y88         FDCE                                         r  dataConsume1/dataResults_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.437     8.461    dataConsume1/CLK
    SLICE_X15Y88         FDCE                                         r  dataConsume1/dataResults_reg[4][7]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.242     8.779    
    SLICE_X15Y88         FDCE (Setup_fdce_C_D)        0.031     8.810    dataConsume1/dataResults_reg[4][7]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  2.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cmdProc1/reg_ANNN_command_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_ANNN_command_reg[1][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.163%)  route 0.219ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X4Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  cmdProc1/reg_ANNN_command_reg[0][6]/Q
                         net (fo=3, routed)           0.219    -0.219    cmdProc1/reg_ANNN_command_reg_n_0_[0][6]
    SLICE_X6Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.854    -0.817    cmdProc1/CLK
    SLICE_X6Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[1][6]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X6Y82          FDPE (Hold_fdpe_C_D)         0.090    -0.475    cmdProc1/reg_ANNN_command_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.579    -0.585    rx/clk_out
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  rx/bitTmr_reg[8]/Q
                         net (fo=5, routed)           0.185    -0.259    rx/bitTmr_reg_n_0_[8]
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.042    -0.217 r  rx/bitTmr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    rx/bitTmr[8]
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.846    -0.824    rx/clk_out
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/C
                         clock pessimism              0.239    -0.585    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.105    -0.480    rx/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.565    -0.599    dataGen1/CLK
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.175    -0.260    dataGen1/index_reg_n_0_[3]
    SLICE_X14Y99         LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  dataGen1/index[3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.215    dataGen1/index[3]
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.834    -0.836    dataGen1/CLK
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.120    -0.479    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.541%)  route 0.213ns (56.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X14Y94         FDCE                                         r  dataConsume1/dataResults_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  dataConsume1/dataResults_reg[5][3]/Q
                         net (fo=1, routed)           0.213    -0.223    cmdProc1/tmp_data_result_reg[5][7]_0[3]
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.833    -0.837    cmdProc1/CLK
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][3]/C
                         clock pessimism              0.273    -0.564    
    SLICE_X11Y94         FDCE (Hold_fdce_C_D)         0.075    -0.489    cmdProc1/tmp_data_result_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y90         FDCE                                         r  dataConsume1/dataResults_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  dataConsume1/dataResults_reg[5][2]/Q
                         net (fo=1, routed)           0.172    -0.265    cmdProc1/tmp_data_result_reg[5][7]_0[2]
    SLICE_X14Y91         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.832    -0.838    cmdProc1/CLK
    SLICE_X14Y91         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X14Y91         FDCE (Hold_fdce_C_D)         0.053    -0.532    cmdProc1/tmp_data_result_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_max_Index_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.381%)  route 0.174ns (57.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.589    -0.575    dataConsume1/CLK
    SLICE_X1Y86          FDCE                                         r  dataConsume1/maxIndex_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.128    -0.447 r  dataConsume1/maxIndex_reg[2][0]/Q
                         net (fo=1, routed)           0.174    -0.273    cmdProc1/tmp_max_Index_reg[2][2]_0[0]
    SLICE_X1Y87          FDCE                                         r  cmdProc1/tmp_max_Index_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.859    -0.811    cmdProc1/CLK
    SLICE_X1Y87          FDCE                                         r  cmdProc1/tmp_max_Index_reg[2][0]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.017    -0.542    cmdProc1/tmp_max_Index_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dataConsume1/index_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.560    -0.604    dataConsume1/CLK
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  dataConsume1/index_reg[8]/Q
                         net (fo=7, routed)           0.193    -0.270    dataConsume1/index_reg[8]
    SLICE_X9Y84          LUT4 (Prop_lut4_I0_O)        0.042    -0.228 r  dataConsume1/index[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    dataConsume1/p_0_in[8]
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.827    -0.843    dataConsume1/CLK
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.105    -0.499    dataConsume1/index_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.578    -0.586    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rx/bitTmr_reg[6]/Q
                         net (fo=7, routed)           0.197    -0.248    rx/bitTmr_reg_n_0_[6]
    SLICE_X4Y75          LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  rx/bitTmr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    rx/bitTmr[6]
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.845    -0.825    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C
                         clock pessimism              0.239    -0.586    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.105    -0.481    rx/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_max_Index_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.157%)  route 0.219ns (60.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.589    -0.575    dataConsume1/CLK
    SLICE_X0Y84          FDCE                                         r  dataConsume1/maxIndex_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  dataConsume1/maxIndex_reg[1][0]/Q
                         net (fo=1, routed)           0.219    -0.215    cmdProc1/tmp_max_Index_reg[1][3]_0[0]
    SLICE_X3Y88          FDCE                                         r  cmdProc1/tmp_max_Index_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X3Y88          FDCE                                         r  cmdProc1/tmp_max_Index_reg[1][0]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.066    -0.491    cmdProc1/tmp_max_Index_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[6][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.592%)  route 0.163ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.561    -0.603    dataConsume1/CLK
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.455 r  dataConsume1/dataResults_reg[6][5]/Q
                         net (fo=1, routed)           0.163    -0.292    cmdProc1/tmp_data_result_reg[6][7]_0[5]
    SLICE_X13Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.829    -0.841    cmdProc1/CLK
    SLICE_X13Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][5]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X13Y87         FDCE (Hold_fdce_C_D)         0.018    -0.570    cmdProc1/tmp_data_result_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y94      cmdProc1/curState_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y95      cmdProc1/line_counter_add.count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y97      cmdProc1/line_counter_add.count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y97      cmdProc1/line_counter_add.count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.164ns (29.825%)  route 5.092ns (70.175%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.040     2.709    dataConsume1/next_state1
    SLICE_X10Y95         LUT5 (Prop_lut5_I0_O)        0.355     3.064 r  dataConsume1/data_reg[6][7]_i_1/O
                         net (fo=111, routed)         0.868     3.932    dataConsume1/enCount
    SLICE_X14Y86         LUT5 (Prop_lut5_I3_O)        0.328     4.260 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=21, routed)          0.879     5.139    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.150     5.289 r  dataConsume1/dataResults[2][7]_i_1/O
                         net (fo=8, routed)           1.025     6.314    dataConsume1/dataResults[2][7]_i_1_n_0
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.575     9.038    
                         clock uncertainty           -0.226     8.813    
    SLICE_X15Y95         FDCE (Setup_fdce_C_CE)      -0.436     8.377    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.164ns (30.416%)  route 4.951ns (69.584%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.040     2.709    dataConsume1/next_state1
    SLICE_X10Y95         LUT5 (Prop_lut5_I0_O)        0.355     3.064 r  dataConsume1/data_reg[6][7]_i_1/O
                         net (fo=111, routed)         0.868     3.932    dataConsume1/enCount
    SLICE_X14Y86         LUT5 (Prop_lut5_I3_O)        0.328     4.260 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=21, routed)          0.879     5.139    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.150     5.289 r  dataConsume1/dataResults[2][7]_i_1/O
                         net (fo=8, routed)           0.884     6.173    dataConsume1/dataResults[2][7]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  dataConsume1/dataResults_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X15Y94         FDCE                                         r  dataConsume1/dataResults_reg[2][6]/C
                         clock pessimism              0.575     9.038    
                         clock uncertainty           -0.226     8.813    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.436     8.377    dataConsume1/dataResults_reg[2][6]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 3.338ns (43.874%)  route 4.270ns (56.126%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.299     5.550    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X14Y92         LUT5 (Prop_lut5_I3_O)        0.310     5.860 r  dataConsume1/dataResults[1][6]_i_2/O
                         net (fo=1, routed)           0.680     6.540    dataConsume1/dataResults[1][6]_i_2_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.664 r  dataConsume1/dataResults[1][6]_i_1/O
                         net (fo=1, routed)           0.000     6.664    dataConsume1/p_1_in[6]
    SLICE_X14Y92         FDCE                                         r  dataConsume1/dataResults_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.439     8.462    dataConsume1/CLK
    SLICE_X14Y92         FDCE                                         r  dataConsume1/dataResults_reg[1][6]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.226     8.798    
    SLICE_X14Y92         FDCE (Setup_fdce_C_D)        0.077     8.875    dataConsume1/dataResults_reg[1][6]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 3.338ns (45.239%)  route 4.041ns (54.761%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.114     5.365    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y88         LUT5 (Prop_lut5_I3_O)        0.310     5.675 r  dataConsume1/dataResults[0][4]_i_2/O
                         net (fo=1, routed)           0.636     6.310    dataConsume1/dataResults[0][4]_i_2_n_0
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.434 r  dataConsume1/dataResults[0][4]_i_1/O
                         net (fo=1, routed)           0.000     6.434    dataConsume1/dataResults[0][4]_i_1_n_0
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.436     8.459    dataConsume1/CLK
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[0][4]/C
                         clock pessimism              0.561     9.020    
                         clock uncertainty           -0.226     8.795    
    SLICE_X14Y87         FDCE (Setup_fdce_C_D)        0.081     8.876    dataConsume1/dataResults_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.443ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 3.541ns (48.299%)  route 3.790ns (51.701%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.089     5.340    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.305     5.645 r  dataConsume1/dataResults[4][6]_i_2/O
                         net (fo=1, routed)           0.410     6.055    dataConsume1/dataResults[4][6]_i_2_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.332     6.387 r  dataConsume1/dataResults[4][6]_i_1/O
                         net (fo=1, routed)           0.000     6.387    dataConsume1/dataResults[4][6]_i_1_n_0
    SLICE_X13Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X13Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][6]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.226     8.799    
    SLICE_X13Y95         FDCE (Setup_fdce_C_D)        0.031     8.830    dataConsume1/dataResults_reg[4][6]
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  2.443    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 3.338ns (45.748%)  route 3.959ns (54.252%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.235     5.485    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y95         LUT5 (Prop_lut5_I3_O)        0.310     5.795 r  dataConsume1/dataResults[2][3]_i_2/O
                         net (fo=1, routed)           0.433     6.228    dataConsume1/dataResults[2][3]_i_2_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.352 r  dataConsume1/dataResults[2][3]_i_1/O
                         net (fo=1, routed)           0.000     6.352    dataConsume1/dataResults[2][3]_i_1_n_0
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.226     8.799    
    SLICE_X15Y95         FDCE (Setup_fdce_C_D)        0.029     8.828    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 3.558ns (48.511%)  route 3.776ns (51.489%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.404     5.511    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.313     5.824 r  dataConsume1/dataResults[3][1]_i_2/O
                         net (fo=1, routed)           0.442     6.266    dataConsume1/dataResults[3][1]_i_2_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.390 r  dataConsume1/dataResults[3][1]_i_1/O
                         net (fo=1, routed)           0.000     6.390    dataConsume1/dataResults[3][1]_i_1_n_0
    SLICE_X14Y93         FDCE                                         r  dataConsume1/dataResults_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X14Y93         FDCE                                         r  dataConsume1/dataResults_reg[3][1]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.226     8.799    
    SLICE_X14Y93         FDCE (Setup_fdce_C_D)        0.077     8.876    dataConsume1/dataResults_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 3.558ns (48.858%)  route 3.724ns (51.142%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.220     5.327    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X13Y91         LUT5 (Prop_lut5_I1_O)        0.313     5.640 r  dataConsume1/dataResults[0][2]_i_2/O
                         net (fo=1, routed)           0.574     6.214    dataConsume1/dataResults[0][2]_i_2_n_0
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.338 r  dataConsume1/dataResults[0][2]_i_1/O
                         net (fo=1, routed)           0.000     6.338    dataConsume1/dataResults[0][2]_i_1_n_0
    SLICE_X13Y90         FDCE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.438     8.461    dataConsume1/CLK
    SLICE_X13Y90         FDCE                                         r  dataConsume1/dataResults_reg[0][2]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.226     8.797    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.029     8.826    dataConsume1/dataResults_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 3.788ns (51.676%)  route 3.542ns (48.324%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.303     5.409    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X14Y94         LUT4 (Prop_lut4_I1_O)        0.339     5.748 r  dataConsume1/dataResults[4][3]_i_2/O
                         net (fo=1, routed)           0.310     6.058    dataConsume1/dataResults[4][3]_i_2_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.328     6.386 r  dataConsume1/dataResults[4][3]_i_1/O
                         net (fo=1, routed)           0.000     6.386    dataConsume1/dataResults[4][3]_i_1_n_0
    SLICE_X14Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X14Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][3]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.226     8.799    
    SLICE_X14Y95         FDCE (Setup_fdce_C_D)        0.077     8.876    dataConsume1/dataResults_reg[4][3]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.541ns (48.659%)  route 3.736ns (51.340%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          0.960     5.211    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y89         LUT4 (Prop_lut4_I2_O)        0.305     5.516 r  dataConsume1/dataResults[4][7]_i_4/O
                         net (fo=1, routed)           0.485     6.001    dataConsume1/dataResults[4][7]_i_4_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I3_O)        0.332     6.333 r  dataConsume1/dataResults[4][7]_i_2/O
                         net (fo=1, routed)           0.000     6.333    dataConsume1/dataResults[4][7]_i_2_n_0
    SLICE_X15Y88         FDCE                                         r  dataConsume1/dataResults_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.437     8.460    dataConsume1/CLK
    SLICE_X15Y88         FDCE                                         r  dataConsume1/dataResults_reg[4][7]/C
                         clock pessimism              0.561     9.021    
                         clock uncertainty           -0.226     8.796    
    SLICE_X15Y88         FDCE (Setup_fdce_C_D)        0.031     8.827    dataConsume1/dataResults_reg[4][7]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  2.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cmdProc1/reg_ANNN_command_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_ANNN_command_reg[1][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.163%)  route 0.219ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X4Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  cmdProc1/reg_ANNN_command_reg[0][6]/Q
                         net (fo=3, routed)           0.219    -0.219    cmdProc1/reg_ANNN_command_reg_n_0_[0][6]
    SLICE_X6Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.854    -0.817    cmdProc1/CLK
    SLICE_X6Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[1][6]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X6Y82          FDPE (Hold_fdpe_C_D)         0.090    -0.475    cmdProc1/reg_ANNN_command_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.579    -0.585    rx/clk_out
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  rx/bitTmr_reg[8]/Q
                         net (fo=5, routed)           0.185    -0.259    rx/bitTmr_reg_n_0_[8]
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.042    -0.217 r  rx/bitTmr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    rx/bitTmr[8]
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.846    -0.824    rx/clk_out
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/C
                         clock pessimism              0.239    -0.585    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.105    -0.480    rx/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.565    -0.599    dataGen1/CLK
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.175    -0.260    dataGen1/index_reg_n_0_[3]
    SLICE_X14Y99         LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  dataGen1/index[3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.215    dataGen1/index[3]
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.834    -0.836    dataGen1/CLK
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.120    -0.479    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.541%)  route 0.213ns (56.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X14Y94         FDCE                                         r  dataConsume1/dataResults_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  dataConsume1/dataResults_reg[5][3]/Q
                         net (fo=1, routed)           0.213    -0.223    cmdProc1/tmp_data_result_reg[5][7]_0[3]
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.833    -0.837    cmdProc1/CLK
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][3]/C
                         clock pessimism              0.273    -0.564    
    SLICE_X11Y94         FDCE (Hold_fdce_C_D)         0.075    -0.489    cmdProc1/tmp_data_result_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y90         FDCE                                         r  dataConsume1/dataResults_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  dataConsume1/dataResults_reg[5][2]/Q
                         net (fo=1, routed)           0.172    -0.265    cmdProc1/tmp_data_result_reg[5][7]_0[2]
    SLICE_X14Y91         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.832    -0.838    cmdProc1/CLK
    SLICE_X14Y91         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X14Y91         FDCE (Hold_fdce_C_D)         0.053    -0.532    cmdProc1/tmp_data_result_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_max_Index_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.381%)  route 0.174ns (57.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.589    -0.575    dataConsume1/CLK
    SLICE_X1Y86          FDCE                                         r  dataConsume1/maxIndex_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.128    -0.447 r  dataConsume1/maxIndex_reg[2][0]/Q
                         net (fo=1, routed)           0.174    -0.273    cmdProc1/tmp_max_Index_reg[2][2]_0[0]
    SLICE_X1Y87          FDCE                                         r  cmdProc1/tmp_max_Index_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.859    -0.811    cmdProc1/CLK
    SLICE_X1Y87          FDCE                                         r  cmdProc1/tmp_max_Index_reg[2][0]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.017    -0.542    cmdProc1/tmp_max_Index_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dataConsume1/index_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.560    -0.604    dataConsume1/CLK
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  dataConsume1/index_reg[8]/Q
                         net (fo=7, routed)           0.193    -0.270    dataConsume1/index_reg[8]
    SLICE_X9Y84          LUT4 (Prop_lut4_I0_O)        0.042    -0.228 r  dataConsume1/index[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    dataConsume1/p_0_in[8]
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.827    -0.843    dataConsume1/CLK
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.105    -0.499    dataConsume1/index_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.578    -0.586    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rx/bitTmr_reg[6]/Q
                         net (fo=7, routed)           0.197    -0.248    rx/bitTmr_reg_n_0_[6]
    SLICE_X4Y75          LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  rx/bitTmr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    rx/bitTmr[6]
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.845    -0.825    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C
                         clock pessimism              0.239    -0.586    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.105    -0.481    rx/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_max_Index_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.157%)  route 0.219ns (60.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.589    -0.575    dataConsume1/CLK
    SLICE_X0Y84          FDCE                                         r  dataConsume1/maxIndex_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  dataConsume1/maxIndex_reg[1][0]/Q
                         net (fo=1, routed)           0.219    -0.215    cmdProc1/tmp_max_Index_reg[1][3]_0[0]
    SLICE_X3Y88          FDCE                                         r  cmdProc1/tmp_max_Index_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X3Y88          FDCE                                         r  cmdProc1/tmp_max_Index_reg[1][0]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.066    -0.491    cmdProc1/tmp_max_Index_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[6][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.592%)  route 0.163ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.561    -0.603    dataConsume1/CLK
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.455 r  dataConsume1/dataResults_reg[6][5]/Q
                         net (fo=1, routed)           0.163    -0.292    cmdProc1/tmp_data_result_reg[6][7]_0[5]
    SLICE_X13Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.829    -0.841    cmdProc1/CLK
    SLICE_X13Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][5]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X13Y87         FDCE (Hold_fdce_C_D)         0.018    -0.570    cmdProc1/tmp_data_result_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y94      cmdProc1/curState_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y95      cmdProc1/line_counter_add.count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y97      cmdProc1/line_counter_add.count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y97      cmdProc1/line_counter_add.count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y89      cmdProc1/curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y93      cmdProc1/curState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      cmdProc1/curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y94      cmdProc1/curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.164ns (29.825%)  route 5.092ns (70.175%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.040     2.709    dataConsume1/next_state1
    SLICE_X10Y95         LUT5 (Prop_lut5_I0_O)        0.355     3.064 r  dataConsume1/data_reg[6][7]_i_1/O
                         net (fo=111, routed)         0.868     3.932    dataConsume1/enCount
    SLICE_X14Y86         LUT5 (Prop_lut5_I3_O)        0.328     4.260 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=21, routed)          0.879     5.139    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.150     5.289 r  dataConsume1/dataResults[2][7]_i_1/O
                         net (fo=8, routed)           1.025     6.314    dataConsume1/dataResults[2][7]_i_1_n_0
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.575     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X15Y95         FDCE (Setup_fdce_C_CE)      -0.436     8.360    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.164ns (30.416%)  route 4.951ns (69.584%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.040     2.709    dataConsume1/next_state1
    SLICE_X10Y95         LUT5 (Prop_lut5_I0_O)        0.355     3.064 r  dataConsume1/data_reg[6][7]_i_1/O
                         net (fo=111, routed)         0.868     3.932    dataConsume1/enCount
    SLICE_X14Y86         LUT5 (Prop_lut5_I3_O)        0.328     4.260 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=21, routed)          0.879     5.139    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.150     5.289 r  dataConsume1/dataResults[2][7]_i_1/O
                         net (fo=8, routed)           0.884     6.173    dataConsume1/dataResults[2][7]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  dataConsume1/dataResults_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X15Y94         FDCE                                         r  dataConsume1/dataResults_reg[2][6]/C
                         clock pessimism              0.575     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.436     8.360    dataConsume1/dataResults_reg[2][6]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 3.338ns (43.874%)  route 4.270ns (56.126%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.299     5.550    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X14Y92         LUT5 (Prop_lut5_I3_O)        0.310     5.860 r  dataConsume1/dataResults[1][6]_i_2/O
                         net (fo=1, routed)           0.680     6.540    dataConsume1/dataResults[1][6]_i_2_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.664 r  dataConsume1/dataResults[1][6]_i_1/O
                         net (fo=1, routed)           0.000     6.664    dataConsume1/p_1_in[6]
    SLICE_X14Y92         FDCE                                         r  dataConsume1/dataResults_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.439     8.463    dataConsume1/CLK
    SLICE_X14Y92         FDCE                                         r  dataConsume1/dataResults_reg[1][6]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.242     8.781    
    SLICE_X14Y92         FDCE (Setup_fdce_C_D)        0.077     8.858    dataConsume1/dataResults_reg[1][6]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 3.338ns (45.239%)  route 4.041ns (54.761%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.114     5.365    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y88         LUT5 (Prop_lut5_I3_O)        0.310     5.675 r  dataConsume1/dataResults[0][4]_i_2/O
                         net (fo=1, routed)           0.636     6.310    dataConsume1/dataResults[0][4]_i_2_n_0
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.434 r  dataConsume1/dataResults[0][4]_i_1/O
                         net (fo=1, routed)           0.000     6.434    dataConsume1/dataResults[0][4]_i_1_n_0
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.436     8.460    dataConsume1/CLK
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[0][4]/C
                         clock pessimism              0.561     9.021    
                         clock uncertainty           -0.242     8.778    
    SLICE_X14Y87         FDCE (Setup_fdce_C_D)        0.081     8.859    dataConsume1/dataResults_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 3.541ns (48.299%)  route 3.790ns (51.701%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.089     5.340    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.305     5.645 r  dataConsume1/dataResults[4][6]_i_2/O
                         net (fo=1, routed)           0.410     6.055    dataConsume1/dataResults[4][6]_i_2_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.332     6.387 r  dataConsume1/dataResults[4][6]_i_1/O
                         net (fo=1, routed)           0.000     6.387    dataConsume1/dataResults[4][6]_i_1_n_0
    SLICE_X13Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X13Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][6]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.782    
    SLICE_X13Y95         FDCE (Setup_fdce_C_D)        0.031     8.813    dataConsume1/dataResults_reg[4][6]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 3.338ns (45.748%)  route 3.959ns (54.252%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.235     5.485    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y95         LUT5 (Prop_lut5_I3_O)        0.310     5.795 r  dataConsume1/dataResults[2][3]_i_2/O
                         net (fo=1, routed)           0.433     6.228    dataConsume1/dataResults[2][3]_i_2_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.352 r  dataConsume1/dataResults[2][3]_i_1/O
                         net (fo=1, routed)           0.000     6.352    dataConsume1/dataResults[2][3]_i_1_n_0
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.782    
    SLICE_X15Y95         FDCE (Setup_fdce_C_D)        0.029     8.811    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 3.558ns (48.511%)  route 3.776ns (51.489%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.404     5.511    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.313     5.824 r  dataConsume1/dataResults[3][1]_i_2/O
                         net (fo=1, routed)           0.442     6.266    dataConsume1/dataResults[3][1]_i_2_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.390 r  dataConsume1/dataResults[3][1]_i_1/O
                         net (fo=1, routed)           0.000     6.390    dataConsume1/dataResults[3][1]_i_1_n_0
    SLICE_X14Y93         FDCE                                         r  dataConsume1/dataResults_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X14Y93         FDCE                                         r  dataConsume1/dataResults_reg[3][1]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.782    
    SLICE_X14Y93         FDCE (Setup_fdce_C_D)        0.077     8.859    dataConsume1/dataResults_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 3.558ns (48.858%)  route 3.724ns (51.142%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.220     5.327    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X13Y91         LUT5 (Prop_lut5_I1_O)        0.313     5.640 r  dataConsume1/dataResults[0][2]_i_2/O
                         net (fo=1, routed)           0.574     6.214    dataConsume1/dataResults[0][2]_i_2_n_0
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.338 r  dataConsume1/dataResults[0][2]_i_1/O
                         net (fo=1, routed)           0.000     6.338    dataConsume1/dataResults[0][2]_i_1_n_0
    SLICE_X13Y90         FDCE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.438     8.462    dataConsume1/CLK
    SLICE_X13Y90         FDCE                                         r  dataConsume1/dataResults_reg[0][2]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.780    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.029     8.809    dataConsume1/dataResults_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 3.788ns (51.676%)  route 3.542ns (48.324%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.303     5.409    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X14Y94         LUT4 (Prop_lut4_I1_O)        0.339     5.748 r  dataConsume1/dataResults[4][3]_i_2/O
                         net (fo=1, routed)           0.310     6.058    dataConsume1/dataResults[4][3]_i_2_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.328     6.386 r  dataConsume1/dataResults[4][3]_i_1/O
                         net (fo=1, routed)           0.000     6.386    dataConsume1/dataResults[4][3]_i_1_n_0
    SLICE_X14Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X14Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][3]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.782    
    SLICE_X14Y95         FDCE (Setup_fdce_C_D)        0.077     8.859    dataConsume1/dataResults_reg[4][3]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.541ns (48.659%)  route 3.736ns (51.340%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          0.960     5.211    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y89         LUT4 (Prop_lut4_I2_O)        0.305     5.516 r  dataConsume1/dataResults[4][7]_i_4/O
                         net (fo=1, routed)           0.485     6.001    dataConsume1/dataResults[4][7]_i_4_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I3_O)        0.332     6.333 r  dataConsume1/dataResults[4][7]_i_2/O
                         net (fo=1, routed)           0.000     6.333    dataConsume1/dataResults[4][7]_i_2_n_0
    SLICE_X15Y88         FDCE                                         r  dataConsume1/dataResults_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.437     8.461    dataConsume1/CLK
    SLICE_X15Y88         FDCE                                         r  dataConsume1/dataResults_reg[4][7]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.242     8.779    
    SLICE_X15Y88         FDCE (Setup_fdce_C_D)        0.031     8.810    dataConsume1/dataResults_reg[4][7]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  2.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 cmdProc1/reg_ANNN_command_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_ANNN_command_reg[1][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.163%)  route 0.219ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X4Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  cmdProc1/reg_ANNN_command_reg[0][6]/Q
                         net (fo=3, routed)           0.219    -0.219    cmdProc1/reg_ANNN_command_reg_n_0_[0][6]
    SLICE_X6Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.854    -0.817    cmdProc1/CLK
    SLICE_X6Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[1][6]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.242    -0.322    
    SLICE_X6Y82          FDPE (Hold_fdpe_C_D)         0.090    -0.232    cmdProc1/reg_ANNN_command_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.579    -0.585    rx/clk_out
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  rx/bitTmr_reg[8]/Q
                         net (fo=5, routed)           0.185    -0.259    rx/bitTmr_reg_n_0_[8]
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.042    -0.217 r  rx/bitTmr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    rx/bitTmr[8]
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.846    -0.824    rx/clk_out
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/C
                         clock pessimism              0.239    -0.585    
                         clock uncertainty            0.242    -0.342    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.105    -0.237    rx/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.565    -0.599    dataGen1/CLK
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.175    -0.260    dataGen1/index_reg_n_0_[3]
    SLICE_X14Y99         LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  dataGen1/index[3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.215    dataGen1/index[3]
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.834    -0.836    dataGen1/CLK
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.120    -0.236    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.541%)  route 0.213ns (56.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X14Y94         FDCE                                         r  dataConsume1/dataResults_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  dataConsume1/dataResults_reg[5][3]/Q
                         net (fo=1, routed)           0.213    -0.223    cmdProc1/tmp_data_result_reg[5][7]_0[3]
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.833    -0.837    cmdProc1/CLK
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][3]/C
                         clock pessimism              0.273    -0.564    
                         clock uncertainty            0.242    -0.321    
    SLICE_X11Y94         FDCE (Hold_fdce_C_D)         0.075    -0.246    cmdProc1/tmp_data_result_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y90         FDCE                                         r  dataConsume1/dataResults_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  dataConsume1/dataResults_reg[5][2]/Q
                         net (fo=1, routed)           0.172    -0.265    cmdProc1/tmp_data_result_reg[5][7]_0[2]
    SLICE_X14Y91         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.832    -0.838    cmdProc1/CLK
    SLICE_X14Y91         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.242    -0.342    
    SLICE_X14Y91         FDCE (Hold_fdce_C_D)         0.053    -0.289    cmdProc1/tmp_data_result_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_max_Index_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.381%)  route 0.174ns (57.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.589    -0.575    dataConsume1/CLK
    SLICE_X1Y86          FDCE                                         r  dataConsume1/maxIndex_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.128    -0.447 r  dataConsume1/maxIndex_reg[2][0]/Q
                         net (fo=1, routed)           0.174    -0.273    cmdProc1/tmp_max_Index_reg[2][2]_0[0]
    SLICE_X1Y87          FDCE                                         r  cmdProc1/tmp_max_Index_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.859    -0.811    cmdProc1/CLK
    SLICE_X1Y87          FDCE                                         r  cmdProc1/tmp_max_Index_reg[2][0]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.017    -0.299    cmdProc1/tmp_max_Index_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dataConsume1/index_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.560    -0.604    dataConsume1/CLK
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  dataConsume1/index_reg[8]/Q
                         net (fo=7, routed)           0.193    -0.270    dataConsume1/index_reg[8]
    SLICE_X9Y84          LUT4 (Prop_lut4_I0_O)        0.042    -0.228 r  dataConsume1/index[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    dataConsume1/p_0_in[8]
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.827    -0.843    dataConsume1/CLK
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.105    -0.256    dataConsume1/index_reg[8]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.578    -0.586    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rx/bitTmr_reg[6]/Q
                         net (fo=7, routed)           0.197    -0.248    rx/bitTmr_reg_n_0_[6]
    SLICE_X4Y75          LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  rx/bitTmr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    rx/bitTmr[6]
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.845    -0.825    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C
                         clock pessimism              0.239    -0.586    
                         clock uncertainty            0.242    -0.343    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.105    -0.238    rx/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_max_Index_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.157%)  route 0.219ns (60.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.589    -0.575    dataConsume1/CLK
    SLICE_X0Y84          FDCE                                         r  dataConsume1/maxIndex_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  dataConsume1/maxIndex_reg[1][0]/Q
                         net (fo=1, routed)           0.219    -0.215    cmdProc1/tmp_max_Index_reg[1][3]_0[0]
    SLICE_X3Y88          FDCE                                         r  cmdProc1/tmp_max_Index_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X3Y88          FDCE                                         r  cmdProc1/tmp_max_Index_reg[1][0]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.066    -0.248    cmdProc1/tmp_max_Index_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[6][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.592%)  route 0.163ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.561    -0.603    dataConsume1/CLK
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.455 r  dataConsume1/dataResults_reg[6][5]/Q
                         net (fo=1, routed)           0.163    -0.292    cmdProc1/tmp_data_result_reg[6][7]_0[5]
    SLICE_X13Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.829    -0.841    cmdProc1/CLK
    SLICE_X13Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][5]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.242    -0.345    
    SLICE_X13Y87         FDCE (Hold_fdce_C_D)         0.018    -0.327    cmdProc1/tmp_data_result_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.164ns (29.825%)  route 5.092ns (70.175%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.040     2.709    dataConsume1/next_state1
    SLICE_X10Y95         LUT5 (Prop_lut5_I0_O)        0.355     3.064 r  dataConsume1/data_reg[6][7]_i_1/O
                         net (fo=111, routed)         0.868     3.932    dataConsume1/enCount
    SLICE_X14Y86         LUT5 (Prop_lut5_I3_O)        0.328     4.260 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=21, routed)          0.879     5.139    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.150     5.289 r  dataConsume1/dataResults[2][7]_i_1/O
                         net (fo=8, routed)           1.025     6.314    dataConsume1/dataResults[2][7]_i_1_n_0
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.575     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X15Y95         FDCE (Setup_fdce_C_CE)      -0.436     8.360    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.164ns (30.416%)  route 4.951ns (69.584%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.040     2.709    dataConsume1/next_state1
    SLICE_X10Y95         LUT5 (Prop_lut5_I0_O)        0.355     3.064 r  dataConsume1/data_reg[6][7]_i_1/O
                         net (fo=111, routed)         0.868     3.932    dataConsume1/enCount
    SLICE_X14Y86         LUT5 (Prop_lut5_I3_O)        0.328     4.260 r  dataConsume1/dataResults[0][7]_i_1/O
                         net (fo=21, routed)          0.879     5.139    dataConsume1/dataResults[0][7]_i_1_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I0_O)        0.150     5.289 r  dataConsume1/dataResults[2][7]_i_1/O
                         net (fo=8, routed)           0.884     6.173    dataConsume1/dataResults[2][7]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  dataConsume1/dataResults_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X15Y94         FDCE                                         r  dataConsume1/dataResults_reg[2][6]/C
                         clock pessimism              0.575     9.038    
                         clock uncertainty           -0.242     8.796    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.436     8.360    dataConsume1/dataResults_reg[2][6]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 3.338ns (43.874%)  route 4.270ns (56.126%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.299     5.550    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X14Y92         LUT5 (Prop_lut5_I3_O)        0.310     5.860 r  dataConsume1/dataResults[1][6]_i_2/O
                         net (fo=1, routed)           0.680     6.540    dataConsume1/dataResults[1][6]_i_2_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.664 r  dataConsume1/dataResults[1][6]_i_1/O
                         net (fo=1, routed)           0.000     6.664    dataConsume1/p_1_in[6]
    SLICE_X14Y92         FDCE                                         r  dataConsume1/dataResults_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.439     8.462    dataConsume1/CLK
    SLICE_X14Y92         FDCE                                         r  dataConsume1/dataResults_reg[1][6]/C
                         clock pessimism              0.561     9.023    
                         clock uncertainty           -0.242     8.781    
    SLICE_X14Y92         FDCE (Setup_fdce_C_D)        0.077     8.858    dataConsume1/dataResults_reg[1][6]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 3.338ns (45.239%)  route 4.041ns (54.761%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.114     5.365    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y88         LUT5 (Prop_lut5_I3_O)        0.310     5.675 r  dataConsume1/dataResults[0][4]_i_2/O
                         net (fo=1, routed)           0.636     6.310    dataConsume1/dataResults[0][4]_i_2_n_0
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.124     6.434 r  dataConsume1/dataResults[0][4]_i_1/O
                         net (fo=1, routed)           0.000     6.434    dataConsume1/dataResults[0][4]_i_1_n_0
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.436     8.459    dataConsume1/CLK
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[0][4]/C
                         clock pessimism              0.561     9.020    
                         clock uncertainty           -0.242     8.778    
    SLICE_X14Y87         FDCE (Setup_fdce_C_D)        0.081     8.859    dataConsume1/dataResults_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 3.541ns (48.299%)  route 3.790ns (51.701%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.089     5.340    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X13Y93         LUT4 (Prop_lut4_I2_O)        0.305     5.645 r  dataConsume1/dataResults[4][6]_i_2/O
                         net (fo=1, routed)           0.410     6.055    dataConsume1/dataResults[4][6]_i_2_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I3_O)        0.332     6.387 r  dataConsume1/dataResults[4][6]_i_1/O
                         net (fo=1, routed)           0.000     6.387    dataConsume1/dataResults[4][6]_i_1_n_0
    SLICE_X13Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X13Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][6]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.242     8.782    
    SLICE_X13Y95         FDCE (Setup_fdce_C_D)        0.031     8.813    dataConsume1/dataResults_reg[4][6]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 3.338ns (45.748%)  route 3.959ns (54.252%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          1.235     5.485    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y95         LUT5 (Prop_lut5_I3_O)        0.310     5.795 r  dataConsume1/dataResults[2][3]_i_2/O
                         net (fo=1, routed)           0.433     6.228    dataConsume1/dataResults[2][3]_i_2_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.352 r  dataConsume1/dataResults[2][3]_i_1/O
                         net (fo=1, routed)           0.000     6.352    dataConsume1/dataResults[2][3]_i_1_n_0
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X15Y95         FDCE                                         r  dataConsume1/dataResults_reg[2][3]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.242     8.782    
    SLICE_X15Y95         FDCE (Setup_fdce_C_D)        0.029     8.811    dataConsume1/dataResults_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 3.558ns (48.511%)  route 3.776ns (51.489%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.404     5.511    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.313     5.824 r  dataConsume1/dataResults[3][1]_i_2/O
                         net (fo=1, routed)           0.442     6.266    dataConsume1/dataResults[3][1]_i_2_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.390 r  dataConsume1/dataResults[3][1]_i_1/O
                         net (fo=1, routed)           0.000     6.390    dataConsume1/dataResults[3][1]_i_1_n_0
    SLICE_X14Y93         FDCE                                         r  dataConsume1/dataResults_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X14Y93         FDCE                                         r  dataConsume1/dataResults_reg[3][1]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.242     8.782    
    SLICE_X14Y93         FDCE (Setup_fdce_C_D)        0.077     8.859    dataConsume1/dataResults_reg[3][1]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 3.558ns (48.858%)  route 3.724ns (51.142%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.220     5.327    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X13Y91         LUT5 (Prop_lut5_I1_O)        0.313     5.640 r  dataConsume1/dataResults[0][2]_i_2/O
                         net (fo=1, routed)           0.574     6.214    dataConsume1/dataResults[0][2]_i_2_n_0
    SLICE_X13Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.338 r  dataConsume1/dataResults[0][2]_i_1/O
                         net (fo=1, routed)           0.000     6.338    dataConsume1/dataResults[0][2]_i_1_n_0
    SLICE_X13Y90         FDCE                                         r  dataConsume1/dataResults_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.438     8.461    dataConsume1/CLK
    SLICE_X13Y90         FDCE                                         r  dataConsume1/dataResults_reg[0][2]/C
                         clock pessimism              0.561     9.022    
                         clock uncertainty           -0.242     8.780    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.029     8.809    dataConsume1/dataResults_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 3.788ns (51.676%)  route 3.542ns (48.324%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[2]/Q
                         net (fo=9, routed)           0.814     0.388    dataConsume1/numWords_integer[2]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.512 r  dataConsume1/i__carry_i_18/O
                         net (fo=1, routed)           0.000     0.512    dataConsume1/i__carry_i_18_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.045 r  dataConsume1/i__carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000     1.045    dataConsume1/i__carry_i_7__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  dataConsume1/i__carry_i_6__3/CO[3]
                         net (fo=1, routed)           0.000     1.162    dataConsume1/i__carry_i_6__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.279 r  dataConsume1/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     1.279    dataConsume1/i__carry_i_5__4_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.533 r  dataConsume1/i__carry__0_i_1__4/CO[0]
                         net (fo=8, routed)           0.537     2.070    dataConsume1/i__carry__0_i_1__4_n_3
    SLICE_X9Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841     2.911 f  dataConsume1/i__carry__1_i_2__3/O[1]
                         net (fo=1, routed)           0.579     3.490    dataConsume1/i__carry__1_i_2__3_n_6
    SLICE_X11Y88         LUT2 (Prop_lut2_I1_O)        0.303     3.793 r  dataConsume1/i__carry__1_i_1__0/O
                         net (fo=1, routed)           0.000     3.793    dataConsume1/i__carry__1_i_1__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314     4.107 r  dataConsume1/dataResults[0]1_inferred__2/i__carry__1/CO[2]
                         net (fo=48, routed)          1.303     5.409    dataConsume1/dataResults[0]1_inferred__2/i__carry__1_n_1
    SLICE_X14Y94         LUT4 (Prop_lut4_I1_O)        0.339     5.748 r  dataConsume1/dataResults[4][3]_i_2/O
                         net (fo=1, routed)           0.310     6.058    dataConsume1/dataResults[4][3]_i_2_n_0
    SLICE_X14Y95         LUT6 (Prop_lut6_I3_O)        0.328     6.386 r  dataConsume1/dataResults[4][3]_i_1/O
                         net (fo=1, routed)           0.000     6.386    dataConsume1/dataResults[4][3]_i_1_n_0
    SLICE_X14Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.440     8.463    dataConsume1/CLK
    SLICE_X14Y95         FDCE                                         r  dataConsume1/dataResults_reg[4][3]/C
                         clock pessimism              0.561     9.024    
                         clock uncertainty           -0.242     8.782    
    SLICE_X14Y95         FDCE (Setup_fdce_C_D)        0.077     8.859    dataConsume1/dataResults_reg[4][3]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 dataConsume1/numWords_integer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 3.541ns (48.659%)  route 3.736ns (51.340%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.549    -0.944    dataConsume1/CLK
    SLICE_X8Y83          FDCE                                         r  dataConsume1/numWords_integer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDCE (Prop_fdce_C_Q)         0.518    -0.426 f  dataConsume1/numWords_integer_reg[4]/Q
                         net (fo=9, routed)           0.895     0.469    dataConsume1/numWords_integer[4]
    SLICE_X5Y84          LUT1 (Prop_lut1_I0_O)        0.124     0.593 r  dataConsume1/i__carry_i_15__0/O
                         net (fo=1, routed)           0.000     0.593    dataConsume1/i__carry_i_15__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.125 r  dataConsume1/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     1.125    dataConsume1/i__carry_i_6__2_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  dataConsume1/i__carry_i_5__3/CO[3]
                         net (fo=1, routed)           0.000     1.239    dataConsume1/i__carry_i_5__3_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.396 r  dataConsume1/i__carry__0_i_1__3/CO[1]
                         net (fo=8, routed)           0.734     2.129    dataConsume1/i__carry__0_i_1__3_n_2
    SLICE_X8Y88          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.835     2.964 f  dataConsume1/i__carry__1_i_2__2/O[1]
                         net (fo=1, routed)           0.663     3.627    dataConsume1/i__carry__1_i_2__2_n_6
    SLICE_X6Y86          LUT2 (Prop_lut2_I1_O)        0.306     3.933 r  dataConsume1/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.933    dataConsume1/i__carry__1_i_1_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     4.251 r  dataConsume1/dataResults[0]1_inferred__1/i__carry__1/CO[2]
                         net (fo=40, routed)          0.960     5.211    dataConsume1/dataResults[0]1_inferred__1/i__carry__1_n_1
    SLICE_X15Y89         LUT4 (Prop_lut4_I2_O)        0.305     5.516 r  dataConsume1/dataResults[4][7]_i_4/O
                         net (fo=1, routed)           0.485     6.001    dataConsume1/dataResults[4][7]_i_4_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I3_O)        0.332     6.333 r  dataConsume1/dataResults[4][7]_i_2/O
                         net (fo=1, routed)           0.000     6.333    dataConsume1/dataResults[4][7]_i_2_n_0
    SLICE_X15Y88         FDCE                                         r  dataConsume1/dataResults_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.437     8.460    dataConsume1/CLK
    SLICE_X15Y88         FDCE                                         r  dataConsume1/dataResults_reg[4][7]/C
                         clock pessimism              0.561     9.021    
                         clock uncertainty           -0.242     8.779    
    SLICE_X15Y88         FDCE (Setup_fdce_C_D)        0.031     8.810    dataConsume1/dataResults_reg[4][7]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  2.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 cmdProc1/reg_ANNN_command_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_ANNN_command_reg[1][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.163%)  route 0.219ns (60.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X4Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  cmdProc1/reg_ANNN_command_reg[0][6]/Q
                         net (fo=3, routed)           0.219    -0.219    cmdProc1/reg_ANNN_command_reg_n_0_[0][6]
    SLICE_X6Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.854    -0.817    cmdProc1/CLK
    SLICE_X6Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[1][6]/C
                         clock pessimism              0.252    -0.565    
                         clock uncertainty            0.242    -0.322    
    SLICE_X6Y82          FDPE (Hold_fdpe_C_D)         0.090    -0.232    cmdProc1/reg_ANNN_command_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.579    -0.585    rx/clk_out
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  rx/bitTmr_reg[8]/Q
                         net (fo=5, routed)           0.185    -0.259    rx/bitTmr_reg_n_0_[8]
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.042    -0.217 r  rx/bitTmr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    rx/bitTmr[8]
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.846    -0.824    rx/clk_out
    SLICE_X4Y76          FDRE                                         r  rx/bitTmr_reg[8]/C
                         clock pessimism              0.239    -0.585    
                         clock uncertainty            0.242    -0.342    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.105    -0.237    rx/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.565    -0.599    dataGen1/CLK
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.175    -0.260    dataGen1/index_reg_n_0_[3]
    SLICE_X14Y99         LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  dataGen1/index[3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.215    dataGen1/index[3]
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.834    -0.836    dataGen1/CLK
    SLICE_X14Y99         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.120    -0.236    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.541%)  route 0.213ns (56.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.564    -0.600    dataConsume1/CLK
    SLICE_X14Y94         FDCE                                         r  dataConsume1/dataResults_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  dataConsume1/dataResults_reg[5][3]/Q
                         net (fo=1, routed)           0.213    -0.223    cmdProc1/tmp_data_result_reg[5][7]_0[3]
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.833    -0.837    cmdProc1/CLK
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][3]/C
                         clock pessimism              0.273    -0.564    
                         clock uncertainty            0.242    -0.321    
    SLICE_X11Y94         FDCE (Hold_fdce_C_D)         0.075    -0.246    cmdProc1/tmp_data_result_reg[5][3]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.563    -0.601    dataConsume1/CLK
    SLICE_X14Y90         FDCE                                         r  dataConsume1/dataResults_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  dataConsume1/dataResults_reg[5][2]/Q
                         net (fo=1, routed)           0.172    -0.265    cmdProc1/tmp_data_result_reg[5][7]_0[2]
    SLICE_X14Y91         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.832    -0.838    cmdProc1/CLK
    SLICE_X14Y91         FDCE                                         r  cmdProc1/tmp_data_result_reg[5][2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.242    -0.342    
    SLICE_X14Y91         FDCE (Hold_fdce_C_D)         0.053    -0.289    cmdProc1/tmp_data_result_reg[5][2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_max_Index_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.381%)  route 0.174ns (57.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.589    -0.575    dataConsume1/CLK
    SLICE_X1Y86          FDCE                                         r  dataConsume1/maxIndex_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.128    -0.447 r  dataConsume1/maxIndex_reg[2][0]/Q
                         net (fo=1, routed)           0.174    -0.273    cmdProc1/tmp_max_Index_reg[2][2]_0[0]
    SLICE_X1Y87          FDCE                                         r  cmdProc1/tmp_max_Index_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.859    -0.811    cmdProc1/CLK
    SLICE_X1Y87          FDCE                                         r  cmdProc1/tmp_max_Index_reg[2][0]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.242    -0.316    
    SLICE_X1Y87          FDCE (Hold_fdce_C_D)         0.017    -0.299    cmdProc1/tmp_max_Index_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dataConsume1/index_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.560    -0.604    dataConsume1/CLK
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  dataConsume1/index_reg[8]/Q
                         net (fo=7, routed)           0.193    -0.270    dataConsume1/index_reg[8]
    SLICE_X9Y84          LUT4 (Prop_lut4_I0_O)        0.042    -0.228 r  dataConsume1/index[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    dataConsume1/p_0_in[8]
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.827    -0.843    dataConsume1/CLK
    SLICE_X9Y84          FDRE                                         r  dataConsume1/index_reg[8]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.105    -0.256    dataConsume1/index_reg[8]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.578    -0.586    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  rx/bitTmr_reg[6]/Q
                         net (fo=7, routed)           0.197    -0.248    rx/bitTmr_reg_n_0_[6]
    SLICE_X4Y75          LUT2 (Prop_lut2_I0_O)        0.042    -0.206 r  rx/bitTmr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    rx/bitTmr[6]
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.845    -0.825    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C
                         clock pessimism              0.239    -0.586    
                         clock uncertainty            0.242    -0.343    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.105    -0.238    rx/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_max_Index_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.157%)  route 0.219ns (60.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.589    -0.575    dataConsume1/CLK
    SLICE_X0Y84          FDCE                                         r  dataConsume1/maxIndex_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  dataConsume1/maxIndex_reg[1][0]/Q
                         net (fo=1, routed)           0.219    -0.215    cmdProc1/tmp_max_Index_reg[1][3]_0[0]
    SLICE_X3Y88          FDCE                                         r  cmdProc1/tmp_max_Index_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X3Y88          FDCE                                         r  cmdProc1/tmp_max_Index_reg[1][0]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.242    -0.314    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.066    -0.248    cmdProc1/tmp_max_Index_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/tmp_data_result_reg[6][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.592%)  route 0.163ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.561    -0.603    dataConsume1/CLK
    SLICE_X14Y87         FDCE                                         r  dataConsume1/dataResults_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.455 r  dataConsume1/dataResults_reg[6][5]/Q
                         net (fo=1, routed)           0.163    -0.292    cmdProc1/tmp_data_result_reg[6][7]_0[5]
    SLICE_X13Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.829    -0.841    cmdProc1/CLK
    SLICE_X13Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][5]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.242    -0.345    
    SLICE_X13Y87         FDCE (Hold_fdce_C_D)         0.018    -0.327    cmdProc1/tmp_data_result_reg[6][5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[0][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[1][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[2][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[3][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[3][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[4][0]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[4][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[4][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[5][0]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[5][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[5][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.660ns (29.626%)  route 3.943ns (70.374%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.250     4.662    dataConsume1/clearCount
    SLICE_X15Y84         FDCE                                         f  dataConsume1/data_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.434     8.458    dataConsume1/CLK
    SLICE_X15Y84         FDCE                                         r  dataConsume1/data_reg_reg[0][0]/C
                         clock pessimism              0.575     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405     8.385    dataConsume1/data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.660ns (29.626%)  route 3.943ns (70.374%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.250     4.662    dataConsume1/clearCount
    SLICE_X15Y84         FDCE                                         f  dataConsume1/data_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.434     8.458    dataConsume1/CLK
    SLICE_X15Y84         FDCE                                         r  dataConsume1/data_reg_reg[1][0]/C
                         clock pessimism              0.575     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405     8.385    dataConsume1/data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[24]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    cmdProc1/peek_counter_opreation.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[25]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    cmdProc1/peek_counter_opreation.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[26]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    cmdProc1/peek_counter_opreation.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[27]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    cmdProc1/peek_counter_opreation.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[24]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    cmdProc1/line_counter_add.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[25]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    cmdProc1/line_counter_add.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[26]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    cmdProc1/line_counter_add.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[27]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    cmdProc1/line_counter_add.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.075%)  route 0.360ns (65.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.200    -0.027    cmdProc1/count0
    SLICE_X3Y95          FDCE                                         f  cmdProc1/line_counter_add.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X3Y95          FDCE                                         r  cmdProc1/line_counter_add.count_reg[0]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X3Y95          FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    cmdProc1/line_counter_add.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.075%)  route 0.360ns (65.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.200    -0.027    cmdProc1/count0
    SLICE_X3Y95          FDCE                                         f  cmdProc1/line_counter_add.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X3Y95          FDCE                                         r  cmdProc1/line_counter_add.count_reg[1]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X3Y95          FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    cmdProc1/line_counter_add.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.599    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[0][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[1][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[2][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[3][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[3][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[4][0]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[4][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[4][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[5][0]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[5][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.457    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[5][5]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.660ns (29.626%)  route 3.943ns (70.374%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.250     4.662    dataConsume1/clearCount
    SLICE_X15Y84         FDCE                                         f  dataConsume1/data_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.434     8.458    dataConsume1/CLK
    SLICE_X15Y84         FDCE                                         r  dataConsume1/data_reg_reg[0][0]/C
                         clock pessimism              0.575     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405     8.385    dataConsume1/data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.660ns (29.626%)  route 3.943ns (70.374%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.250     4.662    dataConsume1/clearCount
    SLICE_X15Y84         FDCE                                         f  dataConsume1/data_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.434     8.458    dataConsume1/CLK
    SLICE_X15Y84         FDCE                                         r  dataConsume1/data_reg_reg[1][0]/C
                         clock pessimism              0.575     9.033    
                         clock uncertainty           -0.242     8.790    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405     8.385    dataConsume1/data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[24]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    cmdProc1/peek_counter_opreation.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[25]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    cmdProc1/peek_counter_opreation.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[26]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    cmdProc1/peek_counter_opreation.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[27]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    cmdProc1/peek_counter_opreation.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[24]/C
                         clock pessimism              0.502    -0.217    
                         clock uncertainty            0.242     0.025    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.067    cmdProc1/line_counter_add.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[25]/C
                         clock pessimism              0.502    -0.217    
                         clock uncertainty            0.242     0.025    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.067    cmdProc1/line_counter_add.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[26]/C
                         clock pessimism              0.502    -0.217    
                         clock uncertainty            0.242     0.025    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.067    cmdProc1/line_counter_add.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[27]/C
                         clock pessimism              0.502    -0.217    
                         clock uncertainty            0.242     0.025    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.067    cmdProc1/line_counter_add.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.075%)  route 0.360ns (65.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.200    -0.027    cmdProc1/count0
    SLICE_X3Y95          FDCE                                         f  cmdProc1/line_counter_add.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X3Y95          FDCE                                         r  cmdProc1/line_counter_add.count_reg[0]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X3Y95          FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    cmdProc1/line_counter_add.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.075%)  route 0.360ns (65.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.200    -0.027    cmdProc1/count0
    SLICE_X3Y95          FDCE                                         f  cmdProc1/line_counter_add.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X3Y95          FDCE                                         r  cmdProc1/line_counter_add.count_reg[1]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X3Y95          FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    cmdProc1/line_counter_add.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[0][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[1][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[2][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[3][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[3][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.384    dataConsume1/data_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[4][0]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[4][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[4][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[5][0]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[5][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[5][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.242     8.789    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.470    dataConsume1/data_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.660ns (29.626%)  route 3.943ns (70.374%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.250     4.662    dataConsume1/clearCount
    SLICE_X15Y84         FDCE                                         f  dataConsume1/data_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.434     8.457    dataConsume1/CLK
    SLICE_X15Y84         FDCE                                         r  dataConsume1/data_reg_reg[0][0]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.790    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405     8.385    dataConsume1/data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.660ns (29.626%)  route 3.943ns (70.374%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.250     4.662    dataConsume1/clearCount
    SLICE_X15Y84         FDCE                                         f  dataConsume1/data_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.434     8.457    dataConsume1/CLK
    SLICE_X15Y84         FDCE                                         r  dataConsume1/data_reg_reg[1][0]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.242     8.790    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405     8.385    dataConsume1/data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[24]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    cmdProc1/peek_counter_opreation.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[25]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    cmdProc1/peek_counter_opreation.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[26]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    cmdProc1/peek_counter_opreation.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[27]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.358    cmdProc1/peek_counter_opreation.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[24]/C
                         clock pessimism              0.502    -0.217    
                         clock uncertainty            0.242     0.025    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.067    cmdProc1/line_counter_add.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[25]/C
                         clock pessimism              0.502    -0.217    
                         clock uncertainty            0.242     0.025    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.067    cmdProc1/line_counter_add.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[26]/C
                         clock pessimism              0.502    -0.217    
                         clock uncertainty            0.242     0.025    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.067    cmdProc1/line_counter_add.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[27]/C
                         clock pessimism              0.502    -0.217    
                         clock uncertainty            0.242     0.025    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.067    cmdProc1/line_counter_add.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.075%)  route 0.360ns (65.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.200    -0.027    cmdProc1/count0
    SLICE_X3Y95          FDCE                                         f  cmdProc1/line_counter_add.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X3Y95          FDCE                                         r  cmdProc1/line_counter_add.count_reg[0]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X3Y95          FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    cmdProc1/line_counter_add.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.075%)  route 0.360ns (65.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.200    -0.027    cmdProc1/count0
    SLICE_X3Y95          FDCE                                         f  cmdProc1/line_counter_add.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X3Y95          FDCE                                         r  cmdProc1/line_counter_add.count_reg[1]/C
                         clock pessimism              0.273    -0.534    
                         clock uncertainty            0.242    -0.291    
    SLICE_X3Y95          FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    cmdProc1/line_counter_add.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[0][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.401    dataConsume1/data_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[1][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[1][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.401    dataConsume1/data_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[2][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[2][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.401    dataConsume1/data_reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[3][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X15Y83         FDCE                                         f  dataConsume1/data_reg_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X15Y83         FDCE                                         r  dataConsume1/data_reg_reg[3][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X15Y83         FDCE (Recov_fdce_C_CLR)     -0.405     8.401    dataConsume1/data_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[4][0]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.487    dataConsume1/data_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[4][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[4][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.487    dataConsume1/data_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[5][0]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.487    dataConsume1/data_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[5][5]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.660ns (28.857%)  route 4.093ns (71.143%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.400     4.811    dataConsume1/clearCount
    SLICE_X14Y83         FDCE                                         f  dataConsume1/data_reg_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.433     8.456    dataConsume1/CLK
    SLICE_X14Y83         FDCE                                         r  dataConsume1/data_reg_reg[5][5]/C
                         clock pessimism              0.575     9.031    
                         clock uncertainty           -0.226     8.806    
    SLICE_X14Y83         FDCE (Recov_fdce_C_CLR)     -0.319     8.487    dataConsume1/data_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.660ns (29.626%)  route 3.943ns (70.374%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.250     4.662    dataConsume1/clearCount
    SLICE_X15Y84         FDCE                                         f  dataConsume1/data_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.434     8.457    dataConsume1/CLK
    SLICE_X15Y84         FDCE                                         r  dataConsume1/data_reg_reg[0][0]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.226     8.807    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405     8.402    dataConsume1/data_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 dataConsume1/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/data_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.660ns (29.626%)  route 3.943ns (70.374%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.552    -0.941    dataConsume1/CLK
    SLICE_X12Y85         FDRE                                         r  dataConsume1/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  dataConsume1/index_reg[0]/Q
                         net (fo=24, routed)          1.279     0.855    dataConsume1/index_reg[0]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     0.979 r  dataConsume1/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.979    dataConsume1/next_state1_carry_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.511 r  dataConsume1/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.511    dataConsume1/next_state1_carry_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 f  dataConsume1/next_state1_carry__0/CO[1]
                         net (fo=32, routed)          1.414     3.083    dataConsume1/next_state1
    SLICE_X10Y94         LUT3 (Prop_lut3_I1_O)        0.329     3.412 f  dataConsume1/data_reg[6][7]_i_2/O
                         net (fo=65, routed)          1.250     4.662    dataConsume1/clearCount
    SLICE_X15Y84         FDCE                                         f  dataConsume1/data_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.434     8.457    dataConsume1/CLK
    SLICE_X15Y84         FDCE                                         r  dataConsume1/data_reg_reg[1][0]/C
                         clock pessimism              0.575     9.032    
                         clock uncertainty           -0.226     8.807    
    SLICE_X15Y84         FDCE (Recov_fdce_C_CLR)     -0.405     8.402    dataConsume1/data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  3.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[24]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    cmdProc1/peek_counter_opreation.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[25]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    cmdProc1/peek_counter_opreation.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[26]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    cmdProc1/peek_counter_opreation.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/peek_counter_opreation.count_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.980%)  route 0.291ns (61.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.131    -0.096    cmdProc1/count0
    SLICE_X2Y93          FDCE                                         f  cmdProc1/peek_counter_opreation.count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X2Y93          FDCE                                         r  cmdProc1/peek_counter_opreation.count_reg[27]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    cmdProc1/peek_counter_opreation.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[24]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[24]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    cmdProc1/line_counter_add.count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[25]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[25]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    cmdProc1/line_counter_add.count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[26]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[26]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    cmdProc1/line_counter_add.count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[27]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.877%)  route 0.627ns (77.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.467     0.240    cmdProc1/count0
    SLICE_X3Y101         FDCE                                         f  cmdProc1/line_counter_add.count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.951    -0.720    cmdProc1/CLK
    SLICE_X3Y101         FDCE                                         r  cmdProc1/line_counter_add.count_reg[27]/C
                         clock pessimism              0.502    -0.217    
    SLICE_X3Y101         FDCE (Remov_fdce_C_CLR)     -0.092    -0.309    cmdProc1/line_counter_add.count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.075%)  route 0.360ns (65.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.200    -0.027    cmdProc1/count0
    SLICE_X3Y95          FDCE                                         f  cmdProc1/line_counter_add.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X3Y95          FDCE                                         r  cmdProc1/line_counter_add.count_reg[0]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X3Y95          FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    cmdProc1/line_counter_add.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 cmdProc1/curState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/line_counter_add.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.075%)  route 0.360ns (65.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X5Y94          FDRE                                         r  cmdProc1/curState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cmdProc1/curState_reg[3]/Q
                         net (fo=63, routed)          0.160    -0.272    cmdProc1/Q[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.227 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          0.200    -0.027    cmdProc1/count0
    SLICE_X3Y95          FDCE                                         f  cmdProc1/line_counter_add.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.863    -0.807    cmdProc1/CLK
    SLICE_X3Y95          FDCE                                         r  cmdProc1/line_counter_add.count_reg[1]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X3Y95          FDCE (Remov_fdce_C_CLR)     -0.092    -0.626    cmdProc1/line_counter_add.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.599    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 1.076ns (13.744%)  route 6.753ns (86.256%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 f  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 r  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 f  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           1.078     5.099    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  cmdProc1/txData_reg[2]_i_3/O
                         net (fo=1, routed)           0.583     5.807    cmdProc1/txData_reg[2]_i_3_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.124     5.931 r  cmdProc1/txData_reg[2]_i_1/O
                         net (fo=1, routed)           1.025     6.956    cmdProc1/txData_reg[2]_i_1_n_0
    SLICE_X5Y90          LDCE                                         r  cmdProc1/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 1.557ns (20.543%)  route 6.022ns (79.457%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.741    -0.752    dataGen1/CLK
    SLICE_X12Y101        FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.518    -0.234 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          1.774     1.541    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.665 r  dataGen1/g7_b0/O
                         net (fo=1, routed)           0.000     1.665    dataGen1/g7_b0_n_0
    SLICE_X13Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     1.910 r  dataGen1/max_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.812     2.721    dataGen1/max_reg_reg[0]_i_2_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I0_O)        0.298     3.019 r  dataGen1/max_reg[0]_i_1/O
                         net (fo=8, routed)           1.140     4.159    dataGen1/dataRead[0]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.283 f  dataGen1/txData_reg[0]_i_11/O
                         net (fo=1, routed)           0.803     5.086    cmdProc1/txData_reg[0]_i_1_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I4_O)        0.124     5.210 f  cmdProc1/txData_reg[0]_i_6/O
                         net (fo=1, routed)           0.859     6.069    cmdProc1/txData_reg[0]_i_6_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  cmdProc1/txData_reg[0]_i_1/O
                         net (fo=1, routed)           0.634     6.827    cmdProc1/txData_reg[0]_i_1_n_0
    SLICE_X5Y90          LDCE                                         r  cmdProc1/txData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 3.981ns (52.659%)  route 3.579ns (47.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.622    -0.871    tx/clk_out
    SLICE_X7Y92          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDSE (Prop_fdse_C_Q)         0.456    -0.415 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.579     3.163    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.688 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.688    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 1.272ns (17.077%)  route 6.176ns (82.923%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 r  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 f  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 r  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           0.885     4.906    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I2_O)        0.116     5.022 f  cmdProc1/txData_reg[6]_i_3/O
                         net (fo=2, routed)           0.605     5.627    cmdProc1/txData_reg[6]_i_3_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.328     5.955 r  cmdProc1/txData_reg[4]_i_1/O
                         net (fo=1, routed)           0.620     6.575    cmdProc1/txData_reg[4]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 1.076ns (14.771%)  route 6.209ns (85.229%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 r  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 f  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 r  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           0.885     4.906    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124     5.030 r  cmdProc1/txData_reg[3]_i_2/O
                         net (fo=1, routed)           0.670     5.700    cmdProc1/txData_reg[3]_i_2_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.824 r  cmdProc1/txData_reg[3]_i_1/O
                         net (fo=1, routed)           0.587     6.411    cmdProc1/txData_reg[3]_i_1_n_0
    SLICE_X8Y91          LDCE                                         r  cmdProc1/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 1.076ns (14.932%)  route 6.130ns (85.068%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 r  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 f  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 r  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           0.886     4.907    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.031 r  cmdProc1/txData_reg[5]_i_5/O
                         net (fo=1, routed)           0.798     5.830    cmdProc1/txData_reg[5]_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.954 r  cmdProc1/txData_reg[5]_i_1/O
                         net (fo=1, routed)           0.379     6.333    cmdProc1/txData_reg[5]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 1.076ns (15.009%)  route 6.093ns (84.991%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 r  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 f  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 r  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           1.076     5.097    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  cmdProc1/txData_reg[1]_i_5/O
                         net (fo=1, routed)           0.571     5.793    cmdProc1/txData_reg[1]_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124     5.917 r  cmdProc1/txData_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     6.296    cmdProc1/txData_reg[1]_i_1_n_0
    SLICE_X9Y92          LDCE                                         r  cmdProc1/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 0.952ns (13.658%)  route 6.018ns (86.342%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 f  cmdProc1/list_counter_mins.count_reg[2]/Q
                         net (fo=7, routed)           1.818     1.401    cmdProc1/list_counter_mins.count_reg[2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.525 r  cmdProc1/txData_reg[6]_i_17/O
                         net (fo=8, routed)           1.771     3.296    cmdProc1/txData_reg[6]_i_17_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.420 r  cmdProc1/txData_reg[6]_i_15/O
                         net (fo=5, routed)           1.078     4.499    cmdProc1/txData_reg[6]_i_15_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.623 r  cmdProc1/txData_reg[6]_i_5/O
                         net (fo=3, routed)           0.971     5.594    cmdProc1/txData_reg[6]_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.124     5.718 r  cmdProc1/txData_reg[6]_i_1/O
                         net (fo=1, routed)           0.379     6.097    cmdProc1/txData_reg[6]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.229ns  (logic 0.952ns (18.207%)  route 4.277ns (81.793%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.617    -0.876    cmdProc1/CLK
    SLICE_X3Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  cmdProc1/reg_ANNN_command_reg[0][4]/Q
                         net (fo=5, routed)           1.329     0.908    cmdProc1/reg_ANNN_command_reg_n_0_[0][4]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.124     1.032 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_11/O
                         net (fo=1, routed)           0.670     1.703    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_11_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.827 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_5/O
                         net (fo=1, routed)           0.640     2.467    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.124     2.591 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_1/O
                         net (fo=4, routed)           0.694     3.285    cmdProc1/reg_checkCommand_nextState__0[3]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     3.409 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.943     4.352    cmdProc1/reg_checkCommand_nextState__0[2]
    SLICE_X6Y87          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.260ns  (logic 0.828ns (19.436%)  route 3.432ns (80.564%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.617    -0.876    cmdProc1/CLK
    SLICE_X3Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  cmdProc1/reg_ANNN_command_reg[0][4]/Q
                         net (fo=5, routed)           1.329     0.908    cmdProc1/reg_ANNN_command_reg_n_0_[0][4]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.124     1.032 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_11/O
                         net (fo=1, routed)           0.670     1.703    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_11_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.827 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_5/O
                         net (fo=1, routed)           0.640     2.467    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.124     2.591 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_1/O
                         net (fo=4, routed)           0.793     3.384    cmdProc1/reg_checkCommand_nextState__0[3]
    SLICE_X5Y86          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmdProc1/curState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.377ns  (logic 0.467ns (33.903%)  route 0.910ns (66.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.507    -1.469    cmdProc1/CLK
    SLICE_X7Y94          FDRE                                         r  cmdProc1/curState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.367    -1.102 f  cmdProc1/curState_reg[4]/Q
                         net (fo=38, routed)          0.593    -0.509    cmdProc1/curState[4]
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.100    -0.409 r  cmdProc1/txData_reg[6]_i_1/O
                         net (fo=1, routed)           0.317    -0.092    cmdProc1/txData_reg[6]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/curState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.412ns  (logic 0.467ns (33.066%)  route 0.945ns (66.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.507    -1.469    cmdProc1/CLK
    SLICE_X7Y94          FDRE                                         r  cmdProc1/curState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.367    -1.102 f  cmdProc1/curState_reg[4]/Q
                         net (fo=38, routed)          0.628    -0.474    cmdProc1/curState[4]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.100    -0.374 r  cmdProc1/txData_reg[5]_i_1/O
                         net (fo=1, routed)           0.317    -0.057    cmdProc1/txData_reg[5]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[2][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.231ns (32.507%)  route 0.480ns (67.493%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X7Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  cmdProc1/reg_ANNN_command_reg[2][6]/Q
                         net (fo=2, routed)           0.139    -0.298    cmdProc1/reg_ANNN_command_reg_n_0_[2][6]
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_7/O
                         net (fo=1, routed)           0.051    -0.202    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_7_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.045    -0.157 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_1/O
                         net (fo=4, routed)           0.289     0.132    cmdProc1/reg_checkCommand_nextState__0[3]
    SLICE_X5Y86          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.186ns (23.265%)  route 0.613ns (76.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.587    -0.577    cmdProc1/CLK
    SLICE_X3Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.436 f  cmdProc1/reg_ANNN_command_reg[0][4]/Q
                         net (fo=5, routed)           0.376    -0.060    cmdProc1/reg_ANNN_command_reg_n_0_[0][4]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.015 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.237     0.223    cmdProc1/reg_checkCommand_nextState__0[1]
    SLICE_X6Y87          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/curState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.796ns  (logic 0.186ns (23.361%)  route 0.610ns (76.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X7Y93          FDRE                                         r  cmdProc1/curState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  cmdProc1/curState_reg[2]/Q
                         net (fo=41, routed)          0.302    -0.130    cmdProc1/Q[2]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.045    -0.085 r  cmdProc1/txData_reg[7]_i_1/O
                         net (fo=1, routed)           0.308     0.223    cmdProc1/txData_reg[7]_i_1_n_0
    SLICE_X5Y90          LDCE                                         r  cmdProc1/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/curState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.186ns (21.095%)  route 0.696ns (78.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X7Y94          FDRE                                         r  cmdProc1/curState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  cmdProc1/curState_reg[4]/Q
                         net (fo=38, routed)          0.475     0.044    cmdProc1/curState[4]
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.045     0.089 r  cmdProc1/txData_reg[4]_i_1/O
                         net (fo=1, routed)           0.220     0.309    cmdProc1/txData_reg[4]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.186ns (20.523%)  route 0.720ns (79.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.587    -0.577    cmdProc1/CLK
    SLICE_X3Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.436 f  cmdProc1/reg_ANNN_command_reg[0][4]/Q
                         net (fo=5, routed)           0.269    -0.167    cmdProc1/reg_ANNN_command_reg_n_0_[0][4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.045    -0.122 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.451     0.330    cmdProc1/reg_checkCommand_nextState__0[2]
    SLICE_X6Y87          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/tmp_max_Index_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.231ns (25.210%)  route 0.685ns (74.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X3Y89          FDCE                                         r  cmdProc1/tmp_max_Index_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  cmdProc1/tmp_max_Index_reg[0][3]/Q
                         net (fo=4, routed)           0.181    -0.250    cmdProc1/tmp_max_Index_reg_n_0_[0][3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.045    -0.205 r  cmdProc1/txData_reg[3]_i_7/O
                         net (fo=1, routed)           0.315     0.109    cmdProc1/txData_reg[3]_i_7_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.045     0.154 r  cmdProc1/txData_reg[3]_i_1/O
                         net (fo=1, routed)           0.189     0.344    cmdProc1/txData_reg[3]_i_1_n_0
    SLICE_X8Y91          LDCE                                         r  cmdProc1/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/tmp_data_result_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.316ns (32.623%)  route 0.653ns (67.377%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.564    -0.600    cmdProc1/CLK
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.472 f  cmdProc1/tmp_data_result_reg[6][3]/Q
                         net (fo=1, routed)           0.086    -0.386    cmdProc1/tmp_data_result_reg_n_0_[6][3]
    SLICE_X11Y94         LUT6 (Prop_lut6_I1_O)        0.098    -0.288 r  cmdProc1/txData_reg[6]_i_7/O
                         net (fo=6, routed)           0.262    -0.026    cmdProc1/txData_reg[6]_i_7_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.019 r  cmdProc1/txData_reg[1]_i_5/O
                         net (fo=1, routed)           0.189     0.208    cmdProc1/txData_reg[1]_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  cmdProc1/txData_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     0.369    cmdProc1/txData_reg[1]_i_1_n_0
    SLICE_X9Y92          LDCE                                         r  cmdProc1/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/tmp_data_result_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.337ns (29.227%)  route 0.816ns (70.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.561    -0.603    cmdProc1/CLK
    SLICE_X12Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.455 r  cmdProc1/tmp_data_result_reg[6][4]/Q
                         net (fo=1, routed)           0.093    -0.362    cmdProc1/tmp_data_result_reg_n_0_[6][4]
    SLICE_X12Y87         LUT6 (Prop_lut6_I1_O)        0.099    -0.263 f  cmdProc1/txData_reg[2]_i_12/O
                         net (fo=3, routed)           0.232    -0.031    cmdProc1/txData_reg[2]_i_12_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.014 r  cmdProc1/txData_reg[2]_i_5/O
                         net (fo=1, routed)           0.082     0.096    cmdProc1/txData_reg[2]_i_5_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.141 r  cmdProc1/txData_reg[2]_i_1/O
                         net (fo=1, routed)           0.409     0.550    cmdProc1/txData_reg[2]_i_1_n_0
    SLICE_X5Y90          LDCE                                         r  cmdProc1/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 1.076ns (13.744%)  route 6.753ns (86.256%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 f  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 r  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 f  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           1.078     5.099    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  cmdProc1/txData_reg[2]_i_3/O
                         net (fo=1, routed)           0.583     5.807    cmdProc1/txData_reg[2]_i_3_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.124     5.931 r  cmdProc1/txData_reg[2]_i_1/O
                         net (fo=1, routed)           1.025     6.956    cmdProc1/txData_reg[2]_i_1_n_0
    SLICE_X5Y90          LDCE                                         r  cmdProc1/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 1.557ns (20.543%)  route 6.022ns (79.457%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.741    -0.752    dataGen1/CLK
    SLICE_X12Y101        FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.518    -0.234 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          1.774     1.541    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.665 r  dataGen1/g7_b0/O
                         net (fo=1, routed)           0.000     1.665    dataGen1/g7_b0_n_0
    SLICE_X13Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     1.910 r  dataGen1/max_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.812     2.721    dataGen1/max_reg_reg[0]_i_2_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I0_O)        0.298     3.019 r  dataGen1/max_reg[0]_i_1/O
                         net (fo=8, routed)           1.140     4.159    dataGen1/dataRead[0]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.283 f  dataGen1/txData_reg[0]_i_11/O
                         net (fo=1, routed)           0.803     5.086    cmdProc1/txData_reg[0]_i_1_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I4_O)        0.124     5.210 f  cmdProc1/txData_reg[0]_i_6/O
                         net (fo=1, routed)           0.859     6.069    cmdProc1/txData_reg[0]_i_6_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  cmdProc1/txData_reg[0]_i_1/O
                         net (fo=1, routed)           0.634     6.827    cmdProc1/txData_reg[0]_i_1_n_0
    SLICE_X5Y90          LDCE                                         r  cmdProc1/txData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.559ns  (logic 3.981ns (52.659%)  route 3.579ns (47.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.622    -0.871    tx/clk_out
    SLICE_X7Y92          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDSE (Prop_fdse_C_Q)         0.456    -0.415 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.579     3.163    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.688 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.688    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 1.272ns (17.077%)  route 6.176ns (82.923%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 r  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 f  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 r  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           0.885     4.906    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I2_O)        0.116     5.022 f  cmdProc1/txData_reg[6]_i_3/O
                         net (fo=2, routed)           0.605     5.627    cmdProc1/txData_reg[6]_i_3_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.328     5.955 r  cmdProc1/txData_reg[4]_i_1/O
                         net (fo=1, routed)           0.620     6.575    cmdProc1/txData_reg[4]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 1.076ns (14.771%)  route 6.209ns (85.229%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 r  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 f  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 r  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           0.885     4.906    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I2_O)        0.124     5.030 r  cmdProc1/txData_reg[3]_i_2/O
                         net (fo=1, routed)           0.670     5.700    cmdProc1/txData_reg[3]_i_2_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.824 r  cmdProc1/txData_reg[3]_i_1/O
                         net (fo=1, routed)           0.587     6.411    cmdProc1/txData_reg[3]_i_1_n_0
    SLICE_X8Y91          LDCE                                         r  cmdProc1/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 1.076ns (14.932%)  route 6.130ns (85.068%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 r  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 f  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 r  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           0.886     4.907    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.031 r  cmdProc1/txData_reg[5]_i_5/O
                         net (fo=1, routed)           0.798     5.830    cmdProc1/txData_reg[5]_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.954 r  cmdProc1/txData_reg[5]_i_1/O
                         net (fo=1, routed)           0.379     6.333    cmdProc1/txData_reg[5]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 1.076ns (15.009%)  route 6.093ns (84.991%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 r  cmdProc1/list_counter_mins.count_reg[0]/Q
                         net (fo=15, routed)          2.064     1.647    cmdProc1/list_counter_mins.count_reg[0]
    SLICE_X12Y90         LUT5 (Prop_lut5_I1_O)        0.124     1.771 r  cmdProc1/txData_reg[6]_i_24/O
                         net (fo=1, routed)           1.188     2.958    cmdProc1/txData_reg[6]_i_24_n_0
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.124     3.082 f  cmdProc1/txData_reg[6]_i_20/O
                         net (fo=1, routed)           0.815     3.897    cmdProc1/txData_reg[6]_i_20_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.021 r  cmdProc1/txData_reg[6]_i_9/O
                         net (fo=6, routed)           1.076     5.097    cmdProc1/txData_reg[6]_i_9_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.221 r  cmdProc1/txData_reg[1]_i_5/O
                         net (fo=1, routed)           0.571     5.793    cmdProc1/txData_reg[1]_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.124     5.917 r  cmdProc1/txData_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     6.296    cmdProc1/txData_reg[1]_i_1_n_0
    SLICE_X9Y92          LDCE                                         r  cmdProc1/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/list_counter_mins.count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 0.952ns (13.658%)  route 6.018ns (86.342%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.620    -0.873    cmdProc1/CLK
    SLICE_X4Y88          FDPE                                         r  cmdProc1/list_counter_mins.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDPE (Prop_fdpe_C_Q)         0.456    -0.417 f  cmdProc1/list_counter_mins.count_reg[2]/Q
                         net (fo=7, routed)           1.818     1.401    cmdProc1/list_counter_mins.count_reg[2]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.124     1.525 r  cmdProc1/txData_reg[6]_i_17/O
                         net (fo=8, routed)           1.771     3.296    cmdProc1/txData_reg[6]_i_17_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.420 r  cmdProc1/txData_reg[6]_i_15/O
                         net (fo=5, routed)           1.078     4.499    cmdProc1/txData_reg[6]_i_15_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.124     4.623 r  cmdProc1/txData_reg[6]_i_5/O
                         net (fo=3, routed)           0.971     5.594    cmdProc1/txData_reg[6]_i_5_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.124     5.718 r  cmdProc1/txData_reg[6]_i_1/O
                         net (fo=1, routed)           0.379     6.097    cmdProc1/txData_reg[6]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.229ns  (logic 0.952ns (18.207%)  route 4.277ns (81.793%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.617    -0.876    cmdProc1/CLK
    SLICE_X3Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  cmdProc1/reg_ANNN_command_reg[0][4]/Q
                         net (fo=5, routed)           1.329     0.908    cmdProc1/reg_ANNN_command_reg_n_0_[0][4]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.124     1.032 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_11/O
                         net (fo=1, routed)           0.670     1.703    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_11_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.827 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_5/O
                         net (fo=1, routed)           0.640     2.467    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.124     2.591 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_1/O
                         net (fo=4, routed)           0.694     3.285    cmdProc1/reg_checkCommand_nextState__0[3]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     3.409 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.943     4.352    cmdProc1/reg_checkCommand_nextState__0[2]
    SLICE_X6Y87          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.260ns  (logic 0.828ns (19.436%)  route 3.432ns (80.564%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.617    -0.876    cmdProc1/CLK
    SLICE_X3Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.456    -0.420 f  cmdProc1/reg_ANNN_command_reg[0][4]/Q
                         net (fo=5, routed)           1.329     0.908    cmdProc1/reg_ANNN_command_reg_n_0_[0][4]
    SLICE_X7Y82          LUT4 (Prop_lut4_I1_O)        0.124     1.032 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_11/O
                         net (fo=1, routed)           0.670     1.703    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_11_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.124     1.827 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_5/O
                         net (fo=1, routed)           0.640     2.467    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.124     2.591 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_1/O
                         net (fo=4, routed)           0.793     3.384    cmdProc1/reg_checkCommand_nextState__0[3]
    SLICE_X5Y86          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmdProc1/curState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.377ns  (logic 0.467ns (33.903%)  route 0.910ns (66.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.507    -1.469    cmdProc1/CLK
    SLICE_X7Y94          FDRE                                         r  cmdProc1/curState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.367    -1.102 f  cmdProc1/curState_reg[4]/Q
                         net (fo=38, routed)          0.593    -0.509    cmdProc1/curState[4]
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.100    -0.409 r  cmdProc1/txData_reg[6]_i_1/O
                         net (fo=1, routed)           0.317    -0.092    cmdProc1/txData_reg[6]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/curState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.412ns  (logic 0.467ns (33.066%)  route 0.945ns (66.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.507    -1.469    cmdProc1/CLK
    SLICE_X7Y94          FDRE                                         r  cmdProc1/curState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.367    -1.102 f  cmdProc1/curState_reg[4]/Q
                         net (fo=38, routed)          0.628    -0.474    cmdProc1/curState[4]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.100    -0.374 r  cmdProc1/txData_reg[5]_i_1/O
                         net (fo=1, routed)           0.317    -0.057    cmdProc1/txData_reg[5]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[2][6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.231ns (32.507%)  route 0.480ns (67.493%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.585    -0.579    cmdProc1/CLK
    SLICE_X7Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  cmdProc1/reg_ANNN_command_reg[2][6]/Q
                         net (fo=2, routed)           0.139    -0.298    cmdProc1/reg_ANNN_command_reg_n_0_[2][6]
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.045    -0.253 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_7/O
                         net (fo=1, routed)           0.051    -0.202    cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_7_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.045    -0.157 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]_i_1/O
                         net (fo=4, routed)           0.289     0.132    cmdProc1/reg_checkCommand_nextState__0[3]
    SLICE_X5Y86          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.186ns (23.265%)  route 0.613ns (76.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.587    -0.577    cmdProc1/CLK
    SLICE_X3Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.436 f  cmdProc1/reg_ANNN_command_reg[0][4]/Q
                         net (fo=5, routed)           0.376    -0.060    cmdProc1/reg_ANNN_command_reg_n_0_[0][4]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.015 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.237     0.223    cmdProc1/reg_checkCommand_nextState__0[1]
    SLICE_X6Y87          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/curState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.796ns  (logic 0.186ns (23.361%)  route 0.610ns (76.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X7Y93          FDRE                                         r  cmdProc1/curState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  cmdProc1/curState_reg[2]/Q
                         net (fo=41, routed)          0.302    -0.130    cmdProc1/Q[2]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.045    -0.085 r  cmdProc1/txData_reg[7]_i_1/O
                         net (fo=1, routed)           0.308     0.223    cmdProc1/txData_reg[7]_i_1_n_0
    SLICE_X5Y90          LDCE                                         r  cmdProc1/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/curState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.186ns (21.095%)  route 0.696ns (78.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X7Y94          FDRE                                         r  cmdProc1/curState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  cmdProc1/curState_reg[4]/Q
                         net (fo=38, routed)          0.475     0.044    cmdProc1/curState[4]
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.045     0.089 r  cmdProc1/txData_reg[4]_i_1/O
                         net (fo=1, routed)           0.220     0.309    cmdProc1/txData_reg[4]_i_1_n_0
    SLICE_X8Y93          LDCE                                         r  cmdProc1/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/reg_ANNN_command_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.186ns (20.523%)  route 0.720ns (79.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.587    -0.577    cmdProc1/CLK
    SLICE_X3Y82          FDPE                                         r  cmdProc1/reg_ANNN_command_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDPE (Prop_fdpe_C_Q)         0.141    -0.436 f  cmdProc1/reg_ANNN_command_reg[0][4]/Q
                         net (fo=5, routed)           0.269    -0.167    cmdProc1/reg_ANNN_command_reg_n_0_[0][4]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.045    -0.122 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.451     0.330    cmdProc1/reg_checkCommand_nextState__0[2]
    SLICE_X6Y87          LDCE                                         r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/tmp_max_Index_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.231ns (25.210%)  route 0.685ns (74.790%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.591    -0.573    cmdProc1/CLK
    SLICE_X3Y89          FDCE                                         r  cmdProc1/tmp_max_Index_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  cmdProc1/tmp_max_Index_reg[0][3]/Q
                         net (fo=4, routed)           0.181    -0.250    cmdProc1/tmp_max_Index_reg_n_0_[0][3]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.045    -0.205 r  cmdProc1/txData_reg[3]_i_7/O
                         net (fo=1, routed)           0.315     0.109    cmdProc1/txData_reg[3]_i_7_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.045     0.154 r  cmdProc1/txData_reg[3]_i_1/O
                         net (fo=1, routed)           0.189     0.344    cmdProc1/txData_reg[3]_i_1_n_0
    SLICE_X8Y91          LDCE                                         r  cmdProc1/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/tmp_data_result_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.316ns (32.623%)  route 0.653ns (67.377%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.564    -0.600    cmdProc1/CLK
    SLICE_X11Y94         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.128    -0.472 f  cmdProc1/tmp_data_result_reg[6][3]/Q
                         net (fo=1, routed)           0.086    -0.386    cmdProc1/tmp_data_result_reg_n_0_[6][3]
    SLICE_X11Y94         LUT6 (Prop_lut6_I1_O)        0.098    -0.288 r  cmdProc1/txData_reg[6]_i_7/O
                         net (fo=6, routed)           0.262    -0.026    cmdProc1/txData_reg[6]_i_7_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.019 r  cmdProc1/txData_reg[1]_i_5/O
                         net (fo=1, routed)           0.189     0.208    cmdProc1/txData_reg[1]_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  cmdProc1/txData_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     0.369    cmdProc1/txData_reg[1]_i_1_n_0
    SLICE_X9Y92          LDCE                                         r  cmdProc1/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cmdProc1/tmp_data_result_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/txData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.337ns (29.227%)  route 0.816ns (70.773%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.561    -0.603    cmdProc1/CLK
    SLICE_X12Y87         FDCE                                         r  cmdProc1/tmp_data_result_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.148    -0.455 r  cmdProc1/tmp_data_result_reg[6][4]/Q
                         net (fo=1, routed)           0.093    -0.362    cmdProc1/tmp_data_result_reg_n_0_[6][4]
    SLICE_X12Y87         LUT6 (Prop_lut6_I1_O)        0.099    -0.263 f  cmdProc1/txData_reg[2]_i_12/O
                         net (fo=3, routed)           0.232    -0.031    cmdProc1/txData_reg[2]_i_12_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.014 r  cmdProc1/txData_reg[2]_i_5/O
                         net (fo=1, routed)           0.082     0.096    cmdProc1/txData_reg[2]_i_5_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.141 r  cmdProc1/txData_reg[2]_i_1/O
                         net (fo=1, routed)           0.409     0.550    cmdProc1/txData_reg[2]_i_1_n_0
    SLICE_X5Y90          LDCE                                         r  cmdProc1/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           384 Endpoints
Min Delay           384 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.252ns  (logic 1.617ns (19.595%)  route 6.635ns (80.405%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.981     8.252    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.247ns  (logic 1.617ns (19.606%)  route 6.630ns (80.394%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.977     8.247    rx/bitTmr[10]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  rx/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X5Y75          FDRE                                         r  rx/bitTmr_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/line_counter_add.count_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.225ns  (logic 1.587ns (19.294%)  route 6.638ns (80.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=243, routed)         5.296     6.759    cmdProc1/reset_IBUF
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.883 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          1.342     8.225    cmdProc1/count0
    SLICE_X3Y100         FDCE                                         f  cmdProc1/line_counter_add.count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.684    -1.292    cmdProc1/CLK
    SLICE_X3Y100         FDCE                                         r  cmdProc1/line_counter_add.count_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/line_counter_add.count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.225ns  (logic 1.587ns (19.294%)  route 6.638ns (80.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=243, routed)         5.296     6.759    cmdProc1/reset_IBUF
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.883 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          1.342     8.225    cmdProc1/count0
    SLICE_X3Y100         FDCE                                         f  cmdProc1/line_counter_add.count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.684    -1.292    cmdProc1/CLK
    SLICE_X3Y100         FDCE                                         r  cmdProc1/line_counter_add.count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/line_counter_add.count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.225ns  (logic 1.587ns (19.294%)  route 6.638ns (80.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=243, routed)         5.296     6.759    cmdProc1/reset_IBUF
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.883 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          1.342     8.225    cmdProc1/count0
    SLICE_X3Y100         FDCE                                         f  cmdProc1/line_counter_add.count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.684    -1.292    cmdProc1/CLK
    SLICE_X3Y100         FDCE                                         r  cmdProc1/line_counter_add.count_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmdProc1/txData_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[5]/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/txData_reg[5]/Q
                         net (fo=1, routed)           0.116     0.294    tx/D[5]
    SLICE_X9Y93          FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.833    -0.837    tx/clk_out
    SLICE_X9Y93          FDRE                                         r  tx/txData_reg[6]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.158ns (44.004%)  route 0.201ns (55.996%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[1]/G
    SLICE_X9Y92          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/txData_reg[1]/Q
                         net (fo=1, routed)           0.201     0.359    tx/D[1]
    SLICE_X6Y92          FDRE                                         r  tx/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X6Y92          FDRE                                         r  tx/txData_reg[2]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.178ns (42.591%)  route 0.240ns (57.409%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[3]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/txData_reg[3]/Q
                         net (fo=1, routed)           0.240     0.418    tx/D[3]
    SLICE_X6Y92          FDRE                                         r  tx/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X6Y92          FDRE                                         r  tx/txData_reg[4]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.158ns (36.559%)  route 0.274ns (63.441%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[7]/G
    SLICE_X5Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/txData_reg[7]/Q
                         net (fo=1, routed)           0.274     0.432    tx/D[7]
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[8]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.158ns (36.475%)  route 0.275ns (63.525%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[0]/G
    SLICE_X5Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/txData_reg[0]/Q
                         net (fo=1, routed)           0.275     0.433    tx/D[0]
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[1]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.178ns (39.545%)  route 0.272ns (60.455%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[4]/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/txData_reg[4]/Q
                         net (fo=1, routed)           0.272     0.450    tx/D[4]
    SLICE_X5Y93          FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    tx/clk_out
    SLICE_X5Y93          FDRE                                         r  tx/txData_reg[5]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.158ns (33.811%)  route 0.309ns (66.189%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[2]/G
    SLICE_X5Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/txData_reg[2]/Q
                         net (fo=1, routed)           0.309     0.467    tx/D[2]
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[3]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.178ns (30.266%)  route 0.410ns (69.734%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[6]/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/txData_reg[6]/Q
                         net (fo=1, routed)           0.410     0.588    tx/D[6]
    SLICE_X5Y93          FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    tx/clk_out
    SLICE_X5Y93          FDRE                                         r  tx/txData_reg[7]/C

Slack:                    inf
  Source:                 cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cmdProc1/curState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.248ns (32.104%)  route 0.524ns (67.896%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE                         0.000     0.000 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[0]/G
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[0]/Q
                         net (fo=1, routed)           0.196     0.354    cmdProc1/reg_checkCommand_nextState[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.399 f  cmdProc1/curState[0]_i_2/O
                         net (fo=1, routed)           0.329     0.727    cmdProc1/curState[0]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.772 r  cmdProc1/curState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.772    cmdProc1/nextState[0]
    SLICE_X5Y89          FDRE                                         r  cmdProc1/curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.811    cmdProc1/CLK
    SLICE_X5Y89          FDRE                                         r  cmdProc1/curState_reg[0]/C

Slack:                    inf
  Source:                 cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cmdProc1/curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.268ns (33.360%)  route 0.535ns (66.640%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          LDCE                         0.000     0.000 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/G
    SLICE_X6Y87          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/Q
                         net (fo=1, routed)           0.399     0.577    cmdProc1/reg_checkCommand_nextState[2]
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.045     0.622 f  cmdProc1/curState[2]_i_2/O
                         net (fo=1, routed)           0.136     0.758    cmdProc1/curState[2]_i_2_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  cmdProc1/curState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.803    cmdProc1/nextState[2]
    SLICE_X7Y93          FDRE                                         r  cmdProc1/curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X7Y93          FDRE                                         r  cmdProc1/curState_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           384 Endpoints
Min Delay           384 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.412ns  (logic 1.617ns (19.222%)  route 6.795ns (80.778%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          1.142     8.412    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y74          FDRE                                         r  rx/bitTmr_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.252ns  (logic 1.617ns (19.595%)  route 6.635ns (80.405%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.981     8.252    rx/bitTmr[10]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X4Y75          FDRE                                         r  rx/bitTmr_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.247ns  (logic 1.617ns (19.606%)  route 6.630ns (80.394%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=243, routed)         5.653     7.116    rx/reset_IBUF
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.154     7.270 r  rx/bitTmr[10]_i_1/O
                         net (fo=15, routed)          0.977     8.247    rx/bitTmr[10]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  rx/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.490    -1.486    rx/clk_out
    SLICE_X5Y75          FDRE                                         r  rx/bitTmr_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/line_counter_add.count_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.225ns  (logic 1.587ns (19.294%)  route 6.638ns (80.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=243, routed)         5.296     6.759    cmdProc1/reset_IBUF
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.883 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          1.342     8.225    cmdProc1/count0
    SLICE_X3Y100         FDCE                                         f  cmdProc1/line_counter_add.count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.684    -1.292    cmdProc1/CLK
    SLICE_X3Y100         FDCE                                         r  cmdProc1/line_counter_add.count_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/line_counter_add.count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.225ns  (logic 1.587ns (19.294%)  route 6.638ns (80.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=243, routed)         5.296     6.759    cmdProc1/reset_IBUF
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.883 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          1.342     8.225    cmdProc1/count0
    SLICE_X3Y100         FDCE                                         f  cmdProc1/line_counter_add.count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.684    -1.292    cmdProc1/CLK
    SLICE_X3Y100         FDCE                                         r  cmdProc1/line_counter_add.count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/line_counter_add.count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.225ns  (logic 1.587ns (19.294%)  route 6.638ns (80.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=243, routed)         5.296     6.759    cmdProc1/reset_IBUF
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     6.883 f  cmdProc1/peek_counter_opreation.count[0]_i_3/O
                         net (fo=96, routed)          1.342     8.225    cmdProc1/count0
    SLICE_X3Y100         FDCE                                         f  cmdProc1/line_counter_add.count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         1.684    -1.292    cmdProc1/CLK
    SLICE_X3Y100         FDCE                                         r  cmdProc1/line_counter_add.count_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmdProc1/txData_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[5]/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/txData_reg[5]/Q
                         net (fo=1, routed)           0.116     0.294    tx/D[5]
    SLICE_X9Y93          FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.833    -0.837    tx/clk_out
    SLICE_X9Y93          FDRE                                         r  tx/txData_reg[6]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.158ns (44.004%)  route 0.201ns (55.996%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[1]/G
    SLICE_X9Y92          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/txData_reg[1]/Q
                         net (fo=1, routed)           0.201     0.359    tx/D[1]
    SLICE_X6Y92          FDRE                                         r  tx/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X6Y92          FDRE                                         r  tx/txData_reg[2]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.178ns (42.591%)  route 0.240ns (57.409%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[3]/G
    SLICE_X8Y91          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/txData_reg[3]/Q
                         net (fo=1, routed)           0.240     0.418    tx/D[3]
    SLICE_X6Y92          FDRE                                         r  tx/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X6Y92          FDRE                                         r  tx/txData_reg[4]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.158ns (36.559%)  route 0.274ns (63.441%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[7]/G
    SLICE_X5Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/txData_reg[7]/Q
                         net (fo=1, routed)           0.274     0.432    tx/D[7]
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[8]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.158ns (36.475%)  route 0.275ns (63.525%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[0]/G
    SLICE_X5Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/txData_reg[0]/Q
                         net (fo=1, routed)           0.275     0.433    tx/D[0]
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[1]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.178ns (39.545%)  route 0.272ns (60.455%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[4]/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/txData_reg[4]/Q
                         net (fo=1, routed)           0.272     0.450    tx/D[4]
    SLICE_X5Y93          FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    tx/clk_out
    SLICE_X5Y93          FDRE                                         r  tx/txData_reg[5]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.158ns (33.811%)  route 0.309ns (66.189%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[2]/G
    SLICE_X5Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/txData_reg[2]/Q
                         net (fo=1, routed)           0.309     0.467    tx/D[2]
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.810    tx/clk_out
    SLICE_X5Y91          FDRE                                         r  tx/txData_reg[3]/C

Slack:                    inf
  Source:                 cmdProc1/txData_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.178ns (30.266%)  route 0.410ns (69.734%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          LDCE                         0.000     0.000 r  cmdProc1/txData_reg[6]/G
    SLICE_X8Y93          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/txData_reg[6]/Q
                         net (fo=1, routed)           0.410     0.588    tx/D[6]
    SLICE_X5Y93          FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    tx/clk_out
    SLICE_X5Y93          FDRE                                         r  tx/txData_reg[7]/C

Slack:                    inf
  Source:                 cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cmdProc1/curState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.248ns (32.104%)  route 0.524ns (67.896%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE                         0.000     0.000 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[0]/G
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[0]/Q
                         net (fo=1, routed)           0.196     0.354    cmdProc1/reg_checkCommand_nextState[0]
    SLICE_X3Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.399 f  cmdProc1/curState[0]_i_2/O
                         net (fo=1, routed)           0.329     0.727    cmdProc1/curState[0]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.772 r  cmdProc1/curState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.772    cmdProc1/nextState[0]
    SLICE_X5Y89          FDRE                                         r  cmdProc1/curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.860    -0.811    cmdProc1/CLK
    SLICE_X5Y89          FDRE                                         r  cmdProc1/curState_reg[0]/C

Slack:                    inf
  Source:                 cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cmdProc1/curState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.268ns (33.360%)  route 0.535ns (66.640%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          LDCE                         0.000     0.000 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/G
    SLICE_X6Y87          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cmdProc1/nextStateLogical.reg_checkCommand_nextState_reg[2]/Q
                         net (fo=1, routed)           0.399     0.577    cmdProc1/reg_checkCommand_nextState[2]
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.045     0.622 f  cmdProc1/curState[2]_i_2/O
                         net (fo=1, routed)           0.136     0.758    cmdProc1/curState[2]_i_2_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  cmdProc1/curState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.803    cmdProc1/nextState[2]
    SLICE_X7Y93          FDRE                                         r  cmdProc1/curState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=509, routed)         0.861    -0.809    cmdProc1/CLK
    SLICE_X7Y93          FDRE                                         r  cmdProc1/curState_reg[2]/C





