

================================================================
== Vitis HLS Report for 'substring_Pipeline_loop_5_VITIS_LOOP_121_6'
================================================================
* Date:           Sun Jun 23 03:45:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        substring
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.507 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12292|    12292|  61.460 us|  61.460 us|  12292|  12292|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_5_VITIS_LOOP_121_6  |    12290|    12290|         4|          1|          1|  12288|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     366|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      90|    -|
|Register             |        -|     -|      232|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      232|     488|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln118_1_fu_169_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln118_fu_143_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln122_fu_207_p2       |         +|   0|  0|  20|          13|          13|
    |add_ln128_fu_183_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln132_fu_291_p2       |         +|   0|  0|  39|          32|           1|
    |icmp_ln118_fu_137_p2      |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln121_fu_155_p2      |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln128_fu_244_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln131_fu_285_p2      |      icmp|   0|  0|  39|          32|           1|
    |or_ln128_fu_273_p2        |        or|   0|  0|   2|           1|           1|
    |c_4_fu_233_p3             |    select|   0|  0|  32|           1|          32|
    |match_3_fu_277_p3         |    select|   0|  0|  32|           1|          32|
    |s_5_1_fu_297_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln118_1_fu_175_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln118_2_fu_259_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln118_fu_161_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln128_fu_266_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 366|         163|         212|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten42_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_68                                 |   9|          2|   13|         26|
    |indvar_flatten42_fu_72                  |   9|          2|   14|         28|
    |j_fu_56                                 |   9|          2|    2|          4|
    |match_fu_52                             |   9|          2|   32|         64|
    |s_5_fu_64                               |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|  124|        248|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln122_reg_391                 |  13|   0|   13|          0|
    |add_ln128_reg_386                 |   2|   0|    2|          0|
    |add_ln128_reg_386_pp0_iter1_reg   |   2|   0|    2|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_68                           |  13|   0|   13|          0|
    |icmp_ln118_reg_366                |   1|   0|    1|          0|
    |icmp_ln118_reg_366_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln121_reg_370                |   1|   0|    1|          0|
    |icmp_ln128_reg_406                |   1|   0|    1|          0|
    |indvar_flatten42_fu_72            |  14|   0|   14|          0|
    |j_fu_56                           |   2|   0|    2|          0|
    |match_fu_52                       |  32|   0|   32|          0|
    |s_5_16_fu_60                      |  32|   0|   32|          0|
    |s_5_fu_64                         |  32|   0|   32|          0|
    |select_ln118_1_reg_381            |  13|   0|   13|          0|
    |select_ln118_reg_376              |   2|   0|    2|          0|
    |icmp_ln121_reg_370                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 232|  32|  169|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  substring_Pipeline_loop_5_VITIS_LOOP_121_6|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  substring_Pipeline_loop_5_VITIS_LOOP_121_6|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  substring_Pipeline_loop_5_VITIS_LOOP_121_6|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  substring_Pipeline_loop_5_VITIS_LOOP_121_6|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  substring_Pipeline_loop_5_VITIS_LOOP_121_6|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  substring_Pipeline_loop_5_VITIS_LOOP_121_6|  return value|
|str_5_address0     |  out|   12|   ap_memory|                                       str_5|         array|
|str_5_ce0          |  out|    1|   ap_memory|                                       str_5|         array|
|str_5_q0           |   in|   32|   ap_memory|                                       str_5|         array|
|str_6_address0     |  out|   12|   ap_memory|                                       str_6|         array|
|str_6_ce0          |  out|    1|   ap_memory|                                       str_6|         array|
|str_6_q0           |   in|   32|   ap_memory|                                       str_6|         array|
|s_5_16_out         |  out|   32|      ap_vld|                                  s_5_16_out|       pointer|
|s_5_16_out_ap_vld  |  out|    1|      ap_vld|                                  s_5_16_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------------+--------------+

