Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 24 09:13:11 2022
| Host         : DESKTOP-QFVTB2Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_AXIS_Interface_control_sets_placed.rpt
| Design       : UART_AXIS_Interface
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   181 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           24 |
| Yes          | No                    | No                     |             911 |          184 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             392 |           97 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                                    Enable Signal                                                                    |                                               Set/Reset Signal                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ipClk_IBUF_BUFG | packetiser/FSM_sequential_state_reg[0]_0[0]                                                                                                         | packetiser/UART_Inst/ipnReset                                                                                |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | opLED[10]_i_1_n_0                                                                                                                                   | packetiser/UART_Inst/ipnReset                                                                                |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | opLED[5]_i_1_n_0                                                                                                                                    | packetiser/UART_Inst/ipnReset                                                                                |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | opLED[15]_i_1_n_0                                                                                                                                   | packetiser/UART_Inst/ipnReset                                                                                |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/opTx_i_1_n_0                                                                                                                   | packetiser/UART_Inst/rst                                                                                     |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0]                                                                                                | packetiser/UART_Inst/tx_state_reg[0]                                                                         |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | opLED1_in[10]                                                                                                                                       | packetiser/UART_Inst/ipnReset                                                                                |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | packetiser/FSM_sequential_state_reg[0]_0[1]                                                                                                         | packetiser/UART_Inst/ipnReset                                                                                |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/r_count_en_w_sclr                                                                                                        |                                                                                                              |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG |                                                                                                                                                     | packetiser/UART_Inst/rst                                                                                     |                3 |              4 |         1.33 |
|  ipClk_IBUF_BUFG | packetiser/E[0]                                                                                                                                     | packetiser/UART_Inst/ipnReset                                                                                |                2 |              4 |         2.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/tx_state_reg[1]                                                                                                                | packetiser/UART_TxData[6]_i_1_n_0                                                                            |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/tx_state_reg[1]                                                                                                                |                                                                                                              |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/rx_cnt[3]_i_1_n_0                                                                                                              |                                                                                                              |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0]                                                                                                |                                                                                                              |                2 |              4 |         2.00 |
|  ipClk_IBUF_BUFG | packetiser/D[1]                                                                                                                                     | packetiser/UART_Inst/ipnReset                                                                                |                1 |              6 |         6.00 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/symbols_out_remaining[7]_i_1_n_0                                                                                         | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                     |                3 |              8 |         2.67 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/E[0]                                                                                                                           |                                                                                                              |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/data_cache                                                                                                                               |                                                                                                              |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/state_machine/count_en                                                         | FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/state_machine/fsm_natural_output.reg0_0 |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/rx_packet_reg[1][0]                                                                                                            |                                                                                                              |                3 |              8 |         2.67 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/opRxData[7]_i_1_n_0                                                                                                            |                                                                                                              |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/FSM_sequential_state_reg[1]_1[0]                                                                                                         |                                                                                                              |                2 |              9 |         4.50 |
|  ipClk_IBUF_BUFG | packetiser/FSM_sequential_state_reg[1]_2[0]                                                                                                         | packetiser/UART_Inst/ipnReset                                                                                |                5 |              9 |         1.80 |
|  ipClk_IBUF_BUFG | packetiser/FSM_sequential_state_reg[1]_5[0]                                                                                                         | packetiser/UART_Inst/ipnReset                                                                                |                2 |              9 |         4.50 |
|  ipClk_IBUF_BUFG | packetiser/FSM_sequential_state_reg[1]_4[0]                                                                                                         | packetiser/UART_Inst/ipnReset                                                                                |                2 |              9 |         4.50 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                     |                2 |              9 |         4.50 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/clk_cnt[9]_i_1_n_0                                                                                                             |                                                                                                              |                3 |             10 |         3.33 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/clk_cnt2[9]_i_1_n_0                                                                                                            |                                                                                                              |                3 |             10 |         3.33 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/tx_cnt[2]_i_1_n_0                                                                                                              |                                                                                                              |                2 |             11 |         5.50 |
|  ipClk_IBUF_BUFG |                                                                                                                                                     | packetiser/UART_Inst/ipnReset                                                                                |               11 |             18 |         1.64 |
|  ipClk_IBUF_BUFG |                                                                                                                                                     | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                     |               10 |             28 |         2.80 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                             | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                     |                6 |             32 |         5.33 |
|  ipClk_IBUF_BUFG | packetiser/FSM_sequential_state_reg[2]_0[0]                                                                                                         | packetiser/UART_Inst/ipnReset                                                                                |                5 |             32 |         6.40 |
|  ipClk_IBUF_BUFG | packetiser/sweep_received_reg[0]                                                                                                                    | packetiser/UART_Inst/ipnReset                                                                                |                8 |             32 |         4.00 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_reg_full_1_reg[0] | FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                     |                6 |             32 |         5.33 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                        |                                                                                                              |                4 |             32 |         8.00 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/twiddle_ce                                                                                                               |                                                                                                              |                5 |             34 |         6.80 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                                                  |                                                                                                              |                7 |             50 |         7.14 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0[0]                                                                               |                                                                                                              |                9 |             50 |         5.56 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/E[0]                                                                                                                     |                                                                                                              |                8 |             50 |         6.25 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                     |                                                                                                              |                7 |             50 |         7.14 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/pr_i                                                                                                                     |                                                                                                              |                9 |             56 |         6.22 |
|  ipClk_IBUF_BUFG | packetiser/FSM_sequential_state_reg[1]_0[0]                                                                                                         | packetiser/UART_Inst/ipnReset                                                                                |               15 |             56 |         3.73 |
|  ipClk_IBUF_BUFG |                                                                                                                                                     |                                                                                                              |               29 |             98 |         3.38 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                          |               29 |            134 |         4.62 |
|  ipClk_IBUF_BUFG | FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   |                                                                                                              |              122 |            786 |         6.44 |
+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


