Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o F:/GitHub/Procesador2-imm/procesador2_tb_isim_beh.exe -prj F:/GitHub/Procesador2-imm/procesador2_tb_beh.prj work.procesador2_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/GitHub/Procesador2-imm/uc.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/sumador.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/seu.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/rf.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/pc.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/npc.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/mux.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/instructionMemory.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/alu.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/procesador2.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador2-imm/procesador2_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity sumador [sumador_default]
Compiling architecture behavioral of entity npc [npc_default]
Compiling architecture behavioral of entity pc [pc_default]
Compiling architecture arqinstructionmemory of entity instructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity uc [uc_default]
Compiling architecture behavioral of entity rf [rf_default]
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity seu [seu_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture arq_procesador of entity procesador2 [procesador2_default]
Compiling architecture behavior of entity procesador2_tb
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Built simulation executable F:/GitHub/Procesador2-imm/procesador2_tb_isim_beh.exe
Fuse Memory Usage: 37008 KB
Fuse CPU Usage: 921 ms
