"Addressing Mode","Cycle ","Condition","Target","Assign"
"*",0,,"G_addr ","curr_pc"
"*",0,,"G_rdwr",1
"*",0,,"{next_pch, next_pcl}","curr_pc + 1"
"*",0,,"next_ir","G_rd_data"
"*",0,,"next_cycle","curr_cycle + 1 "
,,,,
"Implied",1,,"G_addr ","curr_pc"
"Implied",1,,"G_rdwr",1
"Implied",1," ","next_cycle","curr_cycle + 1 "
,,,,
"Immediate",1,,"G_addr ","curr_pc"
"Immediate",1,,"G_rdwr",1
"Immediate",1,,"{next_pch, next_pcl}","curr_pc + 1"
"Immediate",1,,"next_cycle","curr_cycle + 1 "
,,,,
"Absolute",1,,"G_addr ","curr_pc"
"Absolute",1,,"G_rdwr",1
"Absolute",1,,"{next_pch, next_pcl}","curr_pc + 1"
"Absolute",1,,"next_adl","G_rd_data"
"Absolute",1,,"next_cycle","curr_cycle + 1 "
"Absolute",2,,"G_addr","curr_pc"
"Absolute",2,,"{next_pch, next_pcl}","curr_pc + 1"
"Absolute",2,,"G_rdwr",1
"Absolute",2,,"next_adh","G_rd_data"
"Absolute",2,,"next_cycle","curr_cycle + 1 "
,,,,
"Zero Page",1,,"G_addr","curr_pc"
"Zero Page",1,,"G_rdwr",1
"Zero Page",1,,"{next_pch, next_pcl}","curr_pc + 1"
"Zero Page",1,,"next_adh",0
"Zero Page",1,,"next_adl","G_rd_data"
"Zero Page",1,,"next_cycle","curr_cycle + 1 "
"Zero Page",2,,"G_addr","curr_ad"
"Zero Page",2,,"G_rdwr",1
"Zero Page",2,,"next_cycle","curr_cycle + 1 "
