read_verilog ../top.v
synth -top top
write_simplec -verbose result.out 
