vendor_name = ModelSim
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/unsaved/unsaved_bb.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.qip
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.qip
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.qip
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.qip
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.qip
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.qip
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.qip
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/alu.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/aluSource.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/controlUnit.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/forwadingUnit.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/hdu.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/immGen.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU_Controller.v
source_file = 1, /users/naqas/desktop/github/risc-v/riscv_core/imem.hex
source_file = 1, /users/naqas/desktop/github/risc-v/riscv_core/dmem.hex
source_file = 1, C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.cbx.xml
design_name = top
instance = comp, \clk~input , clk~input, top, 1
instance = comp, \reset_n~input , reset_n~input, top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, top, 1
