Release 12.4 - par M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Fri Oct 25 23:25:18 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 13 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   MIPS_SC_PROCESSOR/PREDICTOR_BUFF/Mram_REGS1_RAMD_D1_O
   MIPS_SC_PROCESSOR/PREDICTOR_BUFF/Mram_REGS2_RAMD_D1_O
   MIPS_SC_PROCESSOR/PREDICTOR_BUFF/Mram_REGS3_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS11_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS12_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS13_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS14_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS15_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS1_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS2_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS3_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS4_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS5_RAMD_D1_O


