##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Telit_UART_IntClock
		4.3::Critical Path Report for uart_ultrasonic_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Telit_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
		5.3::Critical Path Report for (Telit_UART_IntClock:R vs. Telit_UART_IntClock:R)
		5.4::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                 | Frequency: 58.57 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                   | Target: 24.00 MHz  | 
Clock: Telit_UART_IntClock       | Frequency: 57.44 MHz  | Target: 0.92 MHz   | 
Clock: uart_ultrasonic_IntClock  | Frequency: 55.93 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 Telit_UART_IntClock       41666.7          24594       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 uart_ultrasonic_IntClock  41666.7          25696       N/A              N/A         N/A              N/A         N/A              N/A         
Telit_UART_IntClock       Telit_UART_IntClock       1.08333e+006     1065923     N/A              N/A         N/A              N/A         N/A              N/A         
uart_ultrasonic_IntClock  uart_ultrasonic_IntClock  1.30417e+007     13023787    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase       
---------------  ------------  ---------------------  
Telit_tx(0)_PAD  28846         Telit_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.57 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24594p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13602
-------------------------------------   ----- 
End-of-path arrival time (ps)           13602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                                iocell32        1948   1948  24594  RISE       1
\Telit_UART:BUART:rx_postpoll\/main_0         macrocell10     6015   7963  24594  RISE       1
\Telit_UART:BUART:rx_postpoll\/q              macrocell10     3350  11313  24594  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  13602  24594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Telit_UART_IntClock
*************************************************
Clock: Telit_UART_IntClock
Frequency: 57.44 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065923p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q                      macrocell22     1250   1250  1065923  RISE       1
\Telit_UART:BUART:counter_load_not\/main_2           macrocell4      4314   5564  1065923  RISE       1
\Telit_UART:BUART:counter_load_not\/q                macrocell4      3350   8914  1065923  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2306  11220  1065923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for uart_ultrasonic_IntClock
******************************************************
Clock: uart_ultrasonic_IntClock
Frequency: 55.93 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023787p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -5360
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12519
-------------------------------------   ----- 
End-of-path arrival time (ps)           12519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q            macrocell35   1250   1250  13023787  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/main_2  macrocell30   5021   6271  13023787  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/q       macrocell30   3350   9621  13023787  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/load   count7cell    2899  12519  13023787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Telit_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24594p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13602
-------------------------------------   ----- 
End-of-path arrival time (ps)           13602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                                iocell32        1948   1948  24594  RISE       1
\Telit_UART:BUART:rx_postpoll\/main_0         macrocell10     6015   7963  24594  RISE       1
\Telit_UART:BUART:rx_postpoll\/q              macrocell10     3350  11313  24594  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  13602  24594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
**************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25696p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3470
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12501
-------------------------------------   ----- 
End-of-path arrival time (ps)           12501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell36        1816   1816  25696  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell33     5010   6826  25696  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell33     3350  10176  25696  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2325  12501  25696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (Telit_UART_IntClock:R vs. Telit_UART_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065923p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q                      macrocell22     1250   1250  1065923  RISE       1
\Telit_UART:BUART:counter_load_not\/main_2           macrocell4      4314   5564  1065923  RISE       1
\Telit_UART:BUART:counter_load_not\/q                macrocell4      3350   8914  1065923  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2306  11220  1065923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
*****************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023787p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -5360
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12519
-------------------------------------   ----- 
End-of-path arrival time (ps)           12519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q            macrocell35   1250   1250  13023787  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/main_2  macrocell30   5021   6271  13023787  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/q       macrocell30   3350   9621  13023787  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/load   count7cell    2899  12519  13023787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24594p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13602
-------------------------------------   ----- 
End-of-path arrival time (ps)           13602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                                iocell32        1948   1948  24594  RISE       1
\Telit_UART:BUART:rx_postpoll\/main_0         macrocell10     6015   7963  24594  RISE       1
\Telit_UART:BUART:rx_postpoll\/q              macrocell10     3350  11313  24594  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2290  13602  24594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25696p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3470
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12501
-------------------------------------   ----- 
End-of-path arrival time (ps)           12501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell36        1816   1816  25696  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell33     5010   6826  25696  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell33     3350  10176  25696  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2325  12501  25696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 29511p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8646
-------------------------------------   ---- 
End-of-path arrival time (ps)           8646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell36      1816   1816  25696  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_0  macrocell35   6830   8646  29511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb   iocell32      1948   1948  24594  RISE       1
MODIN1_0/main_0  macrocell1    6015   7963  30194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb   iocell32      1948   1948  24594  RISE       1
MODIN1_1/main_0  macrocell2    6015   7963  30194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_last\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_last\/clock_0
Path slack     : 30437p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7720
-------------------------------------   ---- 
End-of-path arrival time (ps)           7720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                iocell36      1816   1816  25696  RISE       1
\uart_ultrasonic:BUART:rx_last\/main_0  macrocell31   5904   7720  30437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 30437p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7720
-------------------------------------   ---- 
End-of-path arrival time (ps)           7720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell36      1816   1816  25696  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_0  macrocell38   5904   7720  30437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_last\/main_0
Capture Clock  : \Telit_UART:BUART:rx_last\/clock_0
Path slack     : 31043p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                     iocell32      1948   1948  24594  RISE       1
\Telit_UART:BUART:rx_last\/main_0  macrocell8    5166   7114  31043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_last\/clock_0                         macrocell8          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 31043p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                        iocell32      1948   1948  24594  RISE       1
\Telit_UART:BUART:rx_state_0\/main_0  macrocell11   5166   7114  31043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 31062p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                        iocell32      1948   1948  24594  RISE       1
\Telit_UART:BUART:rx_state_2\/main_0  macrocell12   5146   7094  31062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Telit_rx(0)/fb
Path End       : \Telit_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 31062p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. Telit_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Telit_rx(0)/in_clock                                        iocell32            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Telit_rx(0)/fb                         iocell32      1948   1948  24594  RISE       1
\Telit_UART:BUART:rx_status_3\/main_0  macrocell15   5146   7094  31062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 31331p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell36      1816   1816  25696  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_0  macrocell34   5010   6826  31331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:pollcount_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:pollcount_0\/clock_0
Path slack     : 31344p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell36      1816   1816  25696  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/main_0  macrocell26   4996   6812  31344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_0
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 31344p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell36            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell36      1816   1816  25696  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_0  macrocell27   4996   6812  31344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065923p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q                      macrocell22     1250   1250  1065923  RISE       1
\Telit_UART:BUART:counter_load_not\/main_2           macrocell4      4314   5564  1065923  RISE       1
\Telit_UART:BUART:counter_load_not\/q                macrocell4      3350   8914  1065923  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2306  11220  1065923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Telit_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066167p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11807
-------------------------------------   ----- 
End-of-path arrival time (ps)           11807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q   macrocell5    1250   1250  1066167  RISE       1
\Telit_UART:BUART:rx_counter_load\/main_3  macrocell7    4953   6203  1066167  RISE       1
\Telit_UART:BUART:rx_counter_load\/q       macrocell7    3350   9553  1066167  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/load   count7cell    2254  11807  1066167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066849p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10475
-------------------------------------   ----- 
End-of-path arrival time (ps)           10475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   2510   2510  1066849  RISE       1
\Telit_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell19     2320   4830  1066849  RISE       1
\Telit_UART:BUART:tx_bitclk_enable_pre\/q           macrocell19     3350   8180  1066849  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2294  10475  1066849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Telit_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Telit_UART:BUART:sTX:TxSts\/clock
Path slack     : 1069707p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13126
-------------------------------------   ----- 
End-of-path arrival time (ps)           13126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1069707  RISE       1
\Telit_UART:BUART:tx_status_0\/main_2                 macrocell23     3873   7453  1069707  RISE       1
\Telit_UART:BUART:tx_status_0\/q                      macrocell23     3350  10803  1069707  RISE       1
\Telit_UART:BUART:sTX:TxSts\/status_0                 statusicell2    2323  13126  1069707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070695p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q                macrocell11     1250   1250  1067189  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   5379   6629  1070695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Telit_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Telit_UART:BUART:sRX:RxSts\/clock
Path slack     : 1070718p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12116
-------------------------------------   ----- 
End-of-path arrival time (ps)           12116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070718  RISE       1
\Telit_UART:BUART:rx_status_4\/main_1                 macrocell16     2320   5900  1070718  RISE       1
\Telit_UART:BUART:rx_status_4\/q                      macrocell16     3350   9250  1070718  RISE       1
\Telit_UART:BUART:sRX:RxSts\/status_4                 statusicell1    2866  12116  1070718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071737p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1066167  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_4    macrocell9    6837   8087  1071737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071737p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1066167  RISE       1
\Telit_UART:BUART:rx_state_2\/main_5      macrocell12   6837   8087  1071737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071737p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1066167  RISE       1
\Telit_UART:BUART:rx_status_3\/main_7     macrocell15   6837   8087  1071737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072306p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7517
-------------------------------------   ---- 
End-of-path arrival time (ps)           7517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q      macrocell5    1250   1250  1066167  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_3  macrocell14   6267   7517  1072306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Telit_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072558p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q                macrocell21     1250   1250  1066314  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3516   4766  1072558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1072991p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1072991  RISE       1
\Telit_UART:BUART:rx_state_0\/main_2   macrocell11   5582   6832  1072991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072991p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1072991  RISE       1
\Telit_UART:BUART:rx_state_3\/main_1   macrocell13   5582   6832  1072991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Telit_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072995p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q                macrocell20     1250   1250  1067284  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3078   4328  1072995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Telit_UART:BUART:txn\/main_3
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1073152  RISE       1
\Telit_UART:BUART:txn\/main_3                macrocell25     2301   6671  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073172p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  1066314  RISE       1
\Telit_UART:BUART:tx_state_2\/main_0  macrocell22   5401   6651  1073172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073527p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073527  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_6       macrocell9    4356   6296  1073527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073527p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073527  RISE       1
\Telit_UART:BUART:rx_state_2\/main_8         macrocell12   4356   6296  1073527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073620p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1066167  RISE       1
\Telit_UART:BUART:rx_state_0\/main_7      macrocell11   4953   6203  1073620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073620p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q  macrocell5    1250   1250  1066167  RISE       1
\Telit_UART:BUART:rx_state_3\/main_4      macrocell13   4953   6203  1073620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1073708p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q       macrocell22   1250   1250  1065923  RISE       1
\Telit_UART:BUART:tx_state_0\/main_3  macrocell20   4866   6116  1073708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073708p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q       macrocell22   1250   1250  1065923  RISE       1
\Telit_UART:BUART:tx_state_1\/main_2  macrocell21   4866   6116  1073708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073760p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell2    1250   1250  1070354  RISE       1
\Telit_UART:BUART:rx_status_3\/main_5  macrocell15   4813   6063  1073760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_address_detected\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073767p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_address_detected\/clock_0             macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_address_detected\/q       macrocell5      1250   1250  1066167  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   2306   3556  1073767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073769p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q          macrocell6      1250   1250  1072991  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2304   3554  1073769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073775p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6048
-------------------------------------   ---- 
End-of-path arrival time (ps)           6048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell1    1250   1250  1070352  RISE       1
\Telit_UART:BUART:rx_status_3\/main_6  macrocell15   4798   6048  1073775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Telit_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1073941p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1069707  RISE       1
\Telit_UART:BUART:tx_state_0\/main_2                  macrocell20     2302   5882  1073941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074098p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  1066314  RISE       1
\Telit_UART:BUART:tx_state_0\/main_0  macrocell20   4476   5726  1074098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074098p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q       macrocell21   1250   1250  1066314  RISE       1
\Telit_UART:BUART:tx_state_1\/main_0  macrocell21   4476   5726  1074098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074122p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q               macrocell11   1250   1250  1067189  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_0  macrocell14   4451   5701  1074122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:txn\/main_4
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1074259p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q  macrocell22   1250   1250  1065923  RISE       1
\Telit_UART:BUART:txn\/main_4    macrocell25   4314   5564  1074259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074308p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q   macrocell6    1250   1250  1072991  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_1  macrocell9    4265   5515  1074308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074308p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1072991  RISE       1
\Telit_UART:BUART:rx_state_2\/main_2   macrocell12   4265   5515  1074308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_bitclk_enable\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074308p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_bitclk_enable\/q  macrocell6    1250   1250  1072991  RISE       1
\Telit_UART:BUART:rx_status_3\/main_2  macrocell15   4265   5515  1074308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074315p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell2    1250   1250  1070354  RISE       1
\Telit_UART:BUART:rx_state_0\/main_5  macrocell11   4258   5508  1074315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074317p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell1    1250   1250  1070352  RISE       1
\Telit_UART:BUART:rx_state_0\/main_6  macrocell11   4256   5506  1074317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074429p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073527  RISE       1
\Telit_UART:BUART:rx_state_0\/main_9         macrocell11   3455   5395  1074429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Telit_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074429p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073527  RISE       1
\Telit_UART:BUART:rx_state_3\/main_6         macrocell13   3455   5395  1074429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074581p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  1067284  RISE       1
\Telit_UART:BUART:tx_state_2\/main_1  macrocell22   3992   5242  1074581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_load_fifo\/q
Path End       : \Telit_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Telit_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074633p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_load_fifo\/q            macrocell9      1250   1250  1071613  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4320   5570  1074633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074642p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q       macrocell11   1250   1250  1067189  RISE       1
\Telit_UART:BUART:rx_state_0\/main_1  macrocell11   3931   5181  1074642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074642p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q       macrocell11   1250   1250  1067189  RISE       1
\Telit_UART:BUART:rx_state_3\/main_0  macrocell13   3931   5181  1074642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_1\/q
Path End       : \Telit_UART:BUART:txn\/main_1
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1074651p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_1\/q  macrocell21   1250   1250  1066314  RISE       1
\Telit_UART:BUART:txn\/main_1    macrocell25   3923   5173  1074651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074858p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q        macrocell18   1250   1250  1067440  RISE       1
\Telit_UART:BUART:tx_state_2\/main_3  macrocell22   3716   4966  1074858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Telit_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Telit_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074993p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   2510   2510  1066849  RISE       1
\Telit_UART:BUART:tx_bitclk\/main_0                 macrocell18     2320   4830  1074993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075028  RISE       1
MODIN1_0/main_1                              macrocell1    2856   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075028  RISE       1
MODIN1_1/main_1                              macrocell2    2856   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Telit_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Telit_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075028  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/main_0   macrocell6    2856   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075028  RISE       1
MODIN1_0/main_2                              macrocell1    2855   4795  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075028  RISE       1
MODIN1_1/main_2                              macrocell2    2855   4795  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Telit_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Telit_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075028  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/main_1   macrocell6    2855   4795  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Telit_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Telit_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075037p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4787
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075037  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/main_2   macrocell6    2847   4787  1075037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_bitclk_enable\/clock_0                macrocell6          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075156p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\Telit_UART:BUART:rx_state_0\/main_8         macrocell11   2727   4667  1075156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075156p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\Telit_UART:BUART:rx_state_3\/main_5         macrocell13   2727   4667  1075156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075177  RISE       1
\Telit_UART:BUART:rx_state_0\/main_10        macrocell11   2706   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075177  RISE       1
\Telit_UART:BUART:rx_state_3\/main_7         macrocell13   2706   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075177  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_7       macrocell9    2696   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Telit_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075177  RISE       1
\Telit_UART:BUART:rx_state_2\/main_9         macrocell12   2696   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_5       macrocell9    2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Telit_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\Telit_UART:BUART:rx_state_2\/main_7         macrocell12   2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q         macrocell11   1250   1250  1067189  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_0  macrocell9    3175   4425  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q       macrocell11   1250   1250  1067189  RISE       1
\Telit_UART:BUART:rx_state_2\/main_1  macrocell12   3175   4425  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_0\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_0\/q        macrocell11   1250   1250  1067189  RISE       1
\Telit_UART:BUART:rx_status_3\/main_1  macrocell15   3175   4425  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075509p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  1067284  RISE       1
\Telit_UART:BUART:tx_state_0\/main_1  macrocell20   3065   4315  1075509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075509p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q       macrocell20   1250   1250  1067284  RISE       1
\Telit_UART:BUART:tx_state_1\/main_1  macrocell21   3065   4315  1075509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q       macrocell13   1250   1250  1068122  RISE       1
\Telit_UART:BUART:rx_state_0\/main_3  macrocell11   2998   4248  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q       macrocell13   1250   1250  1068122  RISE       1
\Telit_UART:BUART:rx_state_3\/main_2  macrocell13   2998   4248  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075577p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q               macrocell13   1250   1250  1068122  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_1  macrocell14   2996   4246  1075577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Telit_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075598p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q               macrocell12   1250   1250  1068148  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/main_2  macrocell14   2976   4226  1075598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell14         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Telit_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q       macrocell12   1250   1250  1068148  RISE       1
\Telit_UART:BUART:rx_state_0\/main_4  macrocell11   2972   4222  1075601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q       macrocell12   1250   1250  1068148  RISE       1
\Telit_UART:BUART:rx_state_3\/main_3  macrocell13   2972   4222  1075601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_0\/q
Path End       : \Telit_UART:BUART:txn\/main_2
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1075620p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_0\/q  macrocell20   1250   1250  1067284  RISE       1
\Telit_UART:BUART:txn\/main_2    macrocell25   2953   4203  1075620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075721p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q         macrocell12   1250   1250  1068148  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_3  macrocell9    2852   4102  1075721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075721p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q       macrocell12   1250   1250  1068148  RISE       1
\Telit_UART:BUART:rx_state_2\/main_4  macrocell12   2852   4102  1075721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_2\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075721p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_2\/q        macrocell12   1250   1250  1068148  RISE       1
\Telit_UART:BUART:rx_status_3\/main_4  macrocell15   2852   4102  1075721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Telit_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075721p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q         macrocell13   1250   1250  1068122  RISE       1
\Telit_UART:BUART:rx_load_fifo\/main_2  macrocell9    2852   4102  1075721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_load_fifo\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075721p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q       macrocell13   1250   1250  1068122  RISE       1
\Telit_UART:BUART:rx_state_2\/main_3  macrocell12   2852   4102  1075721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_state_3\/q
Path End       : \Telit_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Telit_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075721p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_3\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_state_3\/q        macrocell13   1250   1250  1068122  RISE       1
\Telit_UART:BUART:rx_status_3\/main_3  macrocell15   2852   4102  1075721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:txn\/main_5
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1075776p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q  macrocell18   1250   1250  1067440  RISE       1
\Telit_UART:BUART:txn\/main_5   macrocell25   2797   4047  1075776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Telit_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075791p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q        macrocell18   1250   1250  1067440  RISE       1
\Telit_UART:BUART:tx_state_0\/main_4  macrocell20   2783   4033  1075791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_0\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_bitclk\/q
Path End       : \Telit_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Telit_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075791p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_bitclk\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_bitclk\/q        macrocell18   1250   1250  1067440  RISE       1
\Telit_UART:BUART:tx_state_1\/main_3  macrocell21   2783   4033  1075791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_1\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1070352  RISE       1
MODIN1_0/main_3  macrocell1    2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1070352  RISE       1
MODIN1_1/main_4  macrocell2    2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1070354  RISE       1
MODIN1_1/main_3  macrocell2    2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:tx_state_2\/q
Path End       : \Telit_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Telit_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:tx_state_2\/q       macrocell22   1250   1250  1065923  RISE       1
\Telit_UART:BUART:tx_state_2\/main_2  macrocell22   2607   3857  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:tx_state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:txn\/q
Path End       : \Telit_UART:BUART:txn\/main_0
Capture Clock  : \Telit_UART:BUART:txn\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:txn\/q       macrocell25   1250   1250  1076279  RISE       1
\Telit_UART:BUART:txn\/main_0  macrocell25   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:txn\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_last\/q
Path End       : \Telit_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Telit_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_last\/clock_0                         macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_last\/q          macrocell8    1250   1250  1076336  RISE       1
\Telit_UART:BUART:rx_state_2\/main_6  macrocell12   2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Telit_UART:BUART:rx_status_3\/q
Path End       : \Telit_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Telit_UART:BUART:sRX:RxSts\/clock
Path slack     : 1079320p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Telit_UART_IntClock:R#1 vs. Telit_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:rx_status_3\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Telit_UART:BUART:rx_status_3\/q       macrocell15    1250   1250  1079320  RISE       1
\Telit_UART:BUART:sRX:RxSts\/status_3  statusicell1   2264   3514  1079320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Telit_UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023787p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -5360
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12519
-------------------------------------   ----- 
End-of-path arrival time (ps)           12519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q            macrocell35   1250   1250  13023787  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/main_2  macrocell30   5021   6271  13023787  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/q       macrocell30   3350   9621  13023787  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/load   count7cell    2899  12519  13023787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13026407p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                         -500
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14760
-------------------------------------   ----- 
End-of-path arrival time (ps)           14760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13026407  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/main_1                 macrocell39     3657   7237  13026407  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/q                      macrocell39     3350  10587  13026407  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_4                 statusicell3    4173  14760  13026407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell3        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030424p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6010
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q          macrocell29     1250   1250  13030424  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3982   5232  13030424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13031326p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell35   1250   1250  13023787  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_4  macrocell34   5581   6831  13031326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13031326p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell35   1250   1250  13023787  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_3  macrocell36   5581   6831  13031326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031343p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6010
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q                macrocell34     1250   1250  13025751  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   3064   4314  13031343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031515p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6010
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q       macrocell28     1250   1250  13025927  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   2892   4142  13031515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13031862p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031862  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_0   macrocell29   4355   6295  13031862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032000p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q         macrocell34   1250   1250  13025751  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_0  macrocell32   4907   6157  13032000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13032000p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell34   1250   1250  13025751  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_1  macrocell35   4907   6157  13032000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_load_fifo\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032027p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3130
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_load_fifo\/q            macrocell32     1250   1250  13029233  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   5260   6510  13032027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_1\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13032039p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_1\/q       macrocell27   1250   1250  13027744  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_5  macrocell38   4867   6117  13032039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032074p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q   macrocell29   1250   1250  13030424  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_1  macrocell32   4832   6082  13032074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13032074p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030424  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_2   macrocell35   4832   6082  13032074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032172p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13025927  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_7    macrocell32   4735   5985  13032172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13032172p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13025927  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_8      macrocell35   4735   5985  13032172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032290p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q         macrocell36   1250   1250  13026028  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_2  macrocell32   4617   5867  13032290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13032290p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell36   1250   1250  13026028  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_3  macrocell35   4617   5867  13032290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032375p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030424  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_2   macrocell34   4531   5781  13032375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13032375p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030424  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_1   macrocell36   4531   5781  13032375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_ultrasonic:BUART:pollcount_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:pollcount_0\/clock_0
Path slack     : 13032413p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031862  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/main_1        macrocell26   3804   5744  13032413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_1
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 13032413p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5744
-------------------------------------   ---- 
End-of-path arrival time (ps)           5744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031862  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_1        macrocell27   3804   5744  13032413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032925p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q               macrocell34   1250   1250  13025751  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0  macrocell37   3982   5232  13032925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell37         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13032925p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q        macrocell34   1250   1250  13025751  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_1  macrocell38   3982   5232  13032925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032952p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032952  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_5       macrocell32   3264   5204  13032952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13032952p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032952  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_6         macrocell35   3264   5204  13032952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13032953p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032953  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_4       macrocell32   3263   5203  13032953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13032953p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032953  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_5         macrocell35   3263   5203  13032953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032993p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032953  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_5         macrocell34   3224   5164  13032993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13032993p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032953  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_4         macrocell36   3224   5164  13032993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032998p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032952  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_6         macrocell34   3219   5159  13032998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13032998p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032952  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_5         macrocell36   3219   5159  13032998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033000p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13030424  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_2  macrocell38   3907   5157  13033000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033099p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q      macrocell28   1250   1250  13025927  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3  macrocell37   3808   5058  13033099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell37         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033099p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13025927  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_7     macrocell38   3808   5058  13033099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_ultrasonic:BUART:pollcount_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:pollcount_0\/clock_0
Path slack     : 13033171p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033171  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/main_2        macrocell26   3046   4986  13033171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_2
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 13033171p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033171  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_2        macrocell27   3046   4986  13033171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_0\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033173p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_0\/q       macrocell26   1250   1250  13028455  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_6  macrocell38   3734   4984  13033173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033175p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033171  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_1   macrocell29   3042   4982  13033175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033218p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q               macrocell36   1250   1250  13026028  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1  macrocell37   3689   4939  13033218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell37         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033218p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q        macrocell36   1250   1250  13026028  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_3  macrocell38   3689   4939  13033218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033278  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_6       macrocell32   2938   4878  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033278  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_7         macrocell35   2938   4878  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033313p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033278  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_7         macrocell34   2903   4843  13033313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033313p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033278  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_6         macrocell36   2903   4843  13033313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033333p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033333  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_2   macrocell29   2883   4823  13033333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell29         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_1\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033379p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_1\/q      macrocell27   1250   1250  13027744  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_8  macrocell34   3528   4778  13033379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_1\/q
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_3
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 13033673p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_1\/q       macrocell27   1250   1250  13027744  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_3  macrocell27   3234   4484  13033673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033701p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q               macrocell35   1250   1250  13023787  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2  macrocell37   3205   4455  13033701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell37         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033701p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q        macrocell35   1250   1250  13023787  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_4  macrocell38   3205   4455  13033701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033959p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell34   1250   1250  13025751  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_1  macrocell34   2948   4198  13033959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033959p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell34   1250   1250  13025751  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_0  macrocell36   2948   4198  13033959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_last\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033985p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_last\/q          macrocell31   1250   1250  13033985  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_9  macrocell35   2921   4171  13033985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_10
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13034020p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13025927  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_10     macrocell34   2886   4136  13034020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13034020p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell28         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell28   1250   1250  13025927  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_7      macrocell36   2886   4136  13034020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13034090p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_0\/q      macrocell26   1250   1250  13028455  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_9  macrocell34   2817   4067  13034090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_0\/q
Path End       : \uart_ultrasonic:BUART:pollcount_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:pollcount_0\/clock_0
Path slack     : 13034104p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_0\/q       macrocell26   1250   1250  13028455  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/main_3  macrocell26   2803   4053  13034104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:pollcount_0\/q
Path End       : \uart_ultrasonic:BUART:pollcount_1\/main_4
Capture Clock  : \uart_ultrasonic:BUART:pollcount_1\/clock_0
Path slack     : 13034104p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_0\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:pollcount_0\/q       macrocell26   1250   1250  13028455  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/main_4  macrocell27   2803   4053  13034104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:pollcount_1\/clock_0                macrocell27         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13034145p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell36   1250   1250  13026028  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_3  macrocell34   2762   4012  13034145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13034145p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell36   1250   1250  13026028  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_2  macrocell36   2762   4012  13034145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13034602p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q         macrocell35   1250   1250  13023787  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_3  macrocell32   2305   3555  13034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell32         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13034602p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell35   1250   1250  13023787  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_4  macrocell35   2305   3555  13034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell35         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_status_3\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13034688p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                         -500
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6478
-------------------------------------   ---- 
End-of-path arrival time (ps)           6478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_status_3\/q       macrocell38    1250   1250  13034688  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_3  statusicell3   5228   6478  13034688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

