--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -v 32 -u par_tdc.ncd
syn_tdc.pcf -o timing_report

Design file:              par_tdc.ncd
Physical constraint file: syn_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report, limited to 32 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.060ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: tdc_core.clks_rsts_mgment.acam_refclk_synch(0)/SR
  Logical resource: tdc_core.clks_rsts_mgment.acam_refclk_synch[0]/SR
  Location pin: ILOGIC_X14Y117.SR
  Clock network: general_rst_n_i_2
--------------------------------------------------------------------------------
Slack: 30.941ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: tdc_core.clks_rsts_mgment.acam_refclk_synch(0)/CLK0
  Logical resource: tdc_core.clks_rsts_mgment.acam_refclk_synch[0]/CLK0
  Location pin: ILOGIC_X14Y117.CLK0
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_sys_clk = PERIOD TIMEGRP         
"gnum_interface_block_sys_clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29711 paths analyzed, 7876 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.921ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_ctrl_abort_o (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.457 - 0.473)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_ctrl_abort_o to gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y38.DMUX    Tshcko                0.461   gnum_interface_block.cmp_dma_controller.N_2321
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_abort_o
    SLICE_X53Y20.A5      net (fanout=16)       2.291   gnum_interface_block.dma_ctrl_abort
    SLICE_X53Y20.A       Tilo                  0.259   N_2097
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state_ns_i_0_o3_lut6_2_o6[5]
    SLICE_X53Y18.B6      net (fanout=2)        0.313   N_2097
    SLICE_X53Y18.B       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<7>
                                                       gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_22_0_0_0
    SLICE_X54Y20.A6      net (fanout=1)        0.488   gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_22_0_0_0
    SLICE_X54Y20.A       Tilo                  0.205   gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd
                                                       gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_22_0_0
    SLICE_X54Y20.CE      net (fanout=1)        0.219   gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_22
    SLICE_X54Y20.CLK     Tceck                 0.335   gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd
                                                       gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (1.519ns logic, 3.311ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[16] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.450 - 0.485)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt to gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y28.DQ      Tcko                  0.391   gnum_interface_block.arb_pdm_gnt
                                                       gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt
    SLICE_X56Y50.A5      net (fanout=44)       1.891   gnum_interface_block.arb_pdm_gnt
    SLICE_X56Y50.A       Tilo                  0.203   gnum_interface_block.cmp_p2l_dma_master.N_243_i
                                                       gnum_interface_block.cmp_p2l_dma_master.l2p_64b_address_RNIT99C1_o6
    SLICE_X56Y38.CE      net (fanout=9)        1.984   gnum_interface_block.cmp_p2l_dma_master.N_243_i
    SLICE_X56Y38.CLK     Tceck                 0.331   gnum_interface_block.pdm_arb_data(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[16]
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (0.925ns logic, 3.875ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[18] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.764ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.450 - 0.485)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt to gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y28.DQ      Tcko                  0.391   gnum_interface_block.arb_pdm_gnt
                                                       gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt
    SLICE_X56Y50.A5      net (fanout=44)       1.891   gnum_interface_block.arb_pdm_gnt
    SLICE_X56Y50.A       Tilo                  0.203   gnum_interface_block.cmp_p2l_dma_master.N_243_i
                                                       gnum_interface_block.cmp_p2l_dma_master.l2p_64b_address_RNIT99C1_o6
    SLICE_X56Y38.CE      net (fanout=9)        1.984   gnum_interface_block.cmp_p2l_dma_master.N_243_i
    SLICE_X56Y38.CLK     Tceck                 0.295   gnum_interface_block.pdm_arb_data(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[18]
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (0.889ns logic, 3.875ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[19] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.450 - 0.485)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt to gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y28.DQ      Tcko                  0.391   gnum_interface_block.arb_pdm_gnt
                                                       gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt
    SLICE_X56Y50.A5      net (fanout=44)       1.891   gnum_interface_block.arb_pdm_gnt
    SLICE_X56Y50.A       Tilo                  0.203   gnum_interface_block.cmp_p2l_dma_master.N_243_i
                                                       gnum_interface_block.cmp_p2l_dma_master.l2p_64b_address_RNIT99C1_o6
    SLICE_X56Y38.CE      net (fanout=9)        1.984   gnum_interface_block.cmp_p2l_dma_master.N_243_i
    SLICE_X56Y38.CLK     Tceck                 0.291   gnum_interface_block.pdm_arb_data(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[19]
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (0.885ns logic, 3.875ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.746ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X41Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X41Y70.CLK     Tceck                 0.340   gnum_interface_block.next_item_attrib(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6]
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (0.990ns logic, 3.756ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[17] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.745ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.450 - 0.485)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt to gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y28.DQ      Tcko                  0.391   gnum_interface_block.arb_pdm_gnt
                                                       gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt
    SLICE_X56Y50.A5      net (fanout=44)       1.891   gnum_interface_block.arb_pdm_gnt
    SLICE_X56Y50.A       Tilo                  0.203   gnum_interface_block.cmp_p2l_dma_master.N_243_i
                                                       gnum_interface_block.cmp_p2l_dma_master.l2p_64b_address_RNIT99C1_o6
    SLICE_X56Y38.CE      net (fanout=9)        1.984   gnum_interface_block.cmp_p2l_dma_master.N_243_i
    SLICE_X56Y38.CLK     Tceck                 0.276   gnum_interface_block.pdm_arb_data(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[17]
    -------------------------------------------------  ---------------------------
    Total                                      4.745ns (0.870ns logic, 3.875ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.741ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.335   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0]
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (0.985ns logic, 3.756ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[5] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X41Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X41Y70.CLK     Tceck                 0.324   gnum_interface_block.next_item_attrib(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (0.974ns logic, 3.756ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X41Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X41Y70.CLK     Tceck                 0.340   gnum_interface_block.next_item_attrib(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6]
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (0.990ns logic, 3.741ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[8] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.318   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[8]
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (0.968ns logic, 3.756ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[7] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X41Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X41Y70.CLK     Tceck                 0.316   gnum_interface_block.next_item_attrib(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[7]
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (0.966ns logic, 3.756ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[9] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.315   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[9]
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (0.965ns logic, 3.756ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.726ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.335   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0]
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (0.985ns logic, 3.741ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[3] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.315   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (0.965ns logic, 3.756ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[2] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.720ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.314   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[2]
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (0.964ns logic, 3.756ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[10] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.720ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.314   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[10]
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (0.964ns logic, 3.756ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[11] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.718ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.312   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[11]
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (0.962ns logic, 3.756ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.l2p_rdy_0 (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[31] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.453 - 0.477)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.l2p_rdy_0 to gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.DQ      Tcko                  0.408   gnum_interface_block.l2p_rdy
                                                       gnum_interface_block.l2p_rdy_0
    SLICE_X54Y20.B2      net (fanout=11)       1.073   gnum_interface_block.l2p_rdy
    SLICE_X54Y20.B       Tilo                  0.205   gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd
                                                       gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_17_0_0_a3_0_lut6_2_o6
    SLICE_X57Y30.A5      net (fanout=2)        1.479   N_710
    SLICE_X57Y30.A       Tilo                  0.259   gnum_interface_block.cmp_l2p_dma_master.l2p_64b_address
                                                       gnum_interface_block.cmp_l2p_dma_master.un2_arb_ldm_gnt_i_0_a3_lut6_2_RNIS7IT1
    SLICE_X57Y37.CE      net (fanout=11)       0.959   gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_17_i
    SLICE_X57Y37.CLK     Tceck                 0.340   gnum_interface_block.ldm_arb_data(31)
                                                       gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[31]
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.212ns logic, 3.511ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[5] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X41Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X41Y70.CLK     Tceck                 0.324   gnum_interface_block.next_item_attrib(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (0.974ns logic, 3.741ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[0] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.569 - 0.608)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[0] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y50.AQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[0]
    SLICE_X45Y72.D6      net (fanout=21)       2.676   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(0)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X41Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X41Y70.CLK     Tceck                 0.340   gnum_interface_block.next_item_attrib(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6]
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (0.990ns logic, 3.716ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[0] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.569 - 0.608)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[0] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y50.AQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[0]
    SLICE_X45Y72.D6      net (fanout=21)       2.676   gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state(0)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.335   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0]
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (0.985ns logic, 3.716ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_dma_controller.dma_ctrl_start_l2p_o (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[8] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.245 - 0.258)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_ctrl_start_l2p_o to gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y47.AQ      Tcko                  0.391   gnum_interface_block.dma_ctrl_start_l2p
                                                       gnum_interface_block.cmp_dma_controller.dma_ctrl_start_l2p_o
    SLICE_X54Y26.B4      net (fanout=98)       2.401   gnum_interface_block.dma_ctrl_start_l2p
    SLICE_X54Y26.B       Tilo                  0.205   gnum_interface_block.cmp_l2p_dma_master.data_fifo_empty
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.gras.rsts.ram_empty_i_RNISFNJ1_o6
    SLICE_X58Y33.CE      net (fanout=7)        1.395   N_2084_i
    SLICE_X58Y33.CLK     Tceck                 0.335   gnum_interface_block.cmp_l2p_dma_master.l2p_address_h(11)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[8]
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (0.931ns logic, 3.796ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[8] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.318   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[8]
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (0.968ns logic, 3.741ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[7] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X41Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X41Y70.CLK     Tceck                 0.316   gnum_interface_block.next_item_attrib(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[7]
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (0.966ns logic, 3.741ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[1] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.702ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.296   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[1]
    -------------------------------------------------  ---------------------------
    Total                                      4.702ns (0.946ns logic, 3.756ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.is_next_item (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[4] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.569 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.is_next_item to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y51.DQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.is_next_item
                                                       gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D3      net (fanout=12)       2.716   gnum_interface_block.cmp_p2l_dma_master.is_next_item
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X41Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X41Y70.CLK     Tceck                 0.295   gnum_interface_block.next_item_attrib(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[4]
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (0.945ns logic, 3.756ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[9] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.315   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[9]
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (0.965ns logic, 3.741ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[3] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.315   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (0.965ns logic, 3.741ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[10] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.314   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[10]
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.964ns logic, 3.741ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[2] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.314   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[2]
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.964ns logic, 3.741ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[11] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.569 - 0.600)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X45Y72.D1      net (fanout=10)       2.701   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X45Y72.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read(19)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa_0_a2
    SLICE_X40Y70.CE      net (fanout=6)        1.040   gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o_1_sqmuxa
    SLICE_X40Y70.CLK     Tceck                 0.312   gnum_interface_block.next_item_attrib(3)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[11]
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (0.962ns logic, 3.741ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.l2p_rdy_0 (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[30] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.453 - 0.477)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.l2p_rdy_0 to gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y25.DQ      Tcko                  0.408   gnum_interface_block.l2p_rdy
                                                       gnum_interface_block.l2p_rdy_0
    SLICE_X54Y20.B2      net (fanout=11)       1.073   gnum_interface_block.l2p_rdy
    SLICE_X54Y20.B       Tilo                  0.205   gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd
                                                       gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_17_0_0_a3_0_lut6_2_o6
    SLICE_X57Y30.A5      net (fanout=2)        1.479   N_710
    SLICE_X57Y30.A       Tilo                  0.259   gnum_interface_block.cmp_l2p_dma_master.l2p_64b_address
                                                       gnum_interface_block.cmp_l2p_dma_master.un2_arb_ldm_gnt_i_0_a3_lut6_2_RNIS7IT1
    SLICE_X57Y37.CE      net (fanout=11)       0.959   gnum_interface_block.cmp_l2p_dma_master.un1_l2p_dma_current_state_17_i
    SLICE_X57Y37.CLK     Tceck                 0.324   gnum_interface_block.ldm_arb_data(31)
                                                       gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[30]
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (1.196ns logic, 3.511ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gnum_interface_block_sys_clk = PERIOD TIMEGRP
        "gnum_interface_block_sys_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y14.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y28.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rx_error_o_c/CLK0
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.rx_error_o/CK0
  Location pin: OLOGIC_X27Y92.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: l2p_edb_o_c/CLK0
  Logical resource: gnum_interface_block.l2p_edb_o/CK0
  Location pin: OLOGIC_X27Y45.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y31.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y37.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l2p_rdy_t/SR
  Logical resource: gnum_interface_block.l2p_rdy_t/SR
  Location pin: ILOGIC_X27Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y49.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y46.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y31.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y37.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Logical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Location pin: ILOGIC_X27Y33.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y49.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y46.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(3)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[0]/CK
  Location pin: SLICE_X54Y33.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(3)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[0]/SR
  Location pin: SLICE_X54Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(3)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[1]/CK
  Location pin: SLICE_X54Y33.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(3)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[1]/SR
  Location pin: SLICE_X54Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(3)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[2]/CK
  Location pin: SLICE_X54Y33.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(3)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[2]/SR
  Location pin: SLICE_X54Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(3)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[3]/CK
  Location pin: SLICE_X54Y33.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(3)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[3]/SR
  Location pin: SLICE_X54Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(7)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[4]/CK
  Location pin: SLICE_X54Y34.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(7)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[4]/SR
  Location pin: SLICE_X54Y34.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(7)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[5]/CK
  Location pin: SLICE_X54Y34.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(7)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[5]/SR
  Location pin: SLICE_X54Y34.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(7)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[6]/CK
  Location pin: SLICE_X54Y34.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2571 paths analyzed, 516 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.877ns.
--------------------------------------------------------------------------------
Slack:                  38.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.pll_status_synch[0] (FF)
  Destination:          tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1] (FF)
  Requirement:          50.000ns
  Data Path Delay:      11.746ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.998 - 1.094)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.pll_status_synch[0] to tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X24Y0.Q4      Tickq                 0.992   tdc_core.clks_rsts_mgment.pll_status_synch(0)
                                                       tdc_core.clks_rsts_mgment.pll_status_synch[0]
    OLOGIC_X2Y117.D1     net (fanout=2)        9.951   tdc_core.clks_rsts_mgment.pll_status_synch(0)
    OLOGIC_X2Y117.CLK0   Todck                 0.803   tdc_core.clks_rsts_mgment.pll_status_synch_oreg(1)
                                                       tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1]
    -------------------------------------------------  ---------------------------
    Total                                     11.746ns (1.795ns logic, 9.951ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  42.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          tdc_core.clks_rsts_mgment.pll_status_synch[0] (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.386ns (0.909 - 0.523)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.gnum_rst_synch[1] to tdc_core.clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.AQ      Tcko                  0.391   tdc_core.gnum_rst
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch[1]
    ILOGIC_X24Y0.SR      net (fanout=45)       7.158   tdc_core.gnum_rst
    ILOGIC_X24Y0.CLK0    Tisrck                0.734   tdc_core.clks_rsts_mgment.pll_status_synch(0)
                                                       tdc_core.clks_rsts_mgment.pll_status_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      8.283ns (1.125ns logic, 7.158ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  42.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          tdc_core.clks_rsts_mgment.sclk_oreg (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.378ns (0.901 - 0.523)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.gnum_rst_synch[1] to tdc_core.clks_rsts_mgment.sclk_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.AQ      Tcko                  0.391   tdc_core.gnum_rst
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X15Y25.D3      net (fanout=45)       3.834   tdc_core.gnum_rst
    SLICE_X15Y25.D       Tilo                  0.259   pll_sclk_o_c
                                                       tdc_core.clks_rsts_mgment.pll_byte_index_RNIGE651_o6[0]
    OLOGIC_X17Y3.D1      net (fanout=1)        2.785   tdc_core.clks_rsts_mgment.pll_sdi_o_2_sqmuxa
    OLOGIC_X17Y3.CLK0    Todck                 0.803   tdc_core.clks_rsts_mgment.sclk_oreg
                                                       tdc_core.clks_rsts_mgment.sclk_oreg
    -------------------------------------------------  ---------------------------
    Total                                      8.072ns (1.453ns logic, 6.619ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  42.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          tdc_core.clks_rsts_mgment.pll_cs_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.377ns (0.900 - 0.523)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.gnum_rst_synch[1] to tdc_core.clks_rsts_mgment.pll_cs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.AQ      Tcko                  0.391   tdc_core.gnum_rst
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch[1]
    OLOGIC_X19Y1.SR      net (fanout=45)       6.489   tdc_core.gnum_rst
    OLOGIC_X19Y1.CLK0    Tosrck                0.695   pll_cs_o_c
                                                       tdc_core.clks_rsts_mgment.pll_cs_o
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (1.086ns logic, 6.489ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  43.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          tdc_core.leds_and_buttons.spec_led_red_o_oreg (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.378ns (0.998 - 0.620)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.gnum_rst_synch[1] to tdc_core.leds_and_buttons.spec_led_red_o_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.AQ      Tcko                  0.391   tdc_core.gnum_rst
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch[1]
    OLOGIC_X1Y116.SR     net (fanout=45)       6.084   tdc_core.gnum_rst
    OLOGIC_X1Y116.CLK0   Tosrck                0.695   tdc_core.leds_and_buttons.spec_led_red_o_oreg
                                                       tdc_core.leds_and_buttons.spec_led_red_o_oreg
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (1.086ns logic, 6.084ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  43.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P31      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D1       net (fanout=1)        1.190   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(31)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (3.954ns logic, 2.639ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  43.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.378ns (0.998 - 0.620)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.gnum_rst_synch[1] to tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.AQ      Tcko                  0.391   tdc_core.gnum_rst
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch[1]
    OLOGIC_X2Y117.SR     net (fanout=45)       5.865   tdc_core.gnum_rst
    OLOGIC_X2Y117.CLK0   Tosrck                0.695   tdc_core.clks_rsts_mgment.pll_status_synch_oreg(1)
                                                       tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (1.086ns logic, 5.865ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  43.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          tdc_core.clks_rsts_mgment.pll_dac_sync_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.948ns (Levels of Logic = 0)
  Clock Path Skew:      0.378ns (0.901 - 0.523)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.gnum_rst_synch[1] to tdc_core.clks_rsts_mgment.pll_dac_sync_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.AQ      Tcko                  0.391   tdc_core.gnum_rst
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch[1]
    OLOGIC_X17Y2.SR      net (fanout=45)       5.862   tdc_core.gnum_rst
    OLOGIC_X17Y2.CLK0    Tosrck                0.695   pll_dac_sync_o_c
                                                       tdc_core.clks_rsts_mgment.pll_dac_sync_o
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (1.086ns logic, 5.862ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  43.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.455ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P6       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.C2       net (fanout=1)        1.127   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(6)
    SLICE_X6Y85.C        Tilo                  0.204   tdc_core.m71_e_2
                                                       tdc_core.m71_e_1
    SLICE_X6Y85.A1       net (fanout=1)        0.474   tdc_core.m71_e_1
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (3.955ns logic, 2.500ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  43.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.433ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P31      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D1       net (fanout=1)        1.190   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(31)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE1  net (fanout=2)        0.309   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.433ns (3.954ns logic, 2.479ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack:                  43.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P28      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D2       net (fanout=1)        1.003   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(28)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (3.954ns logic, 2.452ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  43.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.401ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P1       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D4       net (fanout=1)        0.998   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(1)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.401ns (3.954ns logic, 2.447ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  43.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.325ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P3       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.C1       net (fanout=1)        0.997   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(3)
    SLICE_X6Y85.C        Tilo                  0.204   tdc_core.m71_e_2
                                                       tdc_core.m71_e_1
    SLICE_X6Y85.A1       net (fanout=1)        0.474   tdc_core.m71_e_1
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.325ns (3.955ns logic, 2.370ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack:                  43.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.295ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P6       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.C2       net (fanout=1)        1.127   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(6)
    SLICE_X6Y85.C        Tilo                  0.204   tdc_core.m71_e_2
                                                       tdc_core.m71_e_1
    SLICE_X6Y85.A1       net (fanout=1)        0.474   tdc_core.m71_e_1
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE1  net (fanout=2)        0.309   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.295ns (3.955ns logic, 2.340ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  43.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.266ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P10      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X7Y84.D2       net (fanout=1)        0.974   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(10)
    SLICE_X7Y84.D        Tilo                  0.259   tdc_core.m71_e_0_3
                                                       tdc_core.m71_e_0_3
    SLICE_X6Y85.A5       net (fanout=1)        0.383   tdc_core.m71_e_0_3
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.266ns (4.010ns logic, 2.256ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack:                  43.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P28      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D2       net (fanout=1)        1.003   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(28)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE1  net (fanout=2)        0.309   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.246ns (3.954ns logic, 2.292ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack:                  43.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.241ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P1       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D4       net (fanout=1)        0.998   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(1)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE1  net (fanout=2)        0.309   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.241ns (3.954ns logic, 2.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack:                  43.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.209ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P31      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D1       net (fanout=1)        1.190   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(31)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X6Y85.B6       net (fanout=3)        0.128   tdc_core.m71_e_3_4
    SLICE_X6Y85.B        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE_0[1]
    DSP48_X0Y21.OPMODE5  net (fanout=3)        0.478   tdc_core.N_76_0
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.054   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.209ns (3.863ns logic, 2.346ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack:                  43.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.165ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P3       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.C1       net (fanout=1)        0.997   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(3)
    SLICE_X6Y85.C        Tilo                  0.204   tdc_core.m71_e_2
                                                       tdc_core.m71_e_1
    SLICE_X6Y85.A1       net (fanout=1)        0.474   tdc_core.m71_e_1
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE1  net (fanout=2)        0.309   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (3.955ns logic, 2.210ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack:                  43.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          tdc_core.clks_rsts_mgment.config_st[4] (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.480 - 0.523)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.gnum_rst_synch[1] to tdc_core.clks_rsts_mgment.config_st[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.AQ      Tcko                  0.391   tdc_core.gnum_rst
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X0Y27.C3       net (fanout=45)       4.213   tdc_core.gnum_rst
    SLICE_X0Y27.CMUX     Tilo                  0.251   tdc_core.N_105_0
                                                       tdc_core.clks_rsts_mgment.send_dac_word_r_edge_p_lut6_2_o5
    SLICE_X0Y34.C3       net (fanout=4)        0.923   tdc_core.N_156
    SLICE_X0Y34.CLK      Tas                   0.341   tdc_core.clks_rsts_mgment.config_st(4)
                                                       tdc_core.clks_rsts_mgment.config_st_srsts[4]
                                                       tdc_core.clks_rsts_mgment.config_st[4]
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (0.983ns logic, 5.136ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  43.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.139ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P30      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D5       net (fanout=1)        0.736   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(30)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.139ns (3.954ns logic, 2.185ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  43.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P11      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X7Y84.D1       net (fanout=1)        0.843   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(11)
    SLICE_X7Y84.D        Tilo                  0.259   tdc_core.m71_e_0_3
                                                       tdc_core.m71_e_0_3
    SLICE_X6Y85.A5       net (fanout=1)        0.383   tdc_core.m71_e_0_3
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.135ns (4.010ns logic, 2.125ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack:                  43.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P10      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X7Y84.D2       net (fanout=1)        0.974   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(10)
    SLICE_X7Y84.D        Tilo                  0.259   tdc_core.m71_e_0_3
                                                       tdc_core.m71_e_0_3
    SLICE_X6Y85.A5       net (fanout=1)        0.383   tdc_core.m71_e_0_3
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE1  net (fanout=2)        0.309   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (4.010ns logic, 2.096ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack:                  43.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.099ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P31      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D1       net (fanout=1)        1.190   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(31)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X6Y85.B6       net (fanout=3)        0.128   tdc_core.m71_e_3_4
    SLICE_X6Y85.B        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE_0[1]
    DSP48_X0Y21.OPMODE3  net (fanout=3)        0.333   tdc_core.N_76_0
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (3.898ns logic, 2.201ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  43.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.080ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P2       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D3       net (fanout=1)        0.677   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(2)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.080ns (3.954ns logic, 2.126ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack:                  43.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.071ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P6       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.C2       net (fanout=1)        1.127   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(6)
    SLICE_X6Y85.C        Tilo                  0.204   tdc_core.m71_e_2
                                                       tdc_core.m71_e_1
    SLICE_X6Y85.A1       net (fanout=1)        0.474   tdc_core.m71_e_1
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X6Y85.B6       net (fanout=3)        0.128   tdc_core.m71_e_3_4
    SLICE_X6Y85.B        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE_0[1]
    DSP48_X0Y21.OPMODE5  net (fanout=3)        0.478   tdc_core.N_76_0
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.054   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (3.864ns logic, 2.207ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  43.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.gnum_rst_synch[1] (FF)
  Destination:          tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_0 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      6.018ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.482 - 0.523)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.gnum_rst_synch[1] to tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X15Y58.AQ          Tcko                  0.391   tdc_core.gnum_rst
                                                           tdc_core.clks_rsts_mgment.gnum_rst_synch[1]
    SLICE_X11Y26.C1          net (fanout=45)       4.085   tdc_core.gnum_rst
    SLICE_X11Y26.C           Tilo                  0.259   tdc_core.clks_rsts_mgment.pll_byte_index(5)
                                                           tdc_core.clks_rsts_mgment.un1_nxt_config_st_0_sqmuxa_s_4_RNINB474
    RAMB8_X1Y15.ADDRAWRADDR8 net (fanout=1)        0.933   tdc_core.N_169_0
    RAMB8_X1Y15.CLKAWRCLK    Trcck_ADDRA           0.350   tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_0
                                                           tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_0
    -----------------------------------------------------  ---------------------------
    Total                                          6.018ns (1.000ns logic, 5.018ns route)
                                                           (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  43.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.054ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P5       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.C5       net (fanout=1)        0.726   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(5)
    SLICE_X6Y85.C        Tilo                  0.204   tdc_core.m71_e_2
                                                       tdc_core.m71_e_1
    SLICE_X6Y85.A1       net (fanout=1)        0.474   tdc_core.m71_e_1
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (3.955ns logic, 2.099ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack:                  43.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P4       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.C3       net (fanout=1)        0.708   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(4)
    SLICE_X6Y85.C        Tilo                  0.204   tdc_core.m71_e_2
                                                       tdc_core.m71_e_1
    SLICE_X6Y85.A1       net (fanout=1)        0.474   tdc_core.m71_e_1
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (3.955ns logic, 2.081ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack:                  43.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.022ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P28      Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D2       net (fanout=1)        1.003   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(28)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X6Y85.B6       net (fanout=3)        0.128   tdc_core.m71_e_3_4
    SLICE_X6Y85.B        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE_0[1]
    DSP48_X0Y21.OPMODE5  net (fanout=3)        0.478   tdc_core.N_76_0
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.054   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (3.863ns logic, 2.159ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack:                  43.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.017ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P1       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X6Y85.D4       net (fanout=1)        0.998   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(1)
    SLICE_X6Y85.D        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_2
    SLICE_X6Y85.A4       net (fanout=1)        0.550   tdc_core.m71_e_2
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X6Y85.B6       net (fanout=3)        0.128   tdc_core.m71_e_3_4
    SLICE_X6Y85.B        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE_0[1]
    DSP48_X0Y21.OPMODE5  net (fanout=3)        0.478   tdc_core.N_76_0
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.054   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.017ns (3.863ns logic, 2.154ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack:                  43.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Destination:          tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.016ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Destination Clock:    tdc_core.spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0] to tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y21.P9       Tdspcko_P_PREG        1.200   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    SLICE_X7Y84.D6       net (fanout=1)        0.724   tdc_core.leds_and_buttons.spec_led_period_counter_counter_o(9)
    SLICE_X7Y84.D        Tilo                  0.259   tdc_core.m71_e_0_3
                                                       tdc_core.m71_e_0_3
    SLICE_X6Y85.A5       net (fanout=1)        0.383   tdc_core.m71_e_0_3
    SLICE_X6Y85.A        Tilo                  0.203   tdc_core.m71_e_2
                                                       tdc_core.m71_e_3_4
    SLICE_X7Y85.B1       net (fanout=3)        0.430   tdc_core.m71_e_3_4
    SLICE_X7Y85.B        Tilo                  0.259   tdc_core.N_76_0_i
                                                       tdc_core.clks_rsts_mgment.gnum_rst_synch_RNIG67SE[1]
    DSP48_X0Y21.OPMODE0  net (fanout=2)        0.469   tdc_core.N_76_0_i
    DSP48_X0Y21.CLK      Tdspdck_OPMODE_PREG   2.089   tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
                                                       tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.016ns (4.010ns logic, 2.006ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.876ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_0/CLKAWRCLK
  Logical resource: tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_0/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 47.473ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]/CLK
  Logical resource: tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: tdc_core.clks_rsts_mgment.spec_clk_gbuf/I0
  Logical resource: tdc_core.clks_rsts_mgment.spec_clk_gbuf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: tdc_core.clks_rsts_mgment.spec_clk_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_core.clks_rsts_mgment.sclk_oreg/CLK0
  Logical resource: tdc_core.clks_rsts_mgment.sclk_oreg/CK0
  Location pin: OLOGIC_X17Y3.CLK0
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pll_cs_o_c/CLK0
  Logical resource: tdc_core.clks_rsts_mgment.pll_cs_o/CK0
  Location pin: OLOGIC_X19Y1.CLK0
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pll_dac_sync_o_c/CLK0
  Logical resource: tdc_core.clks_rsts_mgment.pll_dac_sync_o/CK0
  Location pin: OLOGIC_X17Y2.CLK0
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_core.clks_rsts_mgment.pll_status_synch_oreg(1)/CLK0
  Logical resource: tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1]/CK0
  Location pin: OLOGIC_X2Y117.CLK0
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_core.leds_and_buttons.spec_led_red_o_oreg/CLK0
  Logical resource: tdc_core.leds_and_buttons.spec_led_red_o_oreg/CK0
  Location pin: OLOGIC_X1Y116.CLK0
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 48.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: tdc_core.clks_rsts_mgment.pll_status_synch(0)/SR
  Logical resource: tdc_core.clks_rsts_mgment.pll_status_synch[0]/SR
  Location pin: ILOGIC_X24Y0.SR
  Clock network: tdc_core.gnum_rst
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: spec_aux2_o_c/CLK0
  Logical resource: tdc_core.leds_and_buttons.spec_aux_led_1_o_1/CLK0
  Location pin: ILOGIC_X27Y90.CLK0
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: tdc_core.clks_rsts_mgment.pll_status_synch(0)/CLK0
  Logical resource: tdc_core.clks_rsts_mgment.pll_status_synch[0]/CLK0
  Location pin: ILOGIC_X24Y0.CLK0
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.N_105_0/CLK
  Logical resource: tdc_core.clks_rsts_mgment.config_st[2]/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.clks_rsts_mgment.config_st(4)/CLK
  Logical resource: tdc_core.clks_rsts_mgment.config_st[4]/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.clks_rsts_mgment.dac_bit_index(4)/CLK
  Logical resource: tdc_core.clks_rsts_mgment.dac_bit_index[1]/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: tdc_core.clks_rsts_mgment.dac_bit_index(4)/SR
  Logical resource: tdc_core.clks_rsts_mgment.dac_bit_index[1]/SR
  Location pin: SLICE_X0Y35.SR
  Clock network: tdc_core.gnum_rst
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.clks_rsts_mgment.dac_bit_index(4)/CLK
  Logical resource: tdc_core.clks_rsts_mgment.dac_bit_index[2]/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.clks_rsts_mgment.dac_bit_index(4)/CLK
  Logical resource: tdc_core.clks_rsts_mgment.dac_bit_index[3]/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.clks_rsts_mgment.dac_bit_index(4)/CLK
  Logical resource: tdc_core.clks_rsts_mgment.dac_bit_index[4]/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.clks_rsts_mgment.dac_bit_index(4)/CLK
  Logical resource: tdc_core.clks_rsts_mgment.config_st[5]/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: tdc_core.clks_rsts_mgment.dac_bit_index(4)/SR
  Logical resource: tdc_core.clks_rsts_mgment.config_st[5]/SR
  Location pin: SLICE_X0Y35.SR
  Clock network: tdc_core.gnum_rst
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5/CLK
  Logical resource: tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spec_led_red_o_c/CLK
  Logical resource: tdc_core.leds_and_buttons.spec_led_blink_counter.counter_is_zero_o/CK
  Location pin: SLICE_X8Y86.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: spec_led_red_o_c/SR
  Logical resource: tdc_core.leds_and_buttons.spec_led_blink_counter.counter_is_zero_o/SR
  Location pin: SLICE_X8Y86.SR
  Clock network: tdc_core.gnum_rst
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spec_led_red_o_c/CLK
  Logical resource: tdc_core.leds_and_buttons.spec_led_period_counter.counter_is_zero_o/CK
  Location pin: SLICE_X8Y86.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spec_led_red_o_c/CLK
  Logical resource: tdc_core.leds_and_buttons.spec_led_red_o/CK
  Location pin: SLICE_X8Y86.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.leds_and_buttons.spec_led_blink_counter_counter_o(14)/CLK
  Logical resource: tdc_core.leds_and_buttons.spec_led_blink_counter.counter[11]/CK
  Location pin: SLICE_X12Y86.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.leds_and_buttons.spec_led_blink_counter_counter_o(14)/CLK
  Logical resource: tdc_core.leds_and_buttons.spec_led_blink_counter.counter[12]/CK
  Location pin: SLICE_X12Y86.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.leds_and_buttons.spec_led_blink_counter_counter_o(14)/CLK
  Logical resource: tdc_core.leds_and_buttons.spec_led_blink_counter.counter[13]/CK
  Location pin: SLICE_X12Y86.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.leds_and_buttons.spec_led_blink_counter_counter_o(14)/CLK
  Logical resource: tdc_core.leds_and_buttons.spec_led_blink_counter.counter[14]/CK
  Location pin: SLICE_X12Y86.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tdc_core.leds_and_buttons.spec_led_blink_counter_counter_o(31)/CLK
  Logical resource: tdc_core.leds_and_buttons.spec_led_blink_counter.counter[31]/CK
  Location pin: SLICE_X12Y89.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------
Slack: 49.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: tdc_core.clks_rsts_mgment.pll_bit_index(3)/SR
  Logical resource: tdc_core.clks_rsts_mgment.pll_bit_index[0]/SR
  Location pin: SLICE_X2Y27.SR
  Clock network: tdc_core.gnum_rst
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: tdc_core.clks_rsts_mgment.pll_byte_index(1)/CLK
  Logical resource: tdc_core.clks_rsts_mgment.pll_byte_index[1]/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: tdc_core.spec_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 545144 paths analyzed, 15929 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.937ns.
--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[19] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.844ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.562 - 0.620)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to tdc_core.reg_control_block.gnum_csr_dat_o[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.AQ      Tcko                  0.447   gn_wb_adr(0)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X17Y48.B4      net (fanout=220)      2.307   gn_wb_adr(0)
    SLICE_X17Y48.BMUX    Tilo                  0.313   tdc_core.pulse_delay(27)
                                                       cmp_sdb_crossbar.crossbar.slave_matrixs.3.slave_logic.slave_matrix_or.31.result_8_1_lut6_2_o5[24]
    SLICE_X26Y41.B4      net (fanout=153)      2.142   cnx_master_out_3.adr(2)
    SLICE_X26Y41.B       Tilo                  0.203   tdc_core.acam_config_rdbk_6(19)
                                                       tdc_core.reg_control_block.dat_out_20[19]
    SLICE_X23Y39.A4      net (fanout=1)        0.709   tdc_core.N_2264
    SLICE_X23Y39.A       Tilo                  0.259   cnx_master_in_3.dat(19)
                                                       tdc_core.reg_control_block.dat_out_32[19]
    SLICE_X23Y39.B6      net (fanout=1)        0.118   tdc_core.reg_control_block.dat_out_32[19]/O
    SLICE_X23Y39.B       Tilo                  0.259   cnx_master_in_3.dat(19)
                                                       tdc_core.reg_control_block.dat_out_34[19]
    SLICE_X23Y39.C6      net (fanout=1)        0.765   tdc_core.reg_control_block.dat_out_34[19]/O
    SLICE_X23Y39.CLK     Tas                   0.322   cnx_master_in_3.dat(19)
                                                       tdc_core.reg_control_block.dat_out[19]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[19]
    -------------------------------------------------  ---------------------------
    Total                                      7.844ns (1.803ns logic, 6.041ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[26] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.843ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.571 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X4Y47.A2       net (fanout=453)      4.414   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X4Y47.A        Tilo                  0.205   tdc_core.acam_status(31)
                                                       tdc_core.reg_control_block.dat_out_13[26]
    SLICE_X4Y47.C1       net (fanout=1)        0.441   tdc_core.N_1174
    SLICE_X4Y47.CMUX     Tilo                  0.343   tdc_core.acam_status(31)
                                                       tdc_core.reg_control_block.dat_out_32_RNO_1[26]
                                                       tdc_core.reg_control_block.dat_out_32_RNO[26]
    SLICE_X4Y44.A2       net (fanout=1)        0.778   tdc_core.N_1666
    SLICE_X4Y44.A        Tilo                  0.205   cnx_master_in_3.dat(26)
                                                       tdc_core.reg_control_block.dat_out_32[26]
    SLICE_X4Y44.B6       net (fanout=1)        0.118   tdc_core.reg_control_block.dat_out_32[26]/O
    SLICE_X4Y44.B        Tilo                  0.205   cnx_master_in_3.dat(26)
                                                       tdc_core.reg_control_block.dat_out_34[26]
    SLICE_X4Y44.C4       net (fanout=1)        0.346   tdc_core.reg_control_block.dat_out_34[26]/O
    SLICE_X4Y44.CLK      Tas                   0.341   cnx_master_in_3.dat(26)
                                                       tdc_core.reg_control_block.dat_out[26]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[26]
    -------------------------------------------------  ---------------------------
    Total                                      7.843ns (1.746ns logic, 6.097ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[24] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.830ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.480 - 0.535)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to tdc_core.reg_control_block.gnum_csr_dat_o[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y63.CQ      Tcko                  0.391   gn_wb_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X17Y59.B4      net (fanout=217)      1.824   gn_wb_adr(2)
    SLICE_X17Y59.BMUX    Tilo                  0.313   tdc_core.pulse_delay(31)
                                                       cmp_sdb_crossbar.crossbar.matrix_old_RNI2NVQ_o5[5]
    SLICE_X6Y43.A1       net (fanout=13)       2.972   cnx_master_out_3.adr(4)
    SLICE_X6Y43.A        Tilo                  0.203   tdc_core.N_4234
                                                       tdc_core.reg_control_block.dat_out_26[24]
    SLICE_X6Y43.C1       net (fanout=1)        0.456   tdc_core.reg_control_block.dat_out_26[24]/O
    SLICE_X6Y43.CMUX     Tilo                  0.361   tdc_core.N_4234
                                                       tdc_core.reg_control_block.dat_out_33[24]
                                                       tdc_core.reg_control_block.dat_out_34[24]
    SLICE_X9Y45.C1       net (fanout=1)        1.083   tdc_core.N_1828
    SLICE_X9Y45.CLK      Tas                   0.227   cnx_master_in_3.dat(22)
                                                       tdc_core.reg_control_block.dat_out_lut6_2_o5[22]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[24]
    -------------------------------------------------  ---------------------------
    Total                                      7.830ns (1.495ns logic, 6.335ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[14] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.570 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X14Y44.A2      net (fanout=453)      3.825   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X14Y44.A       Tilo                  0.203   tdc_core.N_1000
                                                       tdc_core.reg_control_block.dat_out_13[14]
    SLICE_X14Y44.C1      net (fanout=1)        0.456   tdc_core.N_1162
    SLICE_X14Y44.CMUX    Tilo                  0.361   tdc_core.N_1000
                                                       tdc_core.reg_control_block.dat_out_32_RNO_1[14]
                                                       tdc_core.reg_control_block.dat_out_32_RNO[14]
    SLICE_X14Y40.D3      net (fanout=1)        1.260   tdc_core.N_1654
    SLICE_X14Y40.CMUX    Topdc                 0.368   tdc_core.N_4213
                                                       tdc_core.reg_control_block.dat_out_32[14]
                                                       tdc_core.reg_control_block.dat_out_34[14]
    SLICE_X10Y44.D3      net (fanout=1)        0.749   tdc_core.N_1818
    SLICE_X10Y44.CLK     Tas                   0.154   cnx_master_in_3.dat(13)
                                                       tdc_core.reg_control_block.dat_out_lut6_2_o5[13]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[14]
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (1.533ns logic, 6.290ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[24] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.818ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.572 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X6Y44.A4       net (fanout=453)      4.341   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X6Y44.A        Tilo                  0.203   tdc_core.N_1172
                                                       tdc_core.reg_control_block.dat_out_8[24]
    SLICE_X6Y44.D3       net (fanout=1)        0.296   tdc_core.N_1010
    SLICE_X6Y44.CMUX     Topdc                 0.368   tdc_core.N_1172
                                                       tdc_core.reg_control_block.dat_out_32_RNO_0[24]
                                                       tdc_core.reg_control_block.dat_out_32_RNO[24]
    SLICE_X6Y43.D3       net (fanout=1)        0.485   tdc_core.N_1664
    SLICE_X6Y43.CMUX     Topdc                 0.368   tdc_core.N_4234
                                                       tdc_core.reg_control_block.dat_out_32[24]
                                                       tdc_core.reg_control_block.dat_out_34[24]
    SLICE_X9Y45.C1       net (fanout=1)        1.083   tdc_core.N_1828
    SLICE_X9Y45.CLK      Tas                   0.227   cnx_master_in_3.dat(22)
                                                       tdc_core.reg_control_block.dat_out_lut6_2_o5[22]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[24]
    -------------------------------------------------  ---------------------------
    Total                                      7.818ns (1.613ns logic, 6.205ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[22] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.572 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X18Y45.A2      net (fanout=453)      3.522   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X18Y45.A       Tilo                  0.203   tdc_core.N_1170
                                                       tdc_core.reg_control_block.dat_out_8[22]
    SLICE_X18Y45.D6      net (fanout=1)        0.452   tdc_core.N_1008
    SLICE_X18Y45.CMUX    Topdc                 0.368   tdc_core.N_1170
                                                       tdc_core.reg_control_block.dat_out_32_RNO_0[22]
                                                       tdc_core.reg_control_block.dat_out_32_RNO[22]
    SLICE_X16Y42.D2      net (fanout=1)        1.063   tdc_core.N_1662
    SLICE_X16Y42.CMUX    Topdc                 0.338   tdc_core.N_3492
                                                       tdc_core.reg_control_block.dat_out_32[22]
                                                       tdc_core.reg_control_block.dat_out_34[22]
    SLICE_X9Y45.C3       net (fanout=1)        1.093   tdc_core.N_1826
    SLICE_X9Y45.CLK      Tas                   0.322   cnx_master_in_3.dat(22)
                                                       tdc_core.reg_control_block.dat_out_lut6_2_o6[22]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[22]
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (1.678ns logic, 6.130ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.start_retrigger_block.retrig_nb_offset[7] (FF)
  Destination:          tdc_core.data_formatting_block.local_utc[7] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.842ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.244 - 0.251)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.start_retrigger_block.retrig_nb_offset[7] to tdc_core.data_formatting_block.local_utc[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.DQ      Tcko                  0.391   tdc_core.retrig_nb_offset(7)
                                                       tdc_core.start_retrigger_block.retrig_nb_offset[7]
    SLICE_X30Y39.D5      net (fanout=6)        1.185   tdc_core.retrig_nb_offset(7)
    SLICE_X30Y39.COUT    Topcyd                0.261   tdc_core.retrig_nb_offset(0)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_axb_7
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X30Y40.CIN     net (fanout=1)        0.082   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X30Y40.COUT    Tbyp                  0.076   tdc_core.circ_buff_class_data_wr(125)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11/O
    SLICE_X30Y41.CMUX    Tcinc                 0.261   tdc_core.retrig_nb_offset(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_15
    SLICE_X33Y41.D4      net (fanout=1)        1.305   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_14
    SLICE_X33Y41.D       Tilo                  0.259   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B3      net (fanout=1)        0.325   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X32Y41.C6      net (fanout=1)        0.219   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X32Y41.C       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A3      net (fanout=1)        0.896   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4
    SLICE_X39Y42.D3      net (fanout=1)        0.316   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4/O
    SLICE_X39Y42.D       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X37Y44.B6      net (fanout=108)      1.013   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X37Y44.CLK     Tas                   0.322   tdc_core.circ_buff_class_data_wr(73)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.local_utc_3[7]
                                                       tdc_core.data_formatting_block.local_utc[7]
    -------------------------------------------------  ---------------------------
    Total                                      7.842ns (2.498ns logic, 5.344ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[21] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.569 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X15Y37.A5      net (fanout=453)      4.559   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X15Y37.A       Tilo                  0.259   tdc_core.acam_ififo1(23)
                                                       tdc_core.reg_control_block.dat_out_1[21]
    SLICE_X15Y37.B3      net (fanout=1)        0.682   tdc_core.reg_control_block.dat_out_1[21]/O
    SLICE_X15Y37.B       Tilo                  0.259   tdc_core.acam_ififo1(23)
                                                       tdc_core.reg_control_block.dat_out_21[21]
    SLICE_X20Y36.C1      net (fanout=1)        1.236   tdc_core.N_2296
    SLICE_X20Y36.CLK     Tas                   0.341   cnx_master_in_3.dat(21)
                                                       tdc_core.reg_control_block.dat_out[21]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[21]
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (1.306ns logic, 6.477ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[24] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.776ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.572 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X6Y44.B4       net (fanout=453)      4.335   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X6Y44.B        Tilo                  0.203   tdc_core.N_1172
                                                       tdc_core.reg_control_block.dat_out_13[24]
    SLICE_X6Y44.C4       net (fanout=1)        0.267   tdc_core.N_1172
    SLICE_X6Y44.CMUX     Tilo                  0.361   tdc_core.N_1172
                                                       tdc_core.reg_control_block.dat_out_32_RNO_1[24]
                                                       tdc_core.reg_control_block.dat_out_32_RNO[24]
    SLICE_X6Y43.D3       net (fanout=1)        0.485   tdc_core.N_1664
    SLICE_X6Y43.CMUX     Topdc                 0.368   tdc_core.N_4234
                                                       tdc_core.reg_control_block.dat_out_32[24]
                                                       tdc_core.reg_control_block.dat_out_34[24]
    SLICE_X9Y45.C1       net (fanout=1)        1.083   tdc_core.N_1828
    SLICE_X9Y45.CLK      Tas                   0.227   cnx_master_in_3.dat(22)
                                                       tdc_core.reg_control_block.dat_out_lut6_2_o5[22]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[24]
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (1.606ns logic, 6.170ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[19] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.762ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.562 - 0.620)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to tdc_core.reg_control_block.gnum_csr_dat_o[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.AQ      Tcko                  0.447   gn_wb_adr(0)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X17Y48.B4      net (fanout=220)      2.307   gn_wb_adr(0)
    SLICE_X17Y48.BMUX    Tilo                  0.313   tdc_core.pulse_delay(27)
                                                       cmp_sdb_crossbar.crossbar.slave_matrixs.3.slave_logic.slave_matrix_or.31.result_8_1_lut6_2_o5[24]
    SLICE_X25Y41.C6      net (fanout=153)      1.912   cnx_master_out_3.adr(2)
    SLICE_X25Y41.C       Tilo                  0.259   tdc_core.acam_config_10(19)
                                                       tdc_core.reg_control_block.dat_out_25[19]
    SLICE_X25Y41.D5      net (fanout=1)        0.209   tdc_core.reg_control_block.dat_out_25[19]/O
    SLICE_X25Y41.D       Tilo                  0.259   tdc_core.acam_config_10(19)
                                                       tdc_core.reg_control_block.dat_out_30[19]
    SLICE_X23Y39.B3      net (fanout=1)        0.710   tdc_core.N_1691
    SLICE_X23Y39.B       Tilo                  0.259   cnx_master_in_3.dat(19)
                                                       tdc_core.reg_control_block.dat_out_34[19]
    SLICE_X23Y39.C6      net (fanout=1)        0.765   tdc_core.reg_control_block.dat_out_34[19]/O
    SLICE_X23Y39.CLK     Tas                   0.322   cnx_master_in_3.dat(19)
                                                       tdc_core.reg_control_block.dat_out[19]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[19]
    -------------------------------------------------  ---------------------------
    Total                                      7.762ns (1.859ns logic, 5.903ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          tdc_core.acam_config_rdbk_0[18] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.470 - 0.507)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.data_engine_block.engine_st[6] to tdc_core.acam_config_rdbk_0[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.447   tdc_core.data_engine_block.engine_st(6)
                                                       tdc_core.data_engine_block.engine_st[6]
    SLICE_X22Y40.D4      net (fanout=11)       2.534   tdc_core.data_engine_block.engine_st(6)
    SLICE_X22Y40.D       Tilo                  0.203   tdc_core.acam_config_rdbk_2(19)
                                                       tdc_core.data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X23Y44.D6      net (fanout=4)        0.514   tdc_core.N_661
    SLICE_X23Y44.D       Tilo                  0.259   address_o_c(3)
                                                       tdc_core.data_engine_block.acam_adr_o[3]
    SLICE_X12Y41.D2      net (fanout=81)       1.770   address_o_c(3)
    SLICE_X12Y41.DMUX    Tilo                  0.251   tdc_core.acam_config_6(15)
                                                       tdc_core.data_engine_block.data_readback_decoder.un19_acam_cyc_RNI0ED81_o5
    SLICE_X25Y40.CE      net (fanout=8)        1.457   tdc_core.data_engine_block.un1_acam_config_rdbk_04_3_i
    SLICE_X25Y40.CLK     Tceck                 0.340   tdc_core.acam_config_rdbk_0(19)
                                                       tdc_core.acam_config_rdbk_0[18]
    -------------------------------------------------  ---------------------------
    Total                                      7.775ns (1.500ns logic, 6.275ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          tdc_core.acam_config_rdbk_0[17] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.470 - 0.507)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.data_engine_block.engine_st[6] to tdc_core.acam_config_rdbk_0[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.447   tdc_core.data_engine_block.engine_st(6)
                                                       tdc_core.data_engine_block.engine_st[6]
    SLICE_X22Y40.D4      net (fanout=11)       2.534   tdc_core.data_engine_block.engine_st(6)
    SLICE_X22Y40.D       Tilo                  0.203   tdc_core.acam_config_rdbk_2(19)
                                                       tdc_core.data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X23Y44.D6      net (fanout=4)        0.514   tdc_core.N_661
    SLICE_X23Y44.D       Tilo                  0.259   address_o_c(3)
                                                       tdc_core.data_engine_block.acam_adr_o[3]
    SLICE_X12Y41.D2      net (fanout=81)       1.770   address_o_c(3)
    SLICE_X12Y41.DMUX    Tilo                  0.251   tdc_core.acam_config_6(15)
                                                       tdc_core.data_engine_block.data_readback_decoder.un19_acam_cyc_RNI0ED81_o5
    SLICE_X25Y40.CE      net (fanout=8)        1.457   tdc_core.data_engine_block.un1_acam_config_rdbk_04_3_i
    SLICE_X25Y40.CLK     Tceck                 0.324   tdc_core.acam_config_rdbk_0(19)
                                                       tdc_core.acam_config_rdbk_0[17]
    -------------------------------------------------  ---------------------------
    Total                                      7.759ns (1.484ns logic, 6.275ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.starting_utc[14] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.576 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.starting_utc[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X15Y41.C1      net (fanout=453)      4.190   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X15Y41.C       Tilo                  0.259   tdc_core.acam_config_9(15)
                                                       cmp_sdb_crossbar.crossbar.slave_matrixs.3.slave_logic.slave_matrix_or.31.result_18_1[14]
    SLICE_X31Y51.CX      net (fanout=17)       2.782   cnx_master_out_3.dat(14)
    SLICE_X31Y51.CLK     Tdick                 0.063   tdc_core.starting_utc(15)
                                                       tdc_core.reg_control_block.starting_utc[14]
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (0.769ns logic, 6.972ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          tdc_core.acam_config_rdbk_0[19] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.470 - 0.507)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.data_engine_block.engine_st[6] to tdc_core.acam_config_rdbk_0[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.447   tdc_core.data_engine_block.engine_st(6)
                                                       tdc_core.data_engine_block.engine_st[6]
    SLICE_X22Y40.D4      net (fanout=11)       2.534   tdc_core.data_engine_block.engine_st(6)
    SLICE_X22Y40.D       Tilo                  0.203   tdc_core.acam_config_rdbk_2(19)
                                                       tdc_core.data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X23Y44.D6      net (fanout=4)        0.514   tdc_core.N_661
    SLICE_X23Y44.D       Tilo                  0.259   address_o_c(3)
                                                       tdc_core.data_engine_block.acam_adr_o[3]
    SLICE_X12Y41.D2      net (fanout=81)       1.770   address_o_c(3)
    SLICE_X12Y41.DMUX    Tilo                  0.251   tdc_core.acam_config_6(15)
                                                       tdc_core.data_engine_block.data_readback_decoder.un19_acam_cyc_RNI0ED81_o5
    SLICE_X25Y40.CE      net (fanout=8)        1.457   tdc_core.data_engine_block.un1_acam_config_rdbk_04_3_i
    SLICE_X25Y40.CLK     Tceck                 0.316   tdc_core.acam_config_rdbk_0(19)
                                                       tdc_core.acam_config_rdbk_0[19]
    -------------------------------------------------  ---------------------------
    Total                                      7.751ns (1.476ns logic, 6.275ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          tdc_core.acam_config_rdbk_0[16] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.470 - 0.507)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.data_engine_block.engine_st[6] to tdc_core.acam_config_rdbk_0[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.447   tdc_core.data_engine_block.engine_st(6)
                                                       tdc_core.data_engine_block.engine_st[6]
    SLICE_X22Y40.D4      net (fanout=11)       2.534   tdc_core.data_engine_block.engine_st(6)
    SLICE_X22Y40.D       Tilo                  0.203   tdc_core.acam_config_rdbk_2(19)
                                                       tdc_core.data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X23Y44.D6      net (fanout=4)        0.514   tdc_core.N_661
    SLICE_X23Y44.D       Tilo                  0.259   address_o_c(3)
                                                       tdc_core.data_engine_block.acam_adr_o[3]
    SLICE_X12Y41.D2      net (fanout=81)       1.770   address_o_c(3)
    SLICE_X12Y41.DMUX    Tilo                  0.251   tdc_core.acam_config_6(15)
                                                       tdc_core.data_engine_block.data_readback_decoder.un19_acam_cyc_RNI0ED81_o5
    SLICE_X25Y40.CE      net (fanout=8)        1.457   tdc_core.data_engine_block.un1_acam_config_rdbk_04_3_i
    SLICE_X25Y40.CLK     Tceck                 0.295   tdc_core.acam_config_rdbk_0(19)
                                                       tdc_core.acam_config_rdbk_0[16]
    -------------------------------------------------  ---------------------------
    Total                                      7.730ns (1.455ns logic, 6.275ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.start_retrigger_block.retrig_nb_offset[7] (FF)
  Destination:          tdc_core.data_formatting_block.un_retrig_nb_offset[25] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.757ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.243 - 0.251)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.start_retrigger_block.retrig_nb_offset[7] to tdc_core.data_formatting_block.un_retrig_nb_offset[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.DQ      Tcko                  0.391   tdc_core.retrig_nb_offset(7)
                                                       tdc_core.start_retrigger_block.retrig_nb_offset[7]
    SLICE_X30Y39.D5      net (fanout=6)        1.185   tdc_core.retrig_nb_offset(7)
    SLICE_X30Y39.COUT    Topcyd                0.261   tdc_core.retrig_nb_offset(0)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_axb_7
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X30Y40.CIN     net (fanout=1)        0.082   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X30Y40.COUT    Tbyp                  0.076   tdc_core.circ_buff_class_data_wr(125)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11/O
    SLICE_X30Y41.CMUX    Tcinc                 0.261   tdc_core.retrig_nb_offset(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_15
    SLICE_X33Y41.D4      net (fanout=1)        1.305   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_14
    SLICE_X33Y41.D       Tilo                  0.259   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B3      net (fanout=1)        0.325   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X32Y41.C6      net (fanout=1)        0.219   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X32Y41.C       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A3      net (fanout=1)        0.896   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4
    SLICE_X39Y42.D3      net (fanout=1)        0.316   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4/O
    SLICE_X39Y42.D       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X34Y44.B3      net (fanout=108)      0.961   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X34Y44.CLK     Tas                   0.289   tdc_core.data_formatting_block.un_retrig_nb_offset(25)
                                                       tdc_core.data_formatting_block.un_retrig_nb_offset_3[25]
                                                       tdc_core.data_formatting_block.un_retrig_nb_offset[25]
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (2.465ns logic, 5.292ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[21] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.569 - 0.620)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to tdc_core.reg_control_block.gnum_csr_dat_o[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.AQ      Tcko                  0.447   gn_wb_adr(0)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X17Y48.B4      net (fanout=220)      2.307   gn_wb_adr(0)
    SLICE_X17Y48.BMUX    Tilo                  0.313   tdc_core.pulse_delay(27)
                                                       cmp_sdb_crossbar.crossbar.slave_matrixs.3.slave_logic.slave_matrix_or.31.result_8_1_lut6_2_o5[24]
    SLICE_X20Y42.B2      net (fanout=153)      1.954   cnx_master_out_3.adr(2)
    SLICE_X20Y42.B       Tilo                  0.205   tdc_core.acam_config_5(23)
                                                       tdc_core.reg_control_block.dat_out_25[21]
    SLICE_X20Y42.C4      net (fanout=1)        0.346   tdc_core.reg_control_block.dat_out_25[21]/O
    SLICE_X20Y42.C       Tilo                  0.205   tdc_core.acam_config_5(23)
                                                       tdc_core.reg_control_block.dat_out_30[21]
    SLICE_X20Y36.B2      net (fanout=1)        1.025   tdc_core.N_1693
    SLICE_X20Y36.B       Tilo                  0.205   cnx_master_in_3.dat(21)
                                                       tdc_core.reg_control_block.dat_out_34[21]
    SLICE_X20Y36.C4      net (fanout=1)        0.346   tdc_core.reg_control_block.dat_out_34[21]/O
    SLICE_X20Y36.CLK     Tas                   0.341   cnx_master_in_3.dat(21)
                                                       tdc_core.reg_control_block.dat_out[21]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[21]
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (1.716ns logic, 5.978ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[10] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.598 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X5Y48.A3       net (fanout=453)      4.284   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X5Y48.A        Tilo                  0.259   tdc_core.acam_config_rdbk_8(31)
                                                       tdc_core.reg_control_block.dat_out_1[10]
    SLICE_X5Y48.B4       net (fanout=1)        0.710   tdc_core.reg_control_block.dat_out_1[10]/O
    SLICE_X5Y48.B        Tilo                  0.259   tdc_core.acam_config_rdbk_8(31)
                                                       tdc_core.reg_control_block.dat_out_21[10]
    SLICE_X13Y50.B5      net (fanout=1)        0.844   tdc_core.N_3416
    SLICE_X13Y50.B       Tilo                  0.259   cnx_master_in_3.dat(11)
                                                       tdc_core.reg_control_block.dat_out_31[10]
    SLICE_X13Y50.D2      net (fanout=1)        0.426   tdc_core.N_1715
    SLICE_X13Y50.CLK     Tas                   0.227   cnx_master_in_3.dat(11)
                                                       tdc_core.reg_control_block.dat_out_lut6_2_o5[11]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[10]
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (1.451ns logic, 6.264ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.internal_rst_synch[1] (FF)
  Destination:          tdc_core.enable_inputs_o (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.351ns (0.885 - 0.534)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.internal_rst_synch[1] to tdc_core.enable_inputs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y65.DQ      Tcko                  0.391   general_rst_n_i_2
                                                       tdc_core.clks_rsts_mgment.internal_rst_synch[1]
    OLOGIC_X25Y117.SR    net (fanout=579)      7.000   general_rst_n_i_2
    OLOGIC_X25Y117.CLK0  Tosrck                0.695   enable_inputs_o_c
                                                       tdc_core.enable_inputs_o
    -------------------------------------------------  ---------------------------
    Total                                      8.086ns (1.086ns logic, 7.000ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[27] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.669ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.569 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X6Y47.A1       net (fanout=453)      4.253   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X6Y47.A        Tilo                  0.203   tdc_core.N_1013
                                                       tdc_core.reg_control_block.dat_out_13[27]
    SLICE_X6Y47.C1       net (fanout=1)        0.456   tdc_core.N_1175
    SLICE_X6Y47.CMUX     Tilo                  0.361   tdc_core.N_1013
                                                       tdc_core.reg_control_block.dat_out_32_RNO_1[27]
                                                       tdc_core.reg_control_block.dat_out_32_RNO[27]
    SLICE_X4Y43.A3       net (fanout=1)        0.734   tdc_core.N_1667
    SLICE_X4Y43.A        Tilo                  0.205   cnx_master_in_3.dat(27)
                                                       tdc_core.reg_control_block.dat_out_32[27]
    SLICE_X4Y43.B6       net (fanout=1)        0.118   tdc_core.reg_control_block.dat_out_32[27]/O
    SLICE_X4Y43.B        Tilo                  0.205   cnx_master_in_3.dat(27)
                                                       tdc_core.reg_control_block.dat_out_34[27]
    SLICE_X4Y43.C4       net (fanout=1)        0.346   tdc_core.reg_control_block.dat_out_34[27]/O
    SLICE_X4Y43.CLK      Tas                   0.341   cnx_master_in_3.dat(27)
                                                       tdc_core.reg_control_block.dat_out[27]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[27]
    -------------------------------------------------  ---------------------------
    Total                                      7.669ns (1.762ns logic, 5.907ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.internal_rst_synch[1] (FF)
  Destination:          tdc_core.acam_timing_block.window_active_counter.counter[1] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.632ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.545 - 0.631)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.internal_rst_synch[1] to tdc_core.acam_timing_block.window_active_counter.counter[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y65.DQ      Tcko                  0.391   general_rst_n_i_2
                                                       tdc_core.clks_rsts_mgment.internal_rst_synch[1]
    SLICE_X25Y44.D2      net (fanout=579)      3.700   general_rst_n_i_2
    SLICE_X25Y44.D       Tilo                  0.259   tdc_core.acam_config_9(7)
                                                       tdc_core.acam_timing_block.window_delayer_counter.counter_is_zero_o_RNISCUR_o6
    SLICE_X34Y22.SR      net (fanout=8)        2.840   tdc_core.N_2936_i
    SLICE_X34Y22.CLK     Tsrck                 0.442   tdc_core.acam_timing_block.counter_value(3)
                                                       tdc_core.acam_timing_block.window_active_counter.counter[1]
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (1.092ns logic, 6.540ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.internal_rst_synch[1] (FF)
  Destination:          tdc_core.acam_timing_block.window_active_counter.counter[3] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.545 - 0.631)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.internal_rst_synch[1] to tdc_core.acam_timing_block.window_active_counter.counter[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y65.DQ      Tcko                  0.391   general_rst_n_i_2
                                                       tdc_core.clks_rsts_mgment.internal_rst_synch[1]
    SLICE_X25Y44.D2      net (fanout=579)      3.700   general_rst_n_i_2
    SLICE_X25Y44.D       Tilo                  0.259   tdc_core.acam_config_9(7)
                                                       tdc_core.acam_timing_block.window_delayer_counter.counter_is_zero_o_RNISCUR_o6
    SLICE_X34Y22.SR      net (fanout=8)        2.840   tdc_core.N_2936_i
    SLICE_X34Y22.CLK     Tsrck                 0.439   tdc_core.acam_timing_block.counter_value(3)
                                                       tdc_core.acam_timing_block.window_active_counter.counter[3]
    -------------------------------------------------  ---------------------------
    Total                                      7.629ns (1.089ns logic, 6.540ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.start_retrigger_block.retrig_nb_offset[7] (FF)
  Destination:          tdc_core.data_formatting_block.un_clk_i_cycles_offset[6] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.238 - 0.251)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.start_retrigger_block.retrig_nb_offset[7] to tdc_core.data_formatting_block.un_clk_i_cycles_offset[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.DQ      Tcko                  0.391   tdc_core.retrig_nb_offset(7)
                                                       tdc_core.start_retrigger_block.retrig_nb_offset[7]
    SLICE_X30Y39.D5      net (fanout=6)        1.185   tdc_core.retrig_nb_offset(7)
    SLICE_X30Y39.COUT    Topcyd                0.261   tdc_core.retrig_nb_offset(0)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_axb_7
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X30Y40.CIN     net (fanout=1)        0.082   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X30Y40.COUT    Tbyp                  0.076   tdc_core.circ_buff_class_data_wr(125)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11/O
    SLICE_X30Y41.CMUX    Tcinc                 0.261   tdc_core.retrig_nb_offset(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_15
    SLICE_X33Y41.D4      net (fanout=1)        1.305   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_14
    SLICE_X33Y41.D       Tilo                  0.259   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B3      net (fanout=1)        0.325   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X32Y41.C6      net (fanout=1)        0.219   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X32Y41.C       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A3      net (fanout=1)        0.896   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4
    SLICE_X39Y42.D3      net (fanout=1)        0.316   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4/O
    SLICE_X39Y42.D       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X35Y42.A4      net (fanout=108)      0.869   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X35Y42.CLK     Tas                   0.322   tdc_core.data_formatting_block.un_clk_i_cycles_offset(9)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un_clk_i_cycles_offset_3[6]
                                                       tdc_core.data_formatting_block.un_clk_i_cycles_offset[6]
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (2.498ns logic, 5.200ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[13] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.570 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X10Y43.A1      net (fanout=453)      4.169   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X10Y43.A       Tilo                  0.203   tdc_core.N_999
                                                       tdc_core.reg_control_block.dat_out_13[13]
    SLICE_X10Y43.C1      net (fanout=1)        0.456   tdc_core.N_1161
    SLICE_X10Y43.CMUX    Tilo                  0.361   tdc_core.N_999
                                                       tdc_core.reg_control_block.dat_out_32_RNO_1[13]
                                                       tdc_core.reg_control_block.dat_out_32_RNO[13]
    SLICE_X12Y40.D4      net (fanout=1)        0.688   tdc_core.N_1653
    SLICE_X12Y40.CMUX    Topdc                 0.338   tdc_core.N_4212
                                                       tdc_core.reg_control_block.dat_out_32[13]
                                                       tdc_core.reg_control_block.dat_out_34[13]
    SLICE_X10Y44.D4      net (fanout=1)        0.703   tdc_core.N_1817
    SLICE_X10Y44.CLK     Tas                   0.289   cnx_master_in_3.dat(13)
                                                       tdc_core.reg_control_block.dat_out_lut6_2_o6[13]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[13]
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (1.638ns logic, 6.016ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.internal_rst_synch[1] (FF)
  Destination:          tdc_core.acam_timing_block.window_active_counter.counter[2] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.545 - 0.631)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.internal_rst_synch[1] to tdc_core.acam_timing_block.window_active_counter.counter[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y65.DQ      Tcko                  0.391   general_rst_n_i_2
                                                       tdc_core.clks_rsts_mgment.internal_rst_synch[1]
    SLICE_X25Y44.D2      net (fanout=579)      3.700   general_rst_n_i_2
    SLICE_X25Y44.D       Tilo                  0.259   tdc_core.acam_config_9(7)
                                                       tdc_core.acam_timing_block.window_delayer_counter.counter_is_zero_o_RNISCUR_o6
    SLICE_X34Y22.SR      net (fanout=8)        2.840   tdc_core.N_2936_i
    SLICE_X34Y22.CLK     Tsrck                 0.431   tdc_core.acam_timing_block.counter_value(3)
                                                       tdc_core.acam_timing_block.window_active_counter.counter[2]
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (1.081ns logic, 6.540ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[19] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.562 - 0.620)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to tdc_core.reg_control_block.gnum_csr_dat_o[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.AQ      Tcko                  0.447   gn_wb_adr(0)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X17Y48.B4      net (fanout=220)      2.307   gn_wb_adr(0)
    SLICE_X17Y48.BMUX    Tilo                  0.313   tdc_core.pulse_delay(27)
                                                       cmp_sdb_crossbar.crossbar.slave_matrixs.3.slave_logic.slave_matrix_or.31.result_8_1_lut6_2_o5[24]
    SLICE_X23Y39.D1      net (fanout=153)      2.304   cnx_master_out_3.adr(2)
    SLICE_X23Y39.D       Tilo                  0.259   cnx_master_in_3.dat(19)
                                                       tdc_core.reg_control_block.dat_out_19[19]
    SLICE_X23Y39.A3      net (fanout=1)        0.291   tdc_core.N_4218
    SLICE_X23Y39.A       Tilo                  0.259   cnx_master_in_3.dat(19)
                                                       tdc_core.reg_control_block.dat_out_32[19]
    SLICE_X23Y39.B6      net (fanout=1)        0.118   tdc_core.reg_control_block.dat_out_32[19]/O
    SLICE_X23Y39.B       Tilo                  0.259   cnx_master_in_3.dat(19)
                                                       tdc_core.reg_control_block.dat_out_34[19]
    SLICE_X23Y39.C6      net (fanout=1)        0.765   tdc_core.reg_control_block.dat_out_34[19]/O
    SLICE_X23Y39.CLK     Tas                   0.322   cnx_master_in_3.dat(19)
                                                       tdc_core.reg_control_block.dat_out[19]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[19]
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (1.859ns logic, 5.785ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.start_retrigger_block.retrig_nb_offset[7] (FF)
  Destination:          tdc_core.data_formatting_block.local_utc[9] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.244 - 0.251)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.start_retrigger_block.retrig_nb_offset[7] to tdc_core.data_formatting_block.local_utc[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.DQ      Tcko                  0.391   tdc_core.retrig_nb_offset(7)
                                                       tdc_core.start_retrigger_block.retrig_nb_offset[7]
    SLICE_X30Y39.D5      net (fanout=6)        1.185   tdc_core.retrig_nb_offset(7)
    SLICE_X30Y39.COUT    Topcyd                0.261   tdc_core.retrig_nb_offset(0)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_axb_7
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X30Y40.CIN     net (fanout=1)        0.082   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X30Y40.COUT    Tbyp                  0.076   tdc_core.circ_buff_class_data_wr(125)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11/O
    SLICE_X30Y41.CMUX    Tcinc                 0.261   tdc_core.retrig_nb_offset(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_15
    SLICE_X33Y41.D4      net (fanout=1)        1.305   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_14
    SLICE_X33Y41.D       Tilo                  0.259   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B3      net (fanout=1)        0.325   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X32Y41.C6      net (fanout=1)        0.219   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X32Y41.C       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A3      net (fanout=1)        0.896   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4
    SLICE_X39Y42.D3      net (fanout=1)        0.316   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4/O
    SLICE_X39Y42.D       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X37Y44.D3      net (fanout=108)      0.865   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X37Y44.CLK     Tas                   0.322   tdc_core.circ_buff_class_data_wr(73)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.local_utc_3[9]
                                                       tdc_core.data_formatting_block.local_utc[9]
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (2.498ns logic, 5.196ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.clks_rsts_mgment.internal_rst_synch[1] (FF)
  Destination:          tdc_core.acam_timing_block.window_active_counter.counter[0] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.545 - 0.631)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.internal_rst_synch[1] to tdc_core.acam_timing_block.window_active_counter.counter[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y65.DQ      Tcko                  0.391   general_rst_n_i_2
                                                       tdc_core.clks_rsts_mgment.internal_rst_synch[1]
    SLICE_X25Y44.D2      net (fanout=579)      3.700   general_rst_n_i_2
    SLICE_X25Y44.D       Tilo                  0.259   tdc_core.acam_config_9(7)
                                                       tdc_core.acam_timing_block.window_delayer_counter.counter_is_zero_o_RNISCUR_o6
    SLICE_X34Y22.SR      net (fanout=8)        2.840   tdc_core.N_2936_i
    SLICE_X34Y22.CLK     Tsrck                 0.425   tdc_core.acam_timing_block.counter_value(3)
                                                       tdc_core.acam_timing_block.window_active_counter.counter[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (1.075ns logic, 6.540ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.start_retrigger_block.retrig_nb_offset[7] (FF)
  Destination:          tdc_core.data_formatting_block.local_utc[26] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 9)
  Clock Path Skew:      -0.005ns (0.246 - 0.251)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.start_retrigger_block.retrig_nb_offset[7] to tdc_core.data_formatting_block.local_utc[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.DQ      Tcko                  0.391   tdc_core.retrig_nb_offset(7)
                                                       tdc_core.start_retrigger_block.retrig_nb_offset[7]
    SLICE_X30Y39.D5      net (fanout=6)        1.185   tdc_core.retrig_nb_offset(7)
    SLICE_X30Y39.COUT    Topcyd                0.261   tdc_core.retrig_nb_offset(0)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_axb_7
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X30Y40.CIN     net (fanout=1)        0.082   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X30Y40.COUT    Tbyp                  0.076   tdc_core.circ_buff_class_data_wr(125)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11/O
    SLICE_X30Y41.CMUX    Tcinc                 0.261   tdc_core.retrig_nb_offset(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_15
    SLICE_X33Y41.D4      net (fanout=1)        1.305   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_14
    SLICE_X33Y41.D       Tilo                  0.259   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B3      net (fanout=1)        0.325   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X32Y41.C6      net (fanout=1)        0.219   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X32Y41.C       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A3      net (fanout=1)        0.896   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4
    SLICE_X39Y42.D3      net (fanout=1)        0.316   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4/O
    SLICE_X39Y42.D       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X37Y46.A6      net (fanout=108)      0.859   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X37Y46.CLK     Tas                   0.322   tdc_core.circ_buff_class_data_wr(90)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.local_utc_3[26]
                                                       tdc_core.data_formatting_block.local_utc[26]
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.498ns logic, 5.190ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[22] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.639ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.572 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X17Y38.A4      net (fanout=453)      4.414   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X17Y38.A       Tilo                  0.259   tdc_core.acam_ififo1(19)
                                                       tdc_core.reg_control_block.dat_out_15[22]
    SLICE_X9Y45.B3       net (fanout=1)        1.174   tdc_core.N_4111
    SLICE_X9Y45.B        Tilo                  0.259   cnx_master_in_3.dat(22)
                                                       tdc_core.reg_control_block.dat_out_31[22]
    SLICE_X9Y45.C5       net (fanout=1)        0.764   tdc_core.N_1727
    SLICE_X9Y45.CLK      Tas                   0.322   cnx_master_in_3.dat(22)
                                                       tdc_core.reg_control_block.dat_out_lut6_2_o6[22]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[22]
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (1.287ns logic, 6.352ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Destination:          tdc_core.reg_control_block.gnum_csr_dat_o[20] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.628ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.567 - 0.625)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar.crossbar.matrix_old[5] to tdc_core.reg_control_block.gnum_csr_dat_o[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.AQ      Tcko                  0.447   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    SLICE_X32Y46.A3      net (fanout=453)      3.397   cmp_sdb_crossbar.crossbar.matrix_old(5)
    SLICE_X32Y46.A       Tilo                  0.205   tdc_core.load_utc_i
                                                       tdc_core.reg_control_block.dat_out_12[20]
    SLICE_X18Y40.D1      net (fanout=1)        1.708   tdc_core.N_1136
    SLICE_X18Y40.D       Tilo                  0.203   tdc_core.acam_config_rdbk_0(23)
                                                       tdc_core.reg_control_block.dat_out_30[20]
    SLICE_X20Y37.B3      net (fanout=1)        0.776   tdc_core.N_1692
    SLICE_X20Y37.B       Tilo                  0.205   cnx_master_in_3.dat(20)
                                                       tdc_core.reg_control_block.dat_out_34[20]
    SLICE_X20Y37.C4      net (fanout=1)        0.346   tdc_core.reg_control_block.dat_out_34[20]/O
    SLICE_X20Y37.CLK     Tas                   0.341   cnx_master_in_3.dat(20)
                                                       tdc_core.reg_control_block.dat_out[20]
                                                       tdc_core.reg_control_block.gnum_csr_dat_o[20]
    -------------------------------------------------  ---------------------------
    Total                                      7.628ns (1.401ns logic, 6.227ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_core.start_retrigger_block.retrig_nb_offset[7] (FF)
  Destination:          tdc_core.data_formatting_block.un_clk_i_cycles_offset[27] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.678ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.245 - 0.251)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.start_retrigger_block.retrig_nb_offset[7] to tdc_core.data_formatting_block.un_clk_i_cycles_offset[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.DQ      Tcko                  0.391   tdc_core.retrig_nb_offset(7)
                                                       tdc_core.start_retrigger_block.retrig_nb_offset[7]
    SLICE_X30Y39.D5      net (fanout=6)        1.185   tdc_core.retrig_nb_offset(7)
    SLICE_X30Y39.COUT    Topcyd                0.261   tdc_core.retrig_nb_offset(0)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_axb_7
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7
    SLICE_X30Y40.CIN     net (fanout=1)        0.082   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_7/O
    SLICE_X30Y40.COUT    Tbyp                  0.076   tdc_core.circ_buff_class_data_wr(125)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11
    SLICE_X30Y41.CIN     net (fanout=1)        0.003   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_11/O
    SLICE_X30Y41.CMUX    Tcinc                 0.261   tdc_core.retrig_nb_offset(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_a_4_cry_15
    SLICE_X33Y41.D4      net (fanout=1)        1.305   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_acam_start_nb_14
    SLICE_X33Y41.D       Tilo                  0.259   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B3      net (fanout=1)        0.325   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_2
    SLICE_X32Y41.B       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3
    SLICE_X32Y41.C6      net (fanout=1)        0.219   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_5_3/O
    SLICE_X32Y41.C       Tilo                  0.205   tdc_core.clk_i_cycles_offset(23)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A3      net (fanout=1)        0.896   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_6_2
    SLICE_X39Y42.A       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4
    SLICE_X39Y42.D3      net (fanout=1)        0.316   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over_3_4/O
    SLICE_X39Y42.D       Tilo                  0.259   tdc_core.data_formatting_block.un_retrig_from_roll_over(16)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X38Y45.B3      net (fanout=108)      0.882   tdc_core.data_formatting_block.coarse_time_aux_calcul.un1_un_current_retrig_from_roll_over
    SLICE_X38Y45.CLK     Tas                   0.289   tdc_core.data_formatting_block.un_clk_i_cycles_offset(27)
                                                       tdc_core.data_formatting_block.coarse_time_aux_calcul.un_clk_i_cycles_offset_3[27]
                                                       tdc_core.data_formatting_block.un_clk_i_cycles_offset[27]
    -------------------------------------------------  ---------------------------
    Total                                      7.678ns (2.465ns logic, 5.213ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y20.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y20.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y18.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y14.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y28.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Logical resource: cmp_sdb_crossbar.rom.slave_o.dat_0_0/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y32.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: tdc_core.clks_rsts_mgment.tdc_clk125_gbuf/I0
  Logical resource: tdc_core.clks_rsts_mgment.tdc_clk125_gbuf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: tdc_core.clks_rsts_mgment.tdc_clk_buf
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig1_o_c/CLK0
  Logical resource: tdc_core.leds_and_buttons.tdc_led_trig1_o/CK0
  Location pin: OLOGIC_X26Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig2_o_c/CLK0
  Logical resource: tdc_core.leds_and_buttons.tdc_led_trig2_o/CK0
  Location pin: OLOGIC_X26Y119.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig3_o_c/CLK0
  Logical resource: tdc_core.leds_and_buttons.tdc_led_trig3_o/CK0
  Location pin: OLOGIC_X26Y118.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig5_o_c/CLK0
  Logical resource: tdc_core.leds_and_buttons.tdc_led_trig5_o/CK0
  Location pin: OLOGIC_X26Y116.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_core.leds_and_buttons.tdc_led_status_o_oreg/CLK0
  Logical resource: tdc_core.leds_and_buttons.tdc_led_status_o_oreg/CK0
  Location pin: OLOGIC_X21Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_1_o_c/CLK0
  Logical resource: tdc_core.term_en_1_o/CK0
  Location pin: OLOGIC_X13Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_2_o_c/CLK0
  Logical resource: tdc_core.term_en_2_o/CK0
  Location pin: OLOGIC_X13Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_3_o_c/CLK0
  Logical resource: tdc_core.term_en_3_o/CK0
  Location pin: OLOGIC_X15Y1.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: enable_inputs_o_c/CLK0
  Logical resource: tdc_core.enable_inputs_o/CK0
  Location pin: OLOGIC_X25Y117.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_4_o_c/CLK0
  Logical resource: tdc_core.term_en_4_o/CK0
  Location pin: OLOGIC_X15Y0.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_5_o_c/CLK0
  Logical resource: tdc_core.term_en_5_o/CK0
  Location pin: OLOGIC_X21Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_core.acam_data_block.cs_n_o_oreg/CLK0
  Logical resource: tdc_core.acam_data_block.cs_n_o_oreg/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_core.acam_data_block.rd_n_o_oreg/CLK0
  Logical resource: tdc_core.acam_data_block.rd_n_o_oreg/CK0
  Location pin: OLOGIC_X14Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: wr_n_o_c/CLK0
  Logical resource: tdc_core.acam_data_block.wr_n_o/CK0
  Location pin: OLOGIC_X14Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: start_from_fpga_o_c/CLK0
  Logical resource: tdc_core.acam_timing_block.start_from_fpga_o/CK0
  Location pin: OLOGIC_X24Y1.CLK0
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1008_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.453ns (data path)
  Source:               spec_aux0_i (PAD)
  Destination:          tdc_core.leds_and_buttons.spec_aux_led_1_o_1 (FF)
  Data Path Delay:      2.453ns (Levels of Logic = 2)
  Destination Clock:    tdc_core.spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux0_i to tdc_core.leds_and_buttons.spec_aux_led_1_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C22.I                Tiopi                 1.150   spec_aux0_i
                                                       spec_aux0_i
                                                       spec_aux0_i_ibuf
                                                       ProtoComp629.IMUX.26
    ILOGIC_X27Y90.D      net (fanout=1)        0.117   spec_aux0_i_c
    ILOGIC_X27Y90.CLK0   Tidock                1.186   spec_aux2_o_c
                                                       ProtoComp653.D2OFFBYP_SRC
                                                       tdc_core.leds_and_buttons.spec_aux_led_1_o_1
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (2.336ns logic, 0.117ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1009_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.520ns (data path)
  Source:               spec_aux1_i (PAD)
  Destination:          tdc_core.leds_and_buttons.spec_aux_led_3_o_1 (FF)
  Data Path Delay:      2.520ns (Levels of Logic = 2)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux1_i to tdc_core.leds_and_buttons.spec_aux_led_3_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D21.I                Tiopi                 1.150   spec_aux1_i
                                                       spec_aux1_i
                                                       spec_aux1_i_ibuf
                                                       ProtoComp629.IMUX.27
    ILOGIC_X27Y87.D      net (fanout=1)        0.184   spec_aux1_i_c
    ILOGIC_X27Y87.CLK0   Tidock                1.186   spec_aux4_o_c
                                                       ProtoComp653.D2OFFBYP_SRC.1
                                                       tdc_core.leds_and_buttons.spec_aux_led_3_o_1
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (2.336ns logic, 0.184ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1010_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.785ns (data path)
  Source:               tdc_core.leds_and_buttons.spec_aux_led_1_o_1 (FF)
  Destination:          spec_aux2_o (PAD)
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_aux_led_1_o_1 to spec_aux2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y90.Q4     Tickq                 0.992   spec_aux2_o_c
                                                       tdc_core.leds_and_buttons.spec_aux_led_1_o_1
    G19.O                net (fanout=2)        1.812   spec_aux2_o_c
    G19.PAD              Tioop                 1.981   spec_aux2_o
                                                       spec_aux2_o_obuf
                                                       spec_aux2_o
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (2.973ns logic, 1.812ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1011_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.919ns (data path)
  Source:               tdc_core.leds_and_buttons.spec_aux_led_1_o_1 (FF)
  Destination:          spec_aux3_o (PAD)
  Data Path Delay:      4.919ns (Levels of Logic = 1)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_aux_led_1_o_1 to spec_aux3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y90.Q4     Tickq                 0.992   spec_aux2_o_c
                                                       tdc_core.leds_and_buttons.spec_aux_led_1_o_1
    F20.O                net (fanout=2)        1.946   spec_aux2_o_c
    F20.PAD              Tioop                 1.981   spec_aux3_o
                                                       spec_aux3_o_obuf
                                                       spec_aux3_o
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (2.973ns logic, 1.946ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1012_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.220ns (data path)
  Source:               tdc_core.leds_and_buttons.spec_aux_led_3_o_1 (FF)
  Destination:          spec_aux4_o (PAD)
  Data Path Delay:      6.220ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_aux_led_3_o_1 to spec_aux4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y87.Q4     Tickq                 0.992   spec_aux4_o_c
                                                       tdc_core.leds_and_buttons.spec_aux_led_3_o_1
    F18.O                net (fanout=2)        3.247   spec_aux4_o_c
    F18.PAD              Tioop                 1.981   spec_aux4_o
                                                       spec_aux4_o_obuf
                                                       spec_aux4_o
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (2.973ns logic, 3.247ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1013_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.582ns (data path)
  Source:               tdc_core.leds_and_buttons.spec_aux_led_3_o_1 (FF)
  Destination:          spec_aux5_o (PAD)
  Data Path Delay:      4.582ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_aux_led_3_o_1 to spec_aux5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y87.Q4     Tickq                 0.992   spec_aux4_o_c
                                                       tdc_core.leds_and_buttons.spec_aux_led_3_o_1
    C20.O                net (fanout=2)        1.609   spec_aux4_o_c
    C20.PAD              Tioop                 1.981   spec_aux5_o
                                                       spec_aux5_o_obuf
                                                       spec_aux5_o
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (2.973ns logic, 1.609ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1014_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1] (FF)
  Destination:          spec_led_green_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1] to spec_led_green_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y117.OQ     Tockq                 0.842   tdc_core.clks_rsts_mgment.pll_status_synch_oreg(1)
                                                       tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1]
    E5.O                 net (fanout=1)        0.362   tdc_core.clks_rsts_mgment.pll_status_synch_oreg(1)
    E5.PAD               Tioop                 2.001   spec_led_green_o
                                                       spec_led_green_o_obuf
                                                       spec_led_green_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1015_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               tdc_core.leds_and_buttons.spec_led_red_o_oreg (FF)
  Destination:          spec_led_red_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.spec_led_red_o_oreg to spec_led_red_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y116.OQ     Tockq                 0.842   tdc_core.leds_and_buttons.spec_led_red_o_oreg
                                                       tdc_core.leds_and_buttons.spec_led_red_o_oreg
    D5.O                 net (fanout=1)        0.362   tdc_core.leds_and_buttons.spec_led_red_o_oreg
    D5.PAD               Tioop                 2.001   spec_led_red_o
                                                       spec_led_red_o_obuf
                                                       spec_led_red_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1016_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               tdc_core.leds_and_buttons.tdc_led_status_o_oreg (FF)
  Destination:          tdc_led_status_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.tdc_led_status_o_oreg to tdc_led_status_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y2.OQ      Tockq                 0.842   tdc_core.leds_and_buttons.tdc_led_status_o_oreg
                                                       tdc_core.leds_and_buttons.tdc_led_status_o_oreg
    T14.O                net (fanout=1)        0.362   tdc_core.leds_and_buttons.tdc_led_status_o_oreg
    T14.PAD              Tioop                 2.001   tdc_led_status_o
                                                       tdc_led_status_o_obuf
                                                       tdc_led_status_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1017_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               tdc_core.leds_and_buttons.tdc_led_trig1_o (FF)
  Destination:          tdc_led_trig1_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.tdc_led_trig1_o to tdc_led_trig1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y2.OQ      Tockq                 0.842   tdc_led_trig1_o_c
                                                       tdc_core.leds_and_buttons.tdc_led_trig1_o
    W18.O                net (fanout=1)        0.362   tdc_led_trig1_o_c
    W18.PAD              Tioop                 2.001   tdc_led_trig1_o
                                                       tdc_led_trig1_o_obuf
                                                       tdc_led_trig1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1018_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_core.leds_and_buttons.tdc_led_trig2_o (FF)
  Destination:          tdc_led_trig2_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.tdc_led_trig2_o to tdc_led_trig2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y119.OQ    Tockq                 0.842   tdc_led_trig2_o_c
                                                       tdc_core.leds_and_buttons.tdc_led_trig2_o
    B20.O                net (fanout=1)        0.311   tdc_led_trig2_o_c
    B20.PAD              Tioop                 2.001   tdc_led_trig2_o
                                                       tdc_led_trig2_o_obuf
                                                       tdc_led_trig2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1019_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_core.leds_and_buttons.tdc_led_trig3_o (FF)
  Destination:          tdc_led_trig3_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.tdc_led_trig3_o to tdc_led_trig3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y118.OQ    Tockq                 0.842   tdc_led_trig3_o_c
                                                       tdc_core.leds_and_buttons.tdc_led_trig3_o
    A20.O                net (fanout=1)        0.311   tdc_led_trig3_o_c
    A20.PAD              Tioop                 2.001   tdc_led_trig3_o
                                                       tdc_led_trig3_o_obuf
                                                       tdc_led_trig3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1021_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               tdc_core.leds_and_buttons.tdc_led_trig5_o (FF)
  Destination:          tdc_led_trig5_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_core.leds_and_buttons.tdc_led_trig5_o to tdc_led_trig5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y116.OQ    Tockq                 0.842   tdc_led_trig5_o_c
                                                       tdc_core.leds_and_buttons.tdc_led_trig5_o
    C18.O                net (fanout=1)        0.362   tdc_led_trig5_o_c
    C18.PAD              Tioop                 2.001   tdc_led_trig5_o
                                                       tdc_led_trig5_o_obuf
                                                       tdc_led_trig5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1022_0_path" TIG;

 34 paths analyzed, 34 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  15.780ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[10] (FF)
  Data Path Delay:      15.780ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y75.SR      net (fanout=7)        2.180   gn4124_status(0)
    SLICE_X58Y75.CLK     Trck                  0.243   gnum_interface_block.cmp_clk_in.counter(10)
                                                       gnum_interface_block.cmp_clk_in.counter[10]
    -------------------------------------------------  ---------------------------
    Total                                     15.780ns (2.810ns logic, 12.970ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  15.769ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[9] (FF)
  Data Path Delay:      15.769ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y75.SR      net (fanout=7)        2.180   gn4124_status(0)
    SLICE_X58Y75.CLK     Trck                  0.232   gnum_interface_block.cmp_clk_in.counter(10)
                                                       gnum_interface_block.cmp_clk_in.counter[9]
    -------------------------------------------------  ---------------------------
    Total                                     15.769ns (2.799ns logic, 12.970ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  15.617ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[6] (FF)
  Data Path Delay:      15.617ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y74.SR      net (fanout=7)        2.017   gn4124_status(0)
    SLICE_X58Y74.CLK     Trck                  0.243   gnum_interface_block.cmp_clk_in.counter(8)
                                                       gnum_interface_block.cmp_clk_in.counter[6]
    -------------------------------------------------  ---------------------------
    Total                                     15.617ns (2.810ns logic, 12.807ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  15.606ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[5] (FF)
  Data Path Delay:      15.606ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y74.SR      net (fanout=7)        2.017   gn4124_status(0)
    SLICE_X58Y74.CLK     Trck                  0.232   gnum_interface_block.cmp_clk_in.counter(8)
                                                       gnum_interface_block.cmp_clk_in.counter[5]
    -------------------------------------------------  ---------------------------
    Total                                     15.606ns (2.799ns logic, 12.807ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  15.583ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[7] (FF)
  Data Path Delay:      15.583ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y74.SR      net (fanout=7)        2.017   gn4124_status(0)
    SLICE_X58Y74.CLK     Trck                  0.209   gnum_interface_block.cmp_clk_in.counter(8)
                                                       gnum_interface_block.cmp_clk_in.counter[7]
    -------------------------------------------------  ---------------------------
    Total                                     15.583ns (2.776ns logic, 12.807ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  15.569ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[8] (FF)
  Data Path Delay:      15.569ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y74.SR      net (fanout=7)        2.017   gn4124_status(0)
    SLICE_X58Y74.CLK     Trck                  0.195   gnum_interface_block.cmp_clk_in.counter(8)
                                                       gnum_interface_block.cmp_clk_in.counter[8]
    -------------------------------------------------  ---------------------------
    Total                                     15.569ns (2.762ns logic, 12.807ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  15.522ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_carrier_csr.rddata_reg[1] (FF)
  Data Path Delay:      15.522ns (Levels of Logic = 4)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_carrier_csr.rddata_reg[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X21Y66.B1      net (fanout=7)        1.843   gn4124_status(0)
    SLICE_X21Y66.CLK     Tas                   0.322   cnx_master_in_2.dat(3)
                                                       cmp_carrier_csr.rddata_reg_22[1]
                                                       cmp_carrier_csr.rddata_reg[1]
    -------------------------------------------------  ---------------------------
    Total                                     15.522ns (2.889ns logic, 12.633ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  15.448ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[2] (FF)
  Data Path Delay:      15.448ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y73.SR      net (fanout=7)        1.848   gn4124_status(0)
    SLICE_X58Y73.CLK     Trck                  0.243   gnum_interface_block.cmp_clk_in.counter(4)
                                                       gnum_interface_block.cmp_clk_in.counter[2]
    -------------------------------------------------  ---------------------------
    Total                                     15.448ns (2.810ns logic, 12.638ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  15.437ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[1] (FF)
  Data Path Delay:      15.437ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y73.SR      net (fanout=7)        1.848   gn4124_status(0)
    SLICE_X58Y73.CLK     Trck                  0.232   gnum_interface_block.cmp_clk_in.counter(4)
                                                       gnum_interface_block.cmp_clk_in.counter[1]
    -------------------------------------------------  ---------------------------
    Total                                     15.437ns (2.799ns logic, 12.638ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  15.414ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[3] (FF)
  Data Path Delay:      15.414ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y73.SR      net (fanout=7)        1.848   gn4124_status(0)
    SLICE_X58Y73.CLK     Trck                  0.209   gnum_interface_block.cmp_clk_in.counter(4)
                                                       gnum_interface_block.cmp_clk_in.counter[3]
    -------------------------------------------------  ---------------------------
    Total                                     15.414ns (2.776ns logic, 12.638ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  15.400ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[4] (FF)
  Data Path Delay:      15.400ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y73.SR      net (fanout=7)        1.848   gn4124_status(0)
    SLICE_X58Y73.CLK     Trck                  0.195   gnum_interface_block.cmp_clk_in.counter(4)
                                                       gnum_interface_block.cmp_clk_in.counter[4]
    -------------------------------------------------  ---------------------------
    Total                                     15.400ns (2.762ns logic, 12.638ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  15.151ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.state[8] (FF)
  Data Path Delay:      15.151ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.state[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X57Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X57Y71.CLK     Trck                  0.302   gnum_interface_block.cmp_clk_in.state(8)
                                                       gnum_interface_block.cmp_clk_in.state[8]
    -------------------------------------------------  ---------------------------
    Total                                     15.151ns (2.869ns logic, 12.282ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay:                  15.083ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.cal_clk (FF)
  Data Path Delay:      15.083ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.cal_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X56Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X56Y71.CLK     Trck                  0.234   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.cal_clk
    -------------------------------------------------  ---------------------------
    Total                                     15.083ns (2.801ns logic, 12.282ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  15.077ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.state[5] (FF)
  Data Path Delay:      15.077ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.state[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X56Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X56Y71.CLK     Trck                  0.228   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.state[5]
    -------------------------------------------------  ---------------------------
    Total                                     15.077ns (2.795ns logic, 12.282ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  15.074ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.state[7] (FF)
  Data Path Delay:      15.074ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.state[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X56Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X56Y71.CLK     Trck                  0.225   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.state[7]
    -------------------------------------------------  ---------------------------
    Total                                     15.074ns (2.792ns logic, 12.282ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  15.068ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.busyd (FF)
  Data Path Delay:      15.068ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.busyd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X56Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X56Y71.CLK     Trck                  0.219   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.busyd
    -------------------------------------------------  ---------------------------
    Total                                     15.068ns (2.786ns logic, 12.282ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  15.066ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.state[6] (FF)
  Data Path Delay:      15.066ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.state[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X56Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X56Y71.CLK     Trck                  0.217   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.state[6]
    -------------------------------------------------  ---------------------------
    Total                                     15.066ns (2.784ns logic, 12.282ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  15.060ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.state[4] (FF)
  Data Path Delay:      15.060ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.state[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X56Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X56Y71.CLK     Trck                  0.211   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.state[4]
    -------------------------------------------------  ---------------------------
    Total                                     15.060ns (2.778ns logic, 12.282ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  15.047ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[0] (FF)
  Data Path Delay:      15.047ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X57Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X57Y71.CLK     Trck                  0.198   gnum_interface_block.cmp_clk_in.state(8)
                                                       gnum_interface_block.cmp_clk_in.counter[0]
    -------------------------------------------------  ---------------------------
    Total                                     15.047ns (2.765ns logic, 12.282ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  15.022ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.enable (FF)
  Data Path Delay:      15.022ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.enable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X56Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X56Y71.CLK     Trck                  0.173   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.enable
    -------------------------------------------------  ---------------------------
    Total                                     15.022ns (2.740ns logic, 12.282ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  14.995ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[11] (FF)
  Data Path Delay:      14.995ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X56Y71.SR      net (fanout=7)        1.492   gn4124_status(0)
    SLICE_X56Y71.CLK     Trck                  0.146   gnum_interface_block.cmp_clk_in.state(7)
                                                       gnum_interface_block.cmp_clk_in.counter[11]
    -------------------------------------------------  ---------------------------
    Total                                     14.995ns (2.713ns logic, 12.282ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  14.893ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.rst_clk (FF)
  Data Path Delay:      14.893ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.rst_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.A       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X56Y70.SR      net (fanout=7)        1.325   gn4124_status(0)
    SLICE_X56Y70.CLK     Trck                  0.211   gnum_interface_block.cmp_clk_in.rst_clk
                                                       gnum_interface_block.cmp_clk_in.rst_clk
    -------------------------------------------------  ---------------------------
    Total                                     14.893ns (2.778ns logic, 12.115ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  13.325ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.rst_reg (FF)
  Data Path Delay:      13.325ns (Levels of Logic = 3)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=12)       7.960   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X51Y64.A4      net (fanout=2)        2.830   gnum_interface_block.cmp_clk_in_rx_pll_lckd
    SLICE_X51Y64.CLK     Tas                   0.227   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o5
                                                       gnum_interface_block.rst_reg
    -------------------------------------------------  ---------------------------
    Total                                     13.325ns (2.535ns logic, 10.790ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  8.938ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[2] (FF)
  Data Path Delay:      8.938ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    SLICE_X22Y81.SR      net (fanout=12)       7.345   rst_n_a_i_c_i
    SLICE_X22Y81.CLK     Tsrck                 0.416   N_1585
                                                       cmp_sdb_crossbar.crossbar.matrix_old[2]
    -------------------------------------------------  ---------------------------
    Total                                      8.938ns (1.593ns logic, 7.345ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  8.492ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[4] (FF)
  Data Path Delay:      8.492ns (Levels of Logic = 2)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    SLICE_X24Y81.A5      net (fanout=12)       6.974   rst_n_a_i_c_i
    SLICE_X24Y81.CLK     Tas                   0.341   cmp_sdb_crossbar.crossbar.matrix_old(4)
                                                       cmp_sdb_crossbar.crossbar.matrix_old_r[4]
                                                       cmp_sdb_crossbar.crossbar.matrix_old[4]
    -------------------------------------------------  ---------------------------
    Total                                      8.492ns (1.518ns logic, 6.974ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  7.631ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[3] (FF)
  Data Path Delay:      7.631ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    SLICE_X31Y75.SR      net (fanout=12)       6.008   rst_n_a_i_c_i
    SLICE_X31Y75.CLK     Tsrck                 0.446   cmp_sdb_crossbar.crossbar.matrix_old(3)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[3]
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (1.623ns logic, 6.008ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  7.607ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[1] (FF)
  Data Path Delay:      7.607ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    SLICE_X31Y75.SR      net (fanout=12)       6.008   rst_n_a_i_c_i
    SLICE_X31Y75.CLK     Tsrck                 0.422   cmp_sdb_crossbar.crossbar.matrix_old(3)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[1]
    -------------------------------------------------  ---------------------------
    Total                                      7.607ns (1.599ns logic, 6.008ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  7.587ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[0] (FF)
  Data Path Delay:      7.587ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    SLICE_X31Y75.SR      net (fanout=12)       6.008   rst_n_a_i_c_i
    SLICE_X31Y75.CLK     Tsrck                 0.402   cmp_sdb_crossbar.crossbar.matrix_old(3)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (1.579ns logic, 6.008ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay:                  7.499ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[6] (FF)
  Data Path Delay:      7.499ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    SLICE_X18Y68.SR      net (fanout=12)       5.880   rst_n_a_i_c_i
    SLICE_X18Y68.CLK     Tsrck                 0.442   cmp_sdb_crossbar.crossbar.matrix_old(6)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[6]
    -------------------------------------------------  ---------------------------
    Total                                      7.499ns (1.619ns logic, 5.880ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  7.323ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[7] (FF)
  Data Path Delay:      7.323ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    SLICE_X18Y72.SR      net (fanout=12)       5.715   rst_n_a_i_c_i
    SLICE_X18Y72.CLK     Tsrck                 0.431   cmp_sdb_crossbar.crossbar.matrix_old(7)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[7]
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (1.608ns logic, 5.715ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay:                  7.280ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[8] (FF)
  Data Path Delay:      7.280ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    SLICE_X30Y73.SR      net (fanout=12)       5.678   rst_n_a_i_c_i
    SLICE_X30Y73.CLK     Tsrck                 0.425   cmp_sdb_crossbar.crossbar.matrix_old(8)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[8]
    -------------------------------------------------  ---------------------------
    Total                                      7.280ns (1.602ns logic, 5.678ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay:                  7.077ns (data path)
  Source:               rst_n_a_i (PAD)
  Destination:          cmp_sdb_crossbar.crossbar.matrix_old[5] (FF)
  Data Path Delay:      7.077ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to cmp_sdb_crossbar.crossbar.matrix_old[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp632.IINV
                                                       ProtoComp632.IMUX
    SLICE_X22Y68.SR      net (fanout=12)       5.475   rst_n_a_i_c_i
    SLICE_X22Y68.CLK     Tsrck                 0.425   cmp_sdb_crossbar.crossbar.matrix_old(5)
                                                       cmp_sdb_crossbar.crossbar.matrix_old[5]
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (1.602ns logic, 5.475ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1023_0_path" TIG;

 2875 paths analyzed, 2875 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  12.392ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[2] (FF)
  Data Path Delay:      12.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (2.872 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y5.SR       net (fanout=914)     10.831   gnum_interface_block.rst_reg_i
    SLICE_X40Y5.CLK      Trck                  0.243   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(4)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[2]
    -------------------------------------------------  ---------------------------
    Total                                     12.143ns (0.963ns logic, 11.180ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Delay:                  12.381ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[1] (FF)
  Data Path Delay:      12.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (2.872 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y5.SR       net (fanout=914)     10.831   gnum_interface_block.rst_reg_i
    SLICE_X40Y5.CLK      Trck                  0.232   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(4)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[1]
    -------------------------------------------------  ---------------------------
    Total                                     12.132ns (0.952ns logic, 11.180ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Delay:                  12.358ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[3] (FF)
  Data Path Delay:      12.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (2.872 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y5.SR       net (fanout=914)     10.831   gnum_interface_block.rst_reg_i
    SLICE_X40Y5.CLK      Trck                  0.209   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(4)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[3]
    -------------------------------------------------  ---------------------------
    Total                                     12.109ns (0.929ns logic, 11.180ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Delay:                  12.358ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m (FF)
  Data Path Delay:      12.256ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.580 - 0.607)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    OLOGIC_X27Y5.SR      net (fanout=914)     11.043   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y5.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                     12.256ns (0.864ns logic, 11.392ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Delay:                  12.358ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m (FF)
  Data Path Delay:      12.256ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.580 - 0.607)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    OLOGIC_X27Y4.SR      net (fanout=914)     11.043   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y4.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                     12.256ns (0.864ns logic, 11.392ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Delay:                  12.344ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[4] (FF)
  Data Path Delay:      12.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (2.872 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y5.SR       net (fanout=914)     10.831   gnum_interface_block.rst_reg_i
    SLICE_X40Y5.CLK      Trck                  0.195   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(4)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[4]
    -------------------------------------------------  ---------------------------
    Total                                     12.095ns (0.915ns logic, 11.180ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Delay:                  12.299ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[0] (FF)
  Data Path Delay:      12.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X39Y6.SR       net (fanout=914)     10.711   gnum_interface_block.rst_reg_i
    SLICE_X39Y6.CLK      Trck                  0.267   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(0)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[0]
    -------------------------------------------------  ---------------------------
    Total                                     12.047ns (0.987ns logic, 11.060ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Delay:                  12.280ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[0] (FF)
  Data Path Delay:      12.028ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X41Y6.SR       net (fanout=914)     10.670   gnum_interface_block.rst_reg_i
    SLICE_X41Y6.CLK      Trck                  0.289   gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt(0)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[0]
    -------------------------------------------------  ---------------------------
    Total                                     12.028ns (1.009ns logic, 11.019ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Delay:                  12.234ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[6] (FF)
  Data Path Delay:      11.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y6.SR       net (fanout=914)     10.670   gnum_interface_block.rst_reg_i
    SLICE_X40Y6.CLK      Trck                  0.243   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(8)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[6]
    -------------------------------------------------  ---------------------------
    Total                                     11.982ns (0.963ns logic, 11.019ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Delay:                  12.223ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[5] (FF)
  Data Path Delay:      11.971ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y6.SR       net (fanout=914)     10.670   gnum_interface_block.rst_reg_i
    SLICE_X40Y6.CLK      Trck                  0.232   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(8)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[5]
    -------------------------------------------------  ---------------------------
    Total                                     11.971ns (0.952ns logic, 11.019ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Delay:                  12.200ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[7] (FF)
  Data Path Delay:      11.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y6.SR       net (fanout=914)     10.670   gnum_interface_block.rst_reg_i
    SLICE_X40Y6.CLK      Trck                  0.209   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(8)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[7]
    -------------------------------------------------  ---------------------------
    Total                                     11.948ns (0.929ns logic, 11.019ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Delay:                  12.186ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[8] (FF)
  Data Path Delay:      11.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y6.SR       net (fanout=914)     10.670   gnum_interface_block.rst_reg_i
    SLICE_X40Y6.CLK      Trck                  0.195   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(8)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[8]
    -------------------------------------------------  ---------------------------
    Total                                     11.934ns (0.915ns logic, 11.019ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Delay:                  12.145ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m (FF)
  Data Path Delay:      12.038ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.575 - 0.607)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    OLOGIC_X27Y6.SR      net (fanout=914)     10.825   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y6.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                     12.038ns (0.864ns logic, 11.174ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Delay:                  12.145ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m (FF)
  Data Path Delay:      12.038ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.575 - 0.607)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    OLOGIC_X27Y7.SR      net (fanout=914)     10.825   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y7.CLKDIV  Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                     12.038ns (0.864ns logic, 11.174ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Delay:                  12.098ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg (FF)
  Data Path Delay:      11.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (2.870 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X34Y9.SR       net (fanout=914)     10.533   gnum_interface_block.rst_reg_i
    SLICE_X34Y9.CLK      Trck                  0.245   gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                     11.847ns (0.965ns logic, 10.882ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Delay:                  12.077ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg (FF)
  Data Path Delay:      11.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.592 - 0.607)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X8Y9.SR        net (fanout=914)     10.681   gnum_interface_block.rst_reg_i
    SLICE_X8Y9.CLK       Trck                  0.237   gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                     11.987ns (0.957ns logic, 11.030ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Delay:                  12.070ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[10] (FF)
  Data Path Delay:      11.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (2.867 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y7.SR       net (fanout=914)     10.504   gnum_interface_block.rst_reg_i
    SLICE_X40Y7.CLK      Trck                  0.243   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(12)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[10]
    -------------------------------------------------  ---------------------------
    Total                                     11.816ns (0.963ns logic, 10.853ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Delay:                  12.059ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[9] (FF)
  Data Path Delay:      11.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (2.867 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y7.SR       net (fanout=914)     10.504   gnum_interface_block.rst_reg_i
    SLICE_X40Y7.CLK      Trck                  0.232   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(12)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[9]
    -------------------------------------------------  ---------------------------
    Total                                     11.805ns (0.952ns logic, 10.853ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Delay:                  12.036ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[11] (FF)
  Data Path Delay:      11.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (2.867 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y7.SR       net (fanout=914)     10.504   gnum_interface_block.rst_reg_i
    SLICE_X40Y7.CLK      Trck                  0.209   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(12)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[11]
    -------------------------------------------------  ---------------------------
    Total                                     11.782ns (0.929ns logic, 10.853ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Delay:                  12.022ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[12] (FF)
  Data Path Delay:      11.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (2.867 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y7.SR       net (fanout=914)     10.504   gnum_interface_block.rst_reg_i
    SLICE_X40Y7.CLK      Trck                  0.195   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(12)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[12]
    -------------------------------------------------  ---------------------------
    Total                                     11.768ns (0.915ns logic, 10.853ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Delay:                  11.891ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg (FF)
  Data Path Delay:      11.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (2.889 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X16Y9.SR       net (fanout=914)     10.353   gnum_interface_block.rst_reg_i
    SLICE_X16Y9.CLK      Trck                  0.237   gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                     11.659ns (0.957ns logic, 10.702ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Delay:                  11.868ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[14] (FF)
  Data Path Delay:      11.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (2.867 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y8.SR       net (fanout=914)     10.302   gnum_interface_block.rst_reg_i
    SLICE_X40Y8.CLK      Trck                  0.243   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(16)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[14]
    -------------------------------------------------  ---------------------------
    Total                                     11.614ns (0.963ns logic, 10.651ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Delay:                  11.857ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[13] (FF)
  Data Path Delay:      11.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (2.867 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y8.SR       net (fanout=914)     10.302   gnum_interface_block.rst_reg_i
    SLICE_X40Y8.CLK      Trck                  0.232   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(16)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[13]
    -------------------------------------------------  ---------------------------
    Total                                     11.603ns (0.952ns logic, 10.651ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Delay:                  11.834ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[15] (FF)
  Data Path Delay:      11.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (2.867 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y8.SR       net (fanout=914)     10.302   gnum_interface_block.rst_reg_i
    SLICE_X40Y8.CLK      Trck                  0.209   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(16)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[15]
    -------------------------------------------------  ---------------------------
    Total                                     11.580ns (0.929ns logic, 10.651ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Delay:                  11.820ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[16] (FF)
  Data Path Delay:      11.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (2.867 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y8.SR       net (fanout=914)     10.302   gnum_interface_block.rst_reg_i
    SLICE_X40Y8.CLK      Trck                  0.195   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(16)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[16]
    -------------------------------------------------  ---------------------------
    Total                                     11.566ns (0.915ns logic, 10.651ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Delay:                  11.792ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.p2l_dma_cyc_t (FF)
  Data Path Delay:      11.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (2.872 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.p2l_dma_cyc_t
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X39Y10.SR      net (fanout=914)     10.161   gnum_interface_block.rst_reg_i
    SLICE_X39Y10.CLK     Trck                  0.313   gnum_interface_block.p2l_dma_cyc
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_dma_cyc_t
    -------------------------------------------------  ---------------------------
    Total                                     11.543ns (1.033ns logic, 10.510ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Delay:                  11.740ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m (FF)
  Data Path Delay:      11.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.572 - 0.607)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    OLOGIC_X27Y10.SR     net (fanout=914)     10.417   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y10.CLKDIV Tosco_RST             0.144   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                     11.630ns (0.864ns logic, 10.766ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Delay:                  11.700ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[18] (FF)
  Data Path Delay:      11.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[18]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y9.SR       net (fanout=914)     10.136   gnum_interface_block.rst_reg_i
    SLICE_X40Y9.CLK      Trck                  0.243   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(20)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[18]
    -------------------------------------------------  ---------------------------
    Total                                     11.448ns (0.963ns logic, 10.485ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Delay:                  11.689ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[17] (FF)
  Data Path Delay:      11.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y9.SR       net (fanout=914)     10.136   gnum_interface_block.rst_reg_i
    SLICE_X40Y9.CLK      Trck                  0.232   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(20)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[17]
    -------------------------------------------------  ---------------------------
    Total                                     11.437ns (0.952ns logic, 10.485ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Delay:                  11.669ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_o (FF)
  Data Path Delay:      11.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.574 - 0.607)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 5.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X59Y10.SR      net (fanout=914)     10.179   gnum_interface_block.rst_reg_i
    SLICE_X59Y10.CLK     Trck                  0.313   gnum_interface_block.arb_ser_valid
                                                       gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_o
    -------------------------------------------------  ---------------------------
    Total                                     11.561ns (1.033ns logic, 10.528ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Delay:                  11.666ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[19] (FF)
  Data Path Delay:      11.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y9.SR       net (fanout=914)     10.136   gnum_interface_block.rst_reg_i
    SLICE_X40Y9.CLK      Trck                  0.209   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(20)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[19]
    -------------------------------------------------  ---------------------------
    Total                                     11.414ns (0.929ns logic, 10.485ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Delay:                  11.652ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[20] (FF)
  Data Path Delay:      11.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (2.869 - 2.813)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.AMUX    Tshcko                0.461   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y64.B4      net (fanout=3)        0.349   gnum_interface_block.rst_reg
    SLICE_X51Y64.B       Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                       gnum_interface_block.rst_reg_RNIJR3A
    SLICE_X40Y9.SR       net (fanout=914)     10.136   gnum_interface_block.rst_reg_i
    SLICE_X40Y9.CLK      Trck                  0.195   gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt(20)
                                                       gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[20]
    -------------------------------------------------  ---------------------------
    Total                                     11.400ns (0.915ns logic, 10.485ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "clk" 

 437 paths analyzed, 435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.433ns.
--------------------------------------------------------------------------------
Offset:                 5.433ns (data path - clock path + uncertainty)
  Source:               pll_status_i (PAD)
  Destination:          cmp_carrier_csr.rddata_reg[4] (FF)
  Destination Clock:    clk rising at 0.000ns
  Data Path Delay:      8.294ns (Levels of Logic = 2)
  Clock Path Delay:     2.886ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll_status_i to cmp_carrier_csr.rddata_reg[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y18.I                Tiopi                 0.790   pll_status_i
                                                       pll_status_i
                                                       pll_status_i_ibuf
                                                       ProtoComp629.IMUX.30
    SLICE_X21Y70.A2      net (fanout=2)        7.182   pll_status_i_c
    SLICE_X21Y70.CLK     Tas                   0.322   cnx_master_in_2.dat(7)
                                                       cmp_carrier_csr.rddata_reg_22[4]
                                                       cmp_carrier_csr.rddata_reg[4]
    -------------------------------------------------  ---------------------------
    Total                                      8.294ns (1.112ns logic, 7.182ns route)
                                                       (13.4% logic, 86.6% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_carrier_csr.rddata_reg[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp628.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   tdc_core.clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X21Y70.CLK     net (fanout=1196)     1.207   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (1.017ns logic, 1.869ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Offset:                 4.910ns (data path - clock path + uncertainty)
  Source:               data_bus_io(5) (PAD)
  Destination:          tdc_core.acam_config_rdbk_9[5] (FF)
  Destination Clock:    clk rising at 0.000ns
  Data Path Delay:      7.779ns (Levels of Logic = 1)
  Clock Path Delay:     2.894ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(5) to tdc_core.acam_config_rdbk_9[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA12.I               Tiopi                 0.790   data_bus_io(5)
                                                       data_bus_io(5)
                                                       data_bus_io_iobuf[5]/IBUF
                                                       ProtoComp631.IMUX.6
    SLICE_X8Y49.BX       net (fanout=15)       6.853   data_bus_io_in(5)
    SLICE_X8Y49.CLK      Tdick                 0.136   tdc_core.acam_status(7)
                                                       tdc_core.acam_config_rdbk_9[5]
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (0.926ns logic, 6.853ns route)
                                                       (11.9% logic, 88.1% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to tdc_core.acam_config_rdbk_9[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp628.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   tdc_core.clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X8Y49.CLK      net (fanout=1196)     1.215   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (1.017ns logic, 1.877ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Offset:                 4.849ns (data path - clock path + uncertainty)
  Source:               prsnt_m2c_n_i (PAD)
  Destination:          cmp_carrier_csr.rddata_reg[0] (FF)
  Destination Clock:    clk rising at 0.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 2)
  Clock Path Delay:     2.896ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: prsnt_m2c_n_i to cmp_carrier_csr.rddata_reg[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB14.I               Tiopi                 0.790   prsnt_m2c_n_i
                                                       prsnt_m2c_n_i
                                                       prsnt_m2c_n_i_ibuf
                                                       ProtoComp629.IMUX.33
    SLICE_X21Y66.A6      net (fanout=1)        6.608   prsnt_m2c_n_i_c
    SLICE_X21Y66.CLK     Tas                   0.322   cnx_master_in_2.dat(3)
                                                       cmp_carrier_csr.rddata_reg_22[0]
                                                       cmp_carrier_csr.rddata_reg[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (1.112ns logic, 6.608ns route)
                                                       (14.4% logic, 85.6% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to cmp_carrier_csr.rddata_reg[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp628.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   tdc_core.clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X21Y66.CLK     net (fanout=1196)     1.217   clk
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (1.017ns logic, 1.879ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock "clk" 

 8594 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  20.397ns.
--------------------------------------------------------------------------------
Offset:                 20.397ns (clock path + data path + uncertainty)
  Source:               tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(3) (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      17.254ns (Levels of Logic = 7)
  Clock Path Delay:     3.118ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_n_i to tdc_core.data_engine_block.engine_st[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.PADOUT           Tiopp                 0.000   tdc_clk_n_i
                                                       tdc_clk_n_i
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.DIFFI_IN         net (fanout=1)        0.001   tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.I                Tiodi                 0.950   tdc_clk_p_i
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp628.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   tdc_core.clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X34Y52.CLK     net (fanout=1196)     1.247   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.159ns logic, 1.959ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Data Path at Slow Process Corner: tdc_core.data_engine_block.engine_st[6] to data_bus_io(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.447   tdc_core.data_engine_block.engine_st(6)
                                                       tdc_core.data_engine_block.engine_st[6]
    SLICE_X22Y40.D4      net (fanout=11)       2.534   tdc_core.data_engine_block.engine_st(6)
    SLICE_X22Y40.D       Tilo                  0.203   tdc_core.acam_config_rdbk_2(19)
                                                       tdc_core.data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X23Y44.D6      net (fanout=4)        0.514   tdc_core.N_661
    SLICE_X23Y44.D       Tilo                  0.259   address_o_c(3)
                                                       tdc_core.data_engine_block.acam_adr_o[3]
    SLICE_X15Y39.B3      net (fanout=81)       1.655   address_o_c(3)
    SLICE_X15Y39.B       Tilo                  0.259   tdc_core.acam_config_rdbk_3(15)
                                                       tdc_core.data_engine_block.data_config_decoder.acam_dat_o19
    SLICE_X19Y48.A1      net (fanout=22)       2.778   tdc_core.data_engine_block.data_config_decoder.acam_dat_o19
    SLICE_X19Y48.A       Tilo                  0.259   tdc_core.acam_config_8(3)
                                                       tdc_core.data_engine_block.acam_dat_o_0_iv_2[3]
    SLICE_X19Y48.B6      net (fanout=1)        0.118   tdc_core.data_engine_block.acam_dat_o_0_iv_2(3)
    SLICE_X19Y48.B       Tilo                  0.259   tdc_core.acam_config_8(3)
                                                       tdc_core.data_engine_block.acam_dat_o_0_iv_1_1[3]
    SLICE_X15Y48.C2      net (fanout=1)        1.117   tdc_core.data_engine_block.acam_dat_o_0_iv_1_1(3)
    SLICE_X15Y48.C       Tilo                  0.259   tdc_core.acam_config_rdbk_3(31)
                                                       tdc_core.data_engine_block.acam_dat_o_0_iv[3]
    W8.O                 net (fanout=1)        4.592   acm_dat_w(3)
    W8.PAD               Tioop                 2.001   data_bus_io(3)
                                                       data_bus_io_iobuf[3]/OBUFT
                                                       data_bus_io(3)
    -------------------------------------------------  ---------------------------
    Total                                     17.254ns (3.946ns logic, 13.308ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Offset:                 20.328ns (clock path + data path + uncertainty)
  Source:               tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(1) (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      17.185ns (Levels of Logic = 7)
  Clock Path Delay:     3.118ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_n_i to tdc_core.data_engine_block.engine_st[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.PADOUT           Tiopp                 0.000   tdc_clk_n_i
                                                       tdc_clk_n_i
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.DIFFI_IN         net (fanout=1)        0.001   tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.I                Tiodi                 0.950   tdc_clk_p_i
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp628.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   tdc_core.clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X34Y52.CLK     net (fanout=1196)     1.247   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.159ns logic, 1.959ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Data Path at Slow Process Corner: tdc_core.data_engine_block.engine_st[6] to data_bus_io(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.447   tdc_core.data_engine_block.engine_st(6)
                                                       tdc_core.data_engine_block.engine_st[6]
    SLICE_X22Y40.D4      net (fanout=11)       2.534   tdc_core.data_engine_block.engine_st(6)
    SLICE_X22Y40.D       Tilo                  0.203   tdc_core.acam_config_rdbk_2(19)
                                                       tdc_core.data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X23Y44.D6      net (fanout=4)        0.514   tdc_core.N_661
    SLICE_X23Y44.D       Tilo                  0.259   address_o_c(3)
                                                       tdc_core.data_engine_block.acam_adr_o[3]
    SLICE_X15Y39.B3      net (fanout=81)       1.655   address_o_c(3)
    SLICE_X15Y39.B       Tilo                  0.259   tdc_core.acam_config_rdbk_3(15)
                                                       tdc_core.data_engine_block.data_config_decoder.acam_dat_o19
    SLICE_X18Y48.A6      net (fanout=22)       2.461   tdc_core.data_engine_block.data_config_decoder.acam_dat_o19
    SLICE_X18Y48.A       Tilo                  0.203   tdc_core.acam_config_4(3)
                                                       tdc_core.data_engine_block.acam_dat_o_0_iv_2[1]
    SLICE_X18Y48.B4      net (fanout=1)        0.377   tdc_core.data_engine_block.acam_dat_o_0_iv_2(1)
    SLICE_X18Y48.B       Tilo                  0.203   tdc_core.acam_config_4(3)
                                                       tdc_core.data_engine_block.acam_dat_o_0_iv_1_1[1]
    SLICE_X15Y48.D3      net (fanout=1)        1.191   tdc_core.data_engine_block.acam_dat_o_0_iv_1_1(1)
    SLICE_X15Y48.D       Tilo                  0.259   tdc_core.acam_config_rdbk_3(31)
                                                       tdc_core.data_engine_block.acam_dat_o_0_iv[1]
    Y6.O                 net (fanout=1)        4.619   acm_dat_w(1)
    Y6.PAD               Tioop                 2.001   data_bus_io(1)
                                                       data_bus_io_iobuf[1]/OBUFT
                                                       data_bus_io(1)
    -------------------------------------------------  ---------------------------
    Total                                     17.185ns (3.834ns logic, 13.351ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Offset:                 20.114ns (clock path + data path + uncertainty)
  Source:               tdc_core.data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(6) (PAD)
  Source Clock:         clk rising at 0.000ns
  Data Path Delay:      16.971ns (Levels of Logic = 7)
  Clock Path Delay:     3.118ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_n_i to tdc_core.data_engine_block.engine_st[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.PADOUT           Tiopp                 0.000   tdc_clk_n_i
                                                       tdc_clk_n_i
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.DIFFI_IN         net (fanout=1)        0.001   tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/SLAVEBUF.DIFFIN
    L20.I                Tiodi                 0.950   tdc_clk_p_i
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp628.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   tdc_core.clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
                                                       tdc_core.clks_rsts_mgment.tdc_clk125_gbuf
    SLICE_X34Y52.CLK     net (fanout=1196)     1.247   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.159ns logic, 1.959ns route)
                                                       (37.2% logic, 62.8% route)

  Maximum Data Path at Slow Process Corner: tdc_core.data_engine_block.engine_st[6] to data_bus_io(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y52.DQ      Tcko                  0.447   tdc_core.data_engine_block.engine_st(6)
                                                       tdc_core.data_engine_block.engine_st[6]
    SLICE_X22Y40.D4      net (fanout=11)       2.534   tdc_core.data_engine_block.engine_st(6)
    SLICE_X22Y40.D       Tilo                  0.203   tdc_core.acam_config_rdbk_2(19)
                                                       tdc_core.data_engine_block.engine_st_ns_0_o3_lut6_2_o6[1]
    SLICE_X23Y44.D6      net (fanout=4)        0.514   tdc_core.N_661
    SLICE_X23Y44.D       Tilo                  0.259   address_o_c(3)
                                                       tdc_core.data_engine_block.acam_adr_o[3]
    SLICE_X15Y39.B3      net (fanout=81)       1.655   address_o_c(3)
    SLICE_X15Y39.B       Tilo                  0.259   tdc_core.acam_config_rdbk_3(15)
                                                       tdc_core.data_engine_block.data_config_decoder.acam_dat_o19
    SLICE_X25Y48.C4      net (fanout=22)       2.496   tdc_core.data_engine_block.data_config_decoder.acam_dat_o19
    SLICE_X25Y48.C       Tilo                  0.259   tdc_core.acam_config_4(7)
                                                       tdc_core.data_engine_block.acam_dat_o_0_iv_2[6]
    SLICE_X25Y48.D5      net (fanout=1)        0.209   tdc_core.data_engine_block.acam_dat_o_0_iv_2(6)
    SLICE_X25Y48.D       Tilo                  0.259   tdc_core.acam_config_4(7)
                                                       tdc_core.data_engine_block.acam_dat_o_0_iv_1_1[6]
    SLICE_X25Y44.A6      net (fanout=1)        0.913   tdc_core.data_engine_block.acam_dat_o_0_iv_1_1(6)
    SLICE_X25Y44.A       Tilo                  0.259   tdc_core.acam_config_9(7)
                                                       tdc_core.data_engine_block.acam_dat_o_0_iv[6]
    U8.O                 net (fanout=1)        4.704   acm_dat_w(6)
    U8.PAD               Tioop                 2.001   data_bus_io(6)
                                                       data_bus_io_iobuf[6]/OBUFT
                                                       data_bus_io(6)
    -------------------------------------------------  ---------------------------
    Total                                     16.971ns (3.946ns logic, 13.025ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"gnum_interface_block.sys_clk" 

 49 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.064ns.
--------------------------------------------------------------------------------
Offset:                 5.064ns (data path - clock path + uncertainty)
  Source:               p2l_clk_n_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[10] (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      7.140ns (Levels of Logic = 8)
  Clock Path Delay:     2.380ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_clk_in.counter[10]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    SLICE_X51Y64.A3        net (fanout=1)        1.077   gnum_interface_block.cmp_clk_in.rx_bufplllckd
    SLICE_X51Y64.A         Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y75.SR        net (fanout=7)        2.180   gn4124_status(0)
    SLICE_X58Y75.CLK       Trck                  0.243   gnum_interface_block.cmp_clk_in.counter(10)
                                                         gnum_interface_block.cmp_clk_in.counter[10]
    ---------------------------------------------------  ---------------------------
    Total                                        7.140ns (0.515ns logic, 6.625ns route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.counter[10]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X58Y75.CLK       net (fanout=740)      1.190   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.380ns (-0.481ns logic, 2.861ns route)

--------------------------------------------------------------------------------
Offset:                 5.063ns (data path - clock path + uncertainty)
  Source:               p2l_clk_p_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[10] (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      7.139ns (Levels of Logic = 7)
  Clock Path Delay:     2.380ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.counter[10]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.950   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    SLICE_X51Y64.A3        net (fanout=1)        1.077   gnum_interface_block.cmp_clk_in.rx_bufplllckd
    SLICE_X51Y64.A         Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y75.SR        net (fanout=7)        2.180   gn4124_status(0)
    SLICE_X58Y75.CLK       Trck                  0.243   gnum_interface_block.cmp_clk_in.counter(10)
                                                         gnum_interface_block.cmp_clk_in.counter[10]
    ---------------------------------------------------  ---------------------------
    Total                                        7.139ns (0.515ns logic, 6.624ns route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.counter[10]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X58Y75.CLK       net (fanout=740)      1.190   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.380ns (-0.481ns logic, 2.861ns route)

--------------------------------------------------------------------------------
Offset:                 5.053ns (data path - clock path + uncertainty)
  Source:               p2l_clk_n_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[9] (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      7.129ns (Levels of Logic = 8)
  Clock Path Delay:     2.380ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_clk_in.counter[9]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.LOCK       Tbufco_PLLINLOCK      0.603   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    SLICE_X51Y64.A3        net (fanout=1)        1.077   gnum_interface_block.cmp_clk_in.rx_bufplllckd
    SLICE_X51Y64.A         Tilo                  0.259   gnum_interface_block.rst_reg_i
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_lckd_lut6_2_o6
    SLICE_X58Y75.SR        net (fanout=7)        2.180   gn4124_status(0)
    SLICE_X58Y75.CLK       Trck                  0.232   gnum_interface_block.cmp_clk_in.counter(10)
                                                         gnum_interface_block.cmp_clk_in.counter[9]
    ---------------------------------------------------  ---------------------------
    Total                                        7.129ns (0.504ns logic, 6.625ns route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.counter[9]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X58Y75.CLK       net (fanout=740)      1.190   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.380ns (-0.481ns logic, 2.861ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"gnum_interface_block.sys_clk" 

 6 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  12.270ns.
--------------------------------------------------------------------------------
Offset:                 12.270ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p2l_rdy_o (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      9.175ns (Levels of Logic = 2)
  Clock Path Delay:     2.791ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X53Y30.CLK       net (fanout=740)      1.228   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.791ns (-0.381ns logic, 3.172ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p2l_rdy_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y30.BQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_full
                                                       gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y82.A2      net (fanout=2)        3.897   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_full
    SLICE_X52Y82.A       Tilo                  0.203   gnum_interface_block.des_pd_data(15)
                                                       gnum_interface_block.p2l_rdy_o
    J16.O                net (fanout=1)        3.063   p2l_rdy_o_c
    J16.PAD              Tioop                 1.621   p2l_rdy_o
                                                       p2l_rdy_o_obuf
                                                       p2l_rdy_o
    -------------------------------------------------  ---------------------------
    Total                                      9.175ns (2.215ns logic, 6.960ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Offset:                 9.555ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p2l_rdy_o (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      6.443ns (Levels of Logic = 2)
  Clock Path Delay:     2.808ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X42Y75.CLK       net (fanout=740)      1.245   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.808ns (-0.381ns logic, 3.189ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p2l_rdy_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y75.BQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y82.A5      net (fanout=3)        1.148   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X52Y82.A       Tilo                  0.203   gnum_interface_block.des_pd_data(15)
                                                       gnum_interface_block.p2l_rdy_o
    J16.O                net (fanout=1)        3.063   p2l_rdy_o_c
    J16.PAD              Tioop                 1.621   p2l_rdy_o
                                                       p2l_rdy_o_obuf
                                                       p2l_rdy_o
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (2.232ns logic, 4.211ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Offset:                 9.533ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p_wr_rdy_o(1) (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 0.000ns
  Data Path Delay:      6.421ns (Levels of Logic = 2)
  Clock Path Delay:     2.808ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X42Y75.CLK       net (fanout=740)      1.245   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.808ns (-0.381ns logic, 3.189ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p_wr_rdy_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y75.BQ      Tcko                  0.408   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y90.D4      net (fanout=3)        1.958   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X55Y90.D       Tilo                  0.259   p_wr_rdy_o_c(0)
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512_RNIO5O2
    K16.O                net (fanout=2)        2.175   p_wr_rdy_o_c(0)
    K16.PAD              Tioop                 1.621   p_wr_rdy_o(1)
                                                       p_wr_rdy_o_obuf[1]
                                                       p_wr_rdy_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      6.421ns (2.288ns logic, 4.133ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"tdc_core.spec_clk" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.328ns.
--------------------------------------------------------------------------------
Offset:                 0.328ns (data path - clock path + uncertainty)
  Source:               pll_status_i (PAD)
  Destination:          tdc_core.clks_rsts_mgment.pll_status_synch[0] (FF)
  Destination Clock:    tdc_core.spec_clk rising at 0.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll_status_i to tdc_core.clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y18.I                Tiopi                 0.790   pll_status_i
                                                       pll_status_i
                                                       pll_status_i_ibuf
                                                       ProtoComp629.IMUX.30
    IODELAY_X24Y0.IDATAINnet (fanout=2)        0.153   pll_status_i_c
    IODELAY_X24Y0.DATAOUTTioddo_IDATAIN        2.187   tdc_core.clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2
                                                       tdc_core.clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2
    ILOGIC_X24Y0.DDLY    net (fanout=1)        0.007   tdc_core.clks_rsts_mgment.pll_status_synch[0]_ML_IODELAY2_SIG_ML
    ILOGIC_X24Y0.CLK0    Tidockd               0.302   tdc_core.clks_rsts_mgment.pll_status_synch(0)
                                                       ProtoComp654.D2OFFBYP_SRC.1
                                                       tdc_core.clks_rsts_mgment.pll_status_synch[0]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: spec_clk_i to tdc_core.clks_rsts_mgment.pll_status_synch[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.684   spec_clk_i
                                                       spec_clk_i
                                                       tdc_core.clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp629.IMUX.24
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.637   tdc_core.clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   tdc_core.clks_rsts_mgment.spec_clk_gbuf
                                                       tdc_core.clks_rsts_mgment.spec_clk_gbuf
    ILOGIC_X24Y0.CLK0    net (fanout=47)       1.618   tdc_core.spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.881ns logic, 2.255ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"tdc_core.spec_clk" 

 39 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  12.303ns.
--------------------------------------------------------------------------------
Offset:                 12.303ns (clock path + data path + uncertainty)
  Source:               tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5 (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Data Path Delay:      9.338ns (Levels of Logic = 2)
  Clock Path Delay:     2.940ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       tdc_core.clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp629.IMUX.24
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   tdc_core.clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   tdc_core.clks_rsts_mgment.spec_clk_gbuf
                                                       tdc_core.clks_rsts_mgment.spec_clk_gbuf
    SLICE_X0Y42.CLK      net (fanout=47)       1.238   tdc_core.spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.999ns logic, 1.941ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.CQ       Tcko                  0.408   tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5
                                                       tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5
    SLICE_X10Y29.B3      net (fanout=1)        1.981   tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5
    SLICE_X10Y29.B       Tilo                  0.203   tdc_core.N_25_0_i
                                                       tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5_RNI83VI8
    AA18.O               net (fanout=1)        4.745   tdc_core.N_25_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.338ns (2.612ns logic, 6.726ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Offset:                 12.301ns (clock path + data path + uncertainty)
  Source:               tdc_core.clks_rsts_mgment.pll_sdi_o_ret (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Data Path Delay:      9.327ns (Levels of Logic = 3)
  Clock Path Delay:     2.949ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to tdc_core.clks_rsts_mgment.pll_sdi_o_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       tdc_core.clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp629.IMUX.24
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   tdc_core.clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   tdc_core.clks_rsts_mgment.spec_clk_gbuf
                                                       tdc_core.clks_rsts_mgment.spec_clk_gbuf
    SLICE_X11Y29.CLK     net (fanout=47)       1.247   tdc_core.spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.999ns logic, 1.950ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.pll_sdi_o_ret to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y29.CMUX    Tshcko                0.461   tdc_core.clks_rsts_mgment.pll_bit_index_reto(3)
                                                       tdc_core.clks_rsts_mgment.pll_sdi_o_ret
    SLICE_X14Y30.C2      net (fanout=5)        0.838   tdc_core.clks_rsts_mgment.config_st_reto(3)
    SLICE_X14Y30.BMUX    Topcb                 0.386   tdc_core.N_136_0
                                                       tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg_RNIEAC11[14]
                                                       tdc_core.clks_rsts_mgment.pll_sdi_o_ret_8_RNIQISG2
                                                       tdc_core.clks_rsts_mgment.pll_sdi_o_ret_4_RNIE4VF5
    SLICE_X10Y29.B4      net (fanout=1)        0.693   tdc_core.N_136_0
    SLICE_X10Y29.B       Tilo                  0.203   tdc_core.N_25_0_i
                                                       tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5_RNI83VI8
    AA18.O               net (fanout=1)        4.745   tdc_core.N_25_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.327ns (3.051ns logic, 6.276ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Offset:                 12.274ns (clock path + data path + uncertainty)
  Source:               tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         tdc_core.spec_clk rising at 0.000ns
  Data Path Delay:      9.298ns (Levels of Logic = 3)
  Clock Path Delay:     2.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       tdc_core.clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp629.IMUX.24
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   tdc_core.clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   tdc_core.clks_rsts_mgment.spec_clk_gbuf
                                                       tdc_core.clks_rsts_mgment.spec_clk_gbuf
    SLICE_X14Y31.CLK     net (fanout=47)       1.249   tdc_core.spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.999ns logic, 1.952ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Data Path at Slow Process Corner: tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.DQ      Tcko                  0.447   tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
                                                       tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[3]
    SLICE_X14Y30.B2      net (fanout=1)        0.848   tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg(3)
    SLICE_X14Y30.BMUX    Topbb                 0.361   tdc_core.N_136_0
                                                       tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg_RNI6QB11[12]
                                                       tdc_core.clks_rsts_mgment.pll_sdi_o_ret_8_RNIAJTG2
                                                       tdc_core.clks_rsts_mgment.pll_sdi_o_ret_4_RNIE4VF5
    SLICE_X10Y29.B4      net (fanout=1)        0.693   tdc_core.N_136_0
    SLICE_X10Y29.B       Tilo                  0.203   tdc_core.N_25_0_i
                                                       tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5_RNI83VI8
    AA18.O               net (fanout=1)        4.745   tdc_core.N_25_0_i
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.298ns (3.012ns logic, 6.286ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"gnum_interface_block.io_clk" 

 22 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.195ns.
--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(10) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(10) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J19.I                Tiopi                 0.467   p2l_data_i(10)
                                                       p2l_data_i(10)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.iob_clk_in
                                                       ProtoComp629.IMUX.10
    ILOGIC_X27Y77.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(10)
    ILOGIC_X27Y77.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y77.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(6) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(6) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.I                Tiopi                 0.467   p2l_data_i(6)
                                                       p2l_data_i(6)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.iob_clk_in
                                                       ProtoComp629.IMUX.6
    ILOGIC_X27Y73.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(6)
    ILOGIC_X27Y73.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y73.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(12) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(12) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E20.I                Tiopi                 0.467   p2l_data_i(12)
                                                       p2l_data_i(12)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.iob_clk_in
                                                       ProtoComp629.IMUX.12
    ILOGIC_X27Y79.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(12)
    ILOGIC_X27Y79.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y79.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"gnum_interface_block.io_clk" 

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.684ns.
--------------------------------------------------------------------------------
Offset:                 7.684ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N (FF)
  Destination:          l2p_clk_n_o (PAD)
  Source Clock:         gnum_interface_block.io_clk rising
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y60.CLK0     net (fanout=41)       1.523   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N to l2p_clk_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y60.OQ     Toscko_OQ             0.938   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.PAD              Tioop                 1.671   l2p_clk_n_o
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out/N
                                                       l2p_clk_n_o
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (2.609ns logic, 0.233ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------
Offset:                 7.644ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m (FF)
  Destination:          l2p_clk_p_o (PAD)
  Source Clock:         gnum_interface_block.io_clk rising
  Data Path Delay:      2.802ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y61.CLK0     net (fanout=41)       1.523   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m to l2p_clk_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y61.OQ     Toscko_OQ             0.898   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    K21.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.tx_data_out(0)
    K21.PAD              Tioop                 1.671   l2p_clk_p_o
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out
                                                       l2p_clk_p_o
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (2.569ns logic, 0.233ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------
Offset:                 7.578ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m (FF)
  Destination:          l2p_data_o(6) (PAD)
  Source Clock:         gnum_interface_block.io_clk rising
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Clock Path Delay:     4.530ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp628.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.cmp_clk_in_rx_pllout_xs
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y40.CLK0     net (fanout=41)       1.507   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.530ns (-0.345ns logic, 4.875ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m to l2p_data_o(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y40.OQ     Toscko_OQ             0.898   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
    W22.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_data_out.tx_data_out(6)
    W22.PAD              Tioop                 1.621   l2p_data_o(6)
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.io_clk_out
                                                       l2p_data_o(6)
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (2.519ns logic, 0.233ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 13305 paths analyzed, 7133 endpoints analyzed, 143 failing endpoints
 143 timing errors detected. (0 setup errors, 143 hold errors)
 Minimum period is   6.325ns.
--------------------------------------------------------------------------------
Delay:                  6.325ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[12] (FF)
  Data Path Delay:      5.279ns (Levels of Logic = 1)
  Clock Path Skew:      -0.738ns (2.373 - 3.111)
  Source Clock:         clk rising
  Destination Clock:    gnum_interface_block.sys_clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.DQ      Tcko                  0.447   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel
    SLICE_X51Y71.D1      net (fanout=2)        1.232   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel
    SLICE_X51Y71.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_nextl_load
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_0_sqmuxa_lut6_2_o6
    SLICE_X58Y56.CE      net (fanout=6)        3.006   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_0_sqmuxa
    SLICE_X58Y56.CLK     Tceck                 0.335   gnum_interface_block.cmp_dma_controller.dma_nextl(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[12]
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (1.041ns logic, 4.238ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  6.320ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[8] (FF)
  Data Path Delay:      5.274ns (Levels of Logic = 1)
  Clock Path Skew:      -0.738ns (2.373 - 3.111)
  Source Clock:         clk rising
  Destination Clock:    gnum_interface_block.sys_clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.DQ      Tcko                  0.447   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel
    SLICE_X51Y71.D1      net (fanout=2)        1.232   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel
    SLICE_X51Y71.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_nextl_load
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_0_sqmuxa_lut6_2_o6
    SLICE_X56Y55.CE      net (fanout=6)        3.005   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_0_sqmuxa
    SLICE_X56Y55.CLK     Tceck                 0.331   gnum_interface_block.cmp_dma_controller.dma_nextl(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[8]
    -------------------------------------------------  ---------------------------
    Total                                      5.274ns (1.037ns logic, 4.237ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  6.305ns (data path - clock path skew + uncertainty)
  Source:               gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[15] (FF)
  Data Path Delay:      5.259ns (Levels of Logic = 1)
  Clock Path Skew:      -0.738ns (2.373 - 3.111)
  Source Clock:         clk rising
  Destination Clock:    gnum_interface_block.sys_clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y71.DQ      Tcko                  0.447   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel
    SLICE_X51Y71.D1      net (fanout=2)        1.232   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel
    SLICE_X51Y71.D       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_nextl_load
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_0_sqmuxa_lut6_2_o6
    SLICE_X58Y56.CE      net (fanout=6)        3.006   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read_0_sqmuxa
    SLICE_X58Y56.CLK     Tceck                 0.315   gnum_interface_block.cmp_dma_controller.dma_nextl(15)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[15]
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (1.021ns logic, 4.238ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Hold Paths: Unconstrained path analysis 
--------------------------------------------------------------------------------
Slack (hold path):      -1.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[19] (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[19] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Positive Clock Path Skew: 1.308ns (1.551 - 0.243)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[19] to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y68.DQ      Tcko                  0.200   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read(19)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[19]
    SLICE_X47Y68.C6      net (fanout=1)        0.017   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read(19)
    SLICE_X47Y68.CLK     Tah         (-Th)    -0.215   cnx_master_in_0.dat(19)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_20[19]
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[19]
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.415ns logic, 0.017ns route)
                                                       (96.1% logic, 3.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.308ns (1.524 - 0.216)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y85.BMUX    Tshcko                0.244   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2
    SLICE_X39Y85.CX      net (fanout=1)        0.198   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>
    SLICE_X39Y85.CLK     Tckdi       (-Th)    -0.059   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.303ns logic, 0.198ns route)
                                                       (60.5% logic, 39.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[8] (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[8] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Positive Clock Path Skew: 1.308ns (1.555 - 0.247)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[8] to gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.AQ      Tcko                  0.198   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read(11)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[8]
    SLICE_X44Y61.C6      net (fanout=1)        0.123   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read(8)
    SLICE_X44Y61.CLK     Tah         (-Th)    -0.197   cnx_master_in_0.dat(8)
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg_20[8]
                                                       gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[8]
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.395ns logic, 0.123ns route)
                                                       (76.3% logic, 23.7% route)
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p2l_clk_n_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |    1.271(R)|      FAST  |    1.598(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
l_wr_rdy_i(0)  |    1.249(R)|      FAST  |    1.620(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
l_wr_rdy_i(1)  |    1.213(R)|      FAST  |    1.688(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.736(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    1.269(R)|      FAST  |    1.600(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
p_rd_d_rdy_i(1)|    1.274(R)|      FAST  |    1.595(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
rst_n_a_i      |   13.399(R)|      SLOW  |   -0.893(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock p2l_clk_p_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |    1.271(R)|      FAST  |    1.597(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
l_wr_rdy_i(0)  |    1.249(R)|      FAST  |    1.619(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
l_wr_rdy_i(1)  |    1.213(R)|      FAST  |    1.687(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.735(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    1.269(R)|      FAST  |    1.599(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
p_rd_d_rdy_i(1)|    1.274(R)|      FAST  |    1.594(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
rst_n_a_i      |   13.400(R)|      SLOW  |   -0.894(R)|      SLOW  |gnum_interface_block.sys_clk|   0.000|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock spec_clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pll_status_i|    0.328(R)|      SLOW  |    0.875(R)|      FAST  |tdc_core.spec_clk |   0.000|
rst_n_a_i   |    3.627(R)|      SLOW  |   -2.603(R)|      FAST  |tdc_core.spec_clk |   0.000|
spec_aux0_i |    0.094(R)|      FAST  |    1.278(R)|      SLOW  |tdc_core.spec_clk |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_n_i
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_n_i   |    0.285(R)|      SLOW  |    0.976(R)|      FAST  |clk               |   0.000|
acam_refclk_p_i   |    0.284(R)|      SLOW  |    0.976(R)|      FAST  |clk               |   0.000|
carrier_one_wire_b|    0.102(R)|      SLOW  |    1.134(R)|      FAST  |clk               |   0.000|
data_bus_io(0)    |    3.806(R)|      SLOW  |   -1.580(R)|      FAST  |clk               |   0.000|
data_bus_io(1)    |    4.097(R)|      SLOW  |   -1.519(R)|      FAST  |clk               |   0.000|
data_bus_io(2)    |    3.348(R)|      SLOW  |   -1.377(R)|      FAST  |clk               |   0.000|
data_bus_io(3)    |    3.137(R)|      SLOW  |   -1.367(R)|      FAST  |clk               |   0.000|
data_bus_io(4)    |    3.793(R)|      SLOW  |   -1.526(R)|      FAST  |clk               |   0.000|
data_bus_io(5)    |    4.909(R)|      SLOW  |   -1.263(R)|      FAST  |clk               |   0.000|
data_bus_io(6)    |    4.570(R)|      SLOW  |   -1.369(R)|      FAST  |clk               |   0.000|
data_bus_io(7)    |    4.575(R)|      SLOW  |   -1.192(R)|      FAST  |clk               |   0.000|
data_bus_io(8)    |    3.603(R)|      SLOW  |   -1.675(R)|      FAST  |clk               |   0.000|
data_bus_io(9)    |    3.925(R)|      SLOW  |   -1.744(R)|      FAST  |clk               |   0.000|
data_bus_io(10)   |    3.877(R)|      SLOW  |   -1.569(R)|      FAST  |clk               |   0.000|
data_bus_io(11)   |    3.339(R)|      SLOW  |   -1.219(R)|      FAST  |clk               |   0.000|
data_bus_io(12)   |    2.885(R)|      SLOW  |   -1.223(R)|      FAST  |clk               |   0.000|
data_bus_io(13)   |    3.035(R)|      SLOW  |   -1.187(R)|      FAST  |clk               |   0.000|
data_bus_io(14)   |    3.211(R)|      SLOW  |   -1.173(R)|      FAST  |clk               |   0.000|
data_bus_io(15)   |    2.786(R)|      SLOW  |   -1.062(R)|      FAST  |clk               |   0.000|
data_bus_io(16)   |    3.638(R)|      SLOW  |   -0.972(R)|      SLOW  |clk               |   0.000|
data_bus_io(17)   |    3.486(R)|      SLOW  |   -1.151(R)|      FAST  |clk               |   0.000|
data_bus_io(18)   |    3.695(R)|      SLOW  |   -1.266(R)|      FAST  |clk               |   0.000|
data_bus_io(19)   |    2.997(R)|      SLOW  |   -1.126(R)|      FAST  |clk               |   0.000|
data_bus_io(20)   |    2.954(R)|      SLOW  |   -1.043(R)|      FAST  |clk               |   0.000|
data_bus_io(21)   |    2.732(R)|      SLOW  |   -0.986(R)|      SLOW  |clk               |   0.000|
data_bus_io(22)   |    3.179(R)|      SLOW  |   -1.382(R)|      FAST  |clk               |   0.000|
data_bus_io(23)   |    3.616(R)|      SLOW  |   -1.081(R)|      FAST  |clk               |   0.000|
data_bus_io(24)   |    3.920(R)|      SLOW  |   -1.429(R)|      FAST  |clk               |   0.000|
data_bus_io(25)   |    3.425(R)|      SLOW  |   -1.320(R)|      FAST  |clk               |   0.000|
data_bus_io(26)   |    3.431(R)|      SLOW  |   -1.357(R)|      FAST  |clk               |   0.000|
data_bus_io(27)   |    4.578(R)|      SLOW  |   -1.276(R)|      FAST  |clk               |   0.000|
ef1_i             |    0.142(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
ef2_i             |    0.142(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
int_flag_i        |    0.143(R)|      SLOW  |    1.093(R)|      FAST  |clk               |   0.000|
mezz_one_wire_b   |    0.121(R)|      SLOW  |    1.115(R)|      FAST  |clk               |   0.000|
pcb_ver_i(0)      |    4.467(R)|      SLOW  |   -2.860(R)|      FAST  |clk               |   0.000|
pcb_ver_i(1)      |    3.997(R)|      SLOW  |   -2.543(R)|      FAST  |clk               |   0.000|
pcb_ver_i(2)      |    4.667(R)|      SLOW  |   -2.984(R)|      FAST  |clk               |   0.000|
pcb_ver_i(3)      |    4.829(R)|      SLOW  |   -3.098(R)|      FAST  |clk               |   0.000|
pll_status_i      |    5.432(R)|      SLOW  |   -3.508(R)|      FAST  |clk               |   0.000|
prsnt_m2c_n_i     |    4.848(R)|      SLOW  |   -3.063(R)|      FAST  |clk               |   0.000|
rst_n_a_i         |   12.625(R)|      SLOW  |   -2.711(R)|      FAST  |clk               |   0.000|
spec_aux1_i       |   -0.048(R)|      FAST  |    1.386(R)|      SLOW  |clk               |   0.000|
sys_scl_b         |    3.917(R)|      SLOW  |   -2.394(R)|      FAST  |clk               |   0.000|
sys_sda_b         |    4.112(R)|      SLOW  |   -2.516(R)|      FAST  |clk               |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_p_i
------------------+------------+------------+------------+------------+------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_n_i   |    0.286(R)|      SLOW  |    0.976(R)|      FAST  |clk               |   0.000|
acam_refclk_p_i   |    0.285(R)|      SLOW  |    0.976(R)|      FAST  |clk               |   0.000|
carrier_one_wire_b|    0.103(R)|      SLOW  |    1.134(R)|      FAST  |clk               |   0.000|
data_bus_io(0)    |    3.807(R)|      SLOW  |   -1.580(R)|      FAST  |clk               |   0.000|
data_bus_io(1)    |    4.098(R)|      SLOW  |   -1.519(R)|      FAST  |clk               |   0.000|
data_bus_io(2)    |    3.349(R)|      SLOW  |   -1.377(R)|      FAST  |clk               |   0.000|
data_bus_io(3)    |    3.138(R)|      SLOW  |   -1.367(R)|      FAST  |clk               |   0.000|
data_bus_io(4)    |    3.794(R)|      SLOW  |   -1.526(R)|      FAST  |clk               |   0.000|
data_bus_io(5)    |    4.910(R)|      SLOW  |   -1.263(R)|      FAST  |clk               |   0.000|
data_bus_io(6)    |    4.571(R)|      SLOW  |   -1.369(R)|      FAST  |clk               |   0.000|
data_bus_io(7)    |    4.576(R)|      SLOW  |   -1.192(R)|      FAST  |clk               |   0.000|
data_bus_io(8)    |    3.604(R)|      SLOW  |   -1.675(R)|      FAST  |clk               |   0.000|
data_bus_io(9)    |    3.926(R)|      SLOW  |   -1.744(R)|      FAST  |clk               |   0.000|
data_bus_io(10)   |    3.878(R)|      SLOW  |   -1.569(R)|      FAST  |clk               |   0.000|
data_bus_io(11)   |    3.340(R)|      SLOW  |   -1.219(R)|      FAST  |clk               |   0.000|
data_bus_io(12)   |    2.886(R)|      SLOW  |   -1.223(R)|      FAST  |clk               |   0.000|
data_bus_io(13)   |    3.036(R)|      SLOW  |   -1.187(R)|      FAST  |clk               |   0.000|
data_bus_io(14)   |    3.212(R)|      SLOW  |   -1.173(R)|      FAST  |clk               |   0.000|
data_bus_io(15)   |    2.787(R)|      SLOW  |   -1.062(R)|      FAST  |clk               |   0.000|
data_bus_io(16)   |    3.639(R)|      SLOW  |   -0.973(R)|      SLOW  |clk               |   0.000|
data_bus_io(17)   |    3.487(R)|      SLOW  |   -1.151(R)|      FAST  |clk               |   0.000|
data_bus_io(18)   |    3.696(R)|      SLOW  |   -1.266(R)|      FAST  |clk               |   0.000|
data_bus_io(19)   |    2.998(R)|      SLOW  |   -1.126(R)|      FAST  |clk               |   0.000|
data_bus_io(20)   |    2.955(R)|      SLOW  |   -1.043(R)|      FAST  |clk               |   0.000|
data_bus_io(21)   |    2.733(R)|      SLOW  |   -0.987(R)|      SLOW  |clk               |   0.000|
data_bus_io(22)   |    3.180(R)|      SLOW  |   -1.382(R)|      FAST  |clk               |   0.000|
data_bus_io(23)   |    3.617(R)|      SLOW  |   -1.081(R)|      FAST  |clk               |   0.000|
data_bus_io(24)   |    3.921(R)|      SLOW  |   -1.429(R)|      FAST  |clk               |   0.000|
data_bus_io(25)   |    3.426(R)|      SLOW  |   -1.320(R)|      FAST  |clk               |   0.000|
data_bus_io(26)   |    3.432(R)|      SLOW  |   -1.357(R)|      FAST  |clk               |   0.000|
data_bus_io(27)   |    4.579(R)|      SLOW  |   -1.276(R)|      FAST  |clk               |   0.000|
ef1_i             |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
ef2_i             |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
int_flag_i        |    0.144(R)|      SLOW  |    1.093(R)|      FAST  |clk               |   0.000|
mezz_one_wire_b   |    0.122(R)|      SLOW  |    1.115(R)|      FAST  |clk               |   0.000|
pcb_ver_i(0)      |    4.468(R)|      SLOW  |   -2.860(R)|      FAST  |clk               |   0.000|
pcb_ver_i(1)      |    3.998(R)|      SLOW  |   -2.543(R)|      FAST  |clk               |   0.000|
pcb_ver_i(2)      |    4.668(R)|      SLOW  |   -2.984(R)|      FAST  |clk               |   0.000|
pcb_ver_i(3)      |    4.830(R)|      SLOW  |   -3.098(R)|      FAST  |clk               |   0.000|
pll_status_i      |    5.433(R)|      SLOW  |   -3.508(R)|      FAST  |clk               |   0.000|
prsnt_m2c_n_i     |    4.849(R)|      SLOW  |   -3.063(R)|      FAST  |clk               |   0.000|
rst_n_a_i         |   12.626(R)|      SLOW  |   -2.711(R)|      FAST  |clk               |   0.000|
spec_aux1_i       |   -0.048(R)|      FAST  |    1.385(R)|      SLOW  |clk               |   0.000|
sys_scl_b         |    3.918(R)|      SLOW  |   -2.394(R)|      FAST  |clk               |   0.000|
sys_sda_b         |    4.113(R)|      SLOW  |   -2.516(R)|      FAST  |clk               |   0.000|
------------------+------------+------------+------------+------------+------------------+--------+

Clock p2l_clk_n_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
l2p_clk_n_o   |         7.684(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         7.644(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         7.569(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         6.256(R)|      SLOW  |         1.278(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
l2p_valid_o   |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |        12.270(R)|      SLOW  |         3.567(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
p_wr_rdy_o(0) |         9.472(R)|      SLOW  |         3.503(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
p_wr_rdy_o(1) |         9.533(R)|      SLOW  |         3.499(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
rx_error_o    |         6.247(R)|      SLOW  |         1.269(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock p2l_clk_p_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
l2p_clk_n_o   |         7.683(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         7.643(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         7.568(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         6.255(R)|      SLOW  |         1.278(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
l2p_valid_o   |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |        12.269(R)|      SLOW  |         3.567(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
p_wr_rdy_o(0) |         9.471(R)|      SLOW  |         3.503(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
p_wr_rdy_o(1) |         9.532(R)|      SLOW  |         3.499(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
rx_error_o    |         6.246(R)|      SLOW  |         1.269(R)|      FAST  |gnum_interface_block.sys_clk|   0.000|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock spec_clk_i to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
pll_cs_o        |         6.609(R)|      SLOW  |         3.127(R)|      FAST  |tdc_core.spec_clk |   0.000|
pll_dac_sync_o  |         6.661(R)|      SLOW  |         3.179(R)|      FAST  |tdc_core.spec_clk |   0.000|
pll_sclk_o      |         6.661(R)|      SLOW  |         3.179(R)|      FAST  |tdc_core.spec_clk |   0.000|
pll_sdi_o       |        12.303(R)|      SLOW  |         5.835(R)|      FAST  |tdc_core.spec_clk |   0.000|
spec_aux2_o     |         8.192(R)|      SLOW  |         4.304(R)|      FAST  |tdc_core.spec_clk |   0.000|
spec_aux3_o     |         8.326(R)|      SLOW  |         4.386(R)|      FAST  |tdc_core.spec_clk |   0.000|
spec_led_green_o|         6.641(R)|      SLOW  |         3.209(R)|      FAST  |tdc_core.spec_clk |   0.000|
spec_led_red_o  |         6.641(R)|      SLOW  |         3.209(R)|      FAST  |tdc_core.spec_clk |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_n_i to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)      |        12.966(R)|      SLOW  |         6.253(R)|      FAST  |clk               |   0.000|
address_o(1)      |        12.772(R)|      SLOW  |         6.604(R)|      FAST  |clk               |   0.000|
address_o(2)      |        13.059(R)|      SLOW  |         7.134(R)|      FAST  |clk               |   0.000|
address_o(3)      |        14.295(R)|      SLOW  |         6.820(R)|      FAST  |clk               |   0.000|
carrier_one_wire_b|         6.441(R)|      SLOW  |         3.247(R)|      FAST  |clk               |   0.000|
cs_n_o            |         6.778(R)|      SLOW  |         3.298(R)|      FAST  |clk               |   0.000|
data_bus_io(0)    |        19.028(R)|      SLOW  |         6.217(R)|      FAST  |clk               |   0.000|
data_bus_io(1)    |        20.328(R)|      SLOW  |         5.988(R)|      FAST  |clk               |   0.000|
data_bus_io(2)    |        19.503(R)|      SLOW  |         5.792(R)|      FAST  |clk               |   0.000|
data_bus_io(3)    |        20.397(R)|      SLOW  |         5.912(R)|      FAST  |clk               |   0.000|
data_bus_io(4)    |        19.983(R)|      SLOW  |         5.994(R)|      FAST  |clk               |   0.000|
data_bus_io(5)    |        19.233(R)|      SLOW  |         5.456(R)|      FAST  |clk               |   0.000|
data_bus_io(6)    |        20.114(R)|      SLOW  |         5.967(R)|      FAST  |clk               |   0.000|
data_bus_io(7)    |        19.054(R)|      SLOW  |         5.835(R)|      FAST  |clk               |   0.000|
data_bus_io(8)    |        18.575(R)|      SLOW  |         5.756(R)|      FAST  |clk               |   0.000|
data_bus_io(9)    |        18.055(R)|      SLOW  |         6.009(R)|      FAST  |clk               |   0.000|
data_bus_io(10)   |        17.096(R)|      SLOW  |         5.659(R)|      FAST  |clk               |   0.000|
data_bus_io(11)   |        17.614(R)|      SLOW  |         5.857(R)|      FAST  |clk               |   0.000|
data_bus_io(12)   |        16.786(R)|      SLOW  |         5.332(R)|      FAST  |clk               |   0.000|
data_bus_io(13)   |        16.937(R)|      SLOW  |         5.460(R)|      FAST  |clk               |   0.000|
data_bus_io(14)   |        17.484(R)|      SLOW  |         5.581(R)|      FAST  |clk               |   0.000|
data_bus_io(15)   |        17.688(R)|      SLOW  |         5.508(R)|      FAST  |clk               |   0.000|
data_bus_io(16)   |        18.703(R)|      SLOW  |         5.710(R)|      FAST  |clk               |   0.000|
data_bus_io(17)   |        18.931(R)|      SLOW  |         5.602(R)|      FAST  |clk               |   0.000|
data_bus_io(18)   |        19.070(R)|      SLOW  |         5.938(R)|      FAST  |clk               |   0.000|
data_bus_io(19)   |        18.718(R)|      SLOW  |         5.854(R)|      FAST  |clk               |   0.000|
data_bus_io(20)   |        18.061(R)|      SLOW  |         5.547(R)|      FAST  |clk               |   0.000|
data_bus_io(21)   |        18.171(R)|      SLOW  |         5.654(R)|      FAST  |clk               |   0.000|
data_bus_io(22)   |        19.136(R)|      SLOW  |         5.603(R)|      FAST  |clk               |   0.000|
data_bus_io(23)   |        18.242(R)|      SLOW  |         5.552(R)|      FAST  |clk               |   0.000|
data_bus_io(24)   |        18.768(R)|      SLOW  |         6.036(R)|      FAST  |clk               |   0.000|
data_bus_io(25)   |        19.573(R)|      SLOW  |         6.036(R)|      FAST  |clk               |   0.000|
data_bus_io(26)   |        18.965(R)|      SLOW  |         5.628(R)|      FAST  |clk               |   0.000|
data_bus_io(27)   |        18.736(R)|      SLOW  |         5.358(R)|      FAST  |clk               |   0.000|
enable_inputs_o   |         6.814(R)|      SLOW  |         3.334(R)|      FAST  |clk               |   0.000|
irq_aux_p_o       |        12.579(R)|      SLOW  |         7.133(R)|      FAST  |clk               |   0.000|
irq_p_o           |        12.515(R)|      SLOW  |         7.100(R)|      FAST  |clk               |   0.000|
mezz_one_wire_b   |         6.420(R)|      SLOW  |         3.226(R)|      FAST  |clk               |   0.000|
rd_n_o            |         6.830(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
spec_aux4_o       |         9.798(R)|      SLOW  |         5.326(R)|      FAST  |clk               |   0.000|
spec_aux5_o       |         8.160(R)|      SLOW  |         4.355(R)|      FAST  |clk               |   0.000|
start_from_fpga_o |         6.777(R)|      SLOW  |         3.297(R)|      FAST  |clk               |   0.000|
sys_scl_b         |         6.390(R)|      SLOW  |         3.196(R)|      FAST  |clk               |   0.000|
sys_sda_b         |         6.390(R)|      SLOW  |         3.196(R)|      FAST  |clk               |   0.000|
tdc_led_status_o  |         6.803(R)|      SLOW  |         3.373(R)|      FAST  |clk               |   0.000|
tdc_led_trig1_o   |         6.804(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o   |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
tdc_led_trig3_o   |         6.739(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o   |         6.789(R)|      SLOW  |         3.359(R)|      FAST  |clk               |   0.000|
term_en_1_o       |         6.852(R)|      SLOW  |         3.372(R)|      FAST  |clk               |   0.000|
term_en_2_o       |         6.852(R)|      SLOW  |         3.372(R)|      FAST  |clk               |   0.000|
term_en_3_o       |         6.780(R)|      SLOW  |         3.300(R)|      FAST  |clk               |   0.000|
term_en_4_o       |         6.780(R)|      SLOW  |         3.300(R)|      FAST  |clk               |   0.000|
term_en_5_o       |         6.828(R)|      SLOW  |         3.348(R)|      FAST  |clk               |   0.000|
wr_n_o            |         6.830(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_p_i to Pad
------------------+-----------------+------------+-----------------+------------+------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)      |        12.965(R)|      SLOW  |         6.253(R)|      FAST  |clk               |   0.000|
address_o(1)      |        12.771(R)|      SLOW  |         6.604(R)|      FAST  |clk               |   0.000|
address_o(2)      |        13.058(R)|      SLOW  |         7.134(R)|      FAST  |clk               |   0.000|
address_o(3)      |        14.294(R)|      SLOW  |         6.820(R)|      FAST  |clk               |   0.000|
carrier_one_wire_b|         6.440(R)|      SLOW  |         3.247(R)|      FAST  |clk               |   0.000|
cs_n_o            |         6.777(R)|      SLOW  |         3.298(R)|      FAST  |clk               |   0.000|
data_bus_io(0)    |        19.027(R)|      SLOW  |         6.217(R)|      FAST  |clk               |   0.000|
data_bus_io(1)    |        20.327(R)|      SLOW  |         5.988(R)|      FAST  |clk               |   0.000|
data_bus_io(2)    |        19.502(R)|      SLOW  |         5.792(R)|      FAST  |clk               |   0.000|
data_bus_io(3)    |        20.396(R)|      SLOW  |         5.912(R)|      FAST  |clk               |   0.000|
data_bus_io(4)    |        19.982(R)|      SLOW  |         5.994(R)|      FAST  |clk               |   0.000|
data_bus_io(5)    |        19.232(R)|      SLOW  |         5.456(R)|      FAST  |clk               |   0.000|
data_bus_io(6)    |        20.113(R)|      SLOW  |         5.967(R)|      FAST  |clk               |   0.000|
data_bus_io(7)    |        19.053(R)|      SLOW  |         5.835(R)|      FAST  |clk               |   0.000|
data_bus_io(8)    |        18.574(R)|      SLOW  |         5.756(R)|      FAST  |clk               |   0.000|
data_bus_io(9)    |        18.054(R)|      SLOW  |         6.009(R)|      FAST  |clk               |   0.000|
data_bus_io(10)   |        17.095(R)|      SLOW  |         5.659(R)|      FAST  |clk               |   0.000|
data_bus_io(11)   |        17.613(R)|      SLOW  |         5.857(R)|      FAST  |clk               |   0.000|
data_bus_io(12)   |        16.785(R)|      SLOW  |         5.332(R)|      FAST  |clk               |   0.000|
data_bus_io(13)   |        16.936(R)|      SLOW  |         5.460(R)|      FAST  |clk               |   0.000|
data_bus_io(14)   |        17.483(R)|      SLOW  |         5.581(R)|      FAST  |clk               |   0.000|
data_bus_io(15)   |        17.687(R)|      SLOW  |         5.508(R)|      FAST  |clk               |   0.000|
data_bus_io(16)   |        18.702(R)|      SLOW  |         5.710(R)|      FAST  |clk               |   0.000|
data_bus_io(17)   |        18.930(R)|      SLOW  |         5.602(R)|      FAST  |clk               |   0.000|
data_bus_io(18)   |        19.069(R)|      SLOW  |         5.938(R)|      FAST  |clk               |   0.000|
data_bus_io(19)   |        18.717(R)|      SLOW  |         5.854(R)|      FAST  |clk               |   0.000|
data_bus_io(20)   |        18.060(R)|      SLOW  |         5.547(R)|      FAST  |clk               |   0.000|
data_bus_io(21)   |        18.170(R)|      SLOW  |         5.654(R)|      FAST  |clk               |   0.000|
data_bus_io(22)   |        19.135(R)|      SLOW  |         5.603(R)|      FAST  |clk               |   0.000|
data_bus_io(23)   |        18.241(R)|      SLOW  |         5.552(R)|      FAST  |clk               |   0.000|
data_bus_io(24)   |        18.767(R)|      SLOW  |         6.036(R)|      FAST  |clk               |   0.000|
data_bus_io(25)   |        19.572(R)|      SLOW  |         6.036(R)|      FAST  |clk               |   0.000|
data_bus_io(26)   |        18.964(R)|      SLOW  |         5.628(R)|      FAST  |clk               |   0.000|
data_bus_io(27)   |        18.735(R)|      SLOW  |         5.358(R)|      FAST  |clk               |   0.000|
enable_inputs_o   |         6.813(R)|      SLOW  |         3.334(R)|      FAST  |clk               |   0.000|
irq_aux_p_o       |        12.578(R)|      SLOW  |         7.133(R)|      FAST  |clk               |   0.000|
irq_p_o           |        12.514(R)|      SLOW  |         7.100(R)|      FAST  |clk               |   0.000|
mezz_one_wire_b   |         6.419(R)|      SLOW  |         3.226(R)|      FAST  |clk               |   0.000|
rd_n_o            |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
spec_aux4_o       |         9.797(R)|      SLOW  |         5.326(R)|      FAST  |clk               |   0.000|
spec_aux5_o       |         8.159(R)|      SLOW  |         4.355(R)|      FAST  |clk               |   0.000|
start_from_fpga_o |         6.776(R)|      SLOW  |         3.297(R)|      FAST  |clk               |   0.000|
sys_scl_b         |         6.389(R)|      SLOW  |         3.196(R)|      FAST  |clk               |   0.000|
sys_sda_b         |         6.389(R)|      SLOW  |         3.196(R)|      FAST  |clk               |   0.000|
tdc_led_status_o  |         6.802(R)|      SLOW  |         3.373(R)|      FAST  |clk               |   0.000|
tdc_led_trig1_o   |         6.803(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o   |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
tdc_led_trig3_o   |         6.738(R)|      SLOW  |         3.309(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o   |         6.788(R)|      SLOW  |         3.359(R)|      FAST  |clk               |   0.000|
term_en_1_o       |         6.851(R)|      SLOW  |         3.372(R)|      FAST  |clk               |   0.000|
term_en_2_o       |         6.851(R)|      SLOW  |         3.372(R)|      FAST  |clk               |   0.000|
term_en_3_o       |         6.779(R)|      SLOW  |         3.300(R)|      FAST  |clk               |   0.000|
term_en_4_o       |         6.779(R)|      SLOW  |         3.300(R)|      FAST  |clk               |   0.000|
term_en_5_o       |         6.827(R)|      SLOW  |         3.348(R)|      FAST  |clk               |   0.000|
wr_n_o            |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   12.358|    5.063|         |         |
p2l_clk_p_i    |   12.358|    5.062|         |         |
tdc_clk_n_i    |    6.325|         |         |         |
tdc_clk_p_i    |    6.325|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   12.358|    5.064|         |         |
p2l_clk_p_i    |   12.358|    5.063|         |         |
tdc_clk_n_i    |    6.325|         |         |         |
tdc_clk_p_i    |    6.325|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spec_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |   11.877|         |         |         |
tdc_clk_n_i    |    3.006|         |         |         |
tdc_clk_p_i    |    3.006|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   12.392|    4.010|         |         |
p2l_clk_p_i    |   12.392|    4.009|         |         |
spec_clk_i     |    3.054|         |         |         |
tdc_clk_n_i    |    7.937|         |         |         |
tdc_clk_p_i    |    7.937|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   12.392|    4.011|         |         |
p2l_clk_p_i    |   12.392|    4.010|         |         |
spec_clk_i     |    3.054|         |         |         |
tdc_clk_n_i    |    7.937|         |         |         |
tdc_clk_p_i    |    7.937|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 143  Score: 107068  (Setup/Max: 0, Hold: 107068)

Constraints cover 602821 paths, 0 nets, and 28847 connections

Design statistics:
   Minimum period:  11.877ns{1}   (Maximum frequency:  84.196MHz)
   Minimum input required time before clock:   5.433ns
   Maximum output delay after clock:  20.397ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 24 16:46:25 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 259 MB



