 
cpldfit:  version E.38                              Xilinx Inc.
                                  Fitter Report
Design Name: master_cpld                         Date: 11-10-2003,  9:50AM
Device Used: XC95144XV-5-TQ100
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
40 /144 ( 27%) 23  /720  (  3%) 6  /144 (  4%) 39 /81  ( 48%) 20 /432 (  4%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :    3           3    |  I/O              :    35       38
Output        :   36          36    |  GCK/IO           :     0        3
Bidirectional :    0           0    |  GTS/IO           :     4        0
GCK           :    0           0    |  GSR/IO           :     0        1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     39          39

MACROCELL RESOURCES:

Total Macrocells Available                   144
Registered Macrocells                          6
Non-registered Macrocell driving I/O          34

GLOBAL RESOURCES:

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

POWER DATA:

There are 40 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 40 macrocells used (MC).

End of Resource Summary
****************************  Errors and Warnings  *************************

WARNING:Cpld:1218 - Removing unused input(s) 'mreset'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus37'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus36'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus33'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus31'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus27'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus26'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus23'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus21'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus17'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus16'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus13'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus11'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
***************Resources Used by Successfully Mapped Logic******************

** LOGIC **
Signal              Total Signals Loc     Pwr  Slew Pin  Pin     Pin   Output    
Name                Pt    Used            Mode Rate #    Type    Use   Bank      
bb5_ok              0     0       FB3_15  STD  FAST 33   I/O     O     LVTTL   
bb6_ok              0     0       FB3_17  STD  FAST 34   I/O     O     LVTTL   
f14835              4     7       FB2_12  STD  FAST 7    I/O     O     LVTTL   
gpbus10             0     0       FB6_8   STD  FAST 78   I/O     O     LVTTL   
gpbus12             0     0       FB6_5   STD  FAST 76   I/O     O     LVTTL   
gpbus14             0     0       FB8_15  STD  FAST 72   I/O     O     LVTTL   
gpbus15             0     0       FB8_14  STD  FAST 71   I/O     O     LVTTL   
gpbus20             0     0       FB8_9   STD  FAST 67   I/O     O     LVTTL   
gpbus22             0     0       FB8_6   STD  FAST 65   I/O     O     LVTTL   
gpbus24             0     0       FB8_2   STD  FAST 63   I/O     O     LVTTL   
gpbus25             0     0       FB7_17  STD  FAST 61   I/O     O     LVTTL   
gpbus30             0     0       FB7_2   STD  FAST 50   I/O     O     LVTTL   
gpbus32             0     0       FB5_15  STD  FAST 46   I/O     O     LVTTL   
gpbus34             0     0       FB5_12  STD  FAST 42   I/O     O     LVTTL   
gpbus35             0     0       FB5_11  STD  FAST 41   I/O     O     LVTTL   
ic1_ref             4     7       FB4_15  STD  FAST 96   I/O     O     LVTTL   
ic1s<0>             0     0       FB4_17  STD  FAST 97   I/O     O     LVTTL   
ic1s<1>             0     0       FB2_8   STD  FAST 3    GTS/I/O O     LVTTL   
ic1s<2>             0     0       FB2_6   STD  FAST 2    GTS/I/O O     LVTTL   
ic1s<3>             0     0       FB2_5   STD  FAST 1    GTS/I/O O     LVTTL   
ic2_oe1             0     0       FB2_9   STD  FAST 4    GTS/I/O O     LVTTL   
ic2_oe2             0     0       FB2_11  STD  FAST 6    I/O     O     LVTTL   
ic2s<0>             0     0       FB2_14  STD  FAST 8    I/O     O     LVTTL   
ic2s<1>             0     0       FB2_15  STD  FAST 9    I/O     O     LVTTL   
ic2s<2>             0     0       FB2_17  STD  FAST 10   I/O     O     LVTTL   
ic2s<3>             0     0       FB1_2   STD  FAST 11   I/O     O     LVTTL   
ic3s<0>             0     0       FB1_5   STD  FAST 13   I/O     O     LVTTL   
ic3s<1>             0     0       FB1_14  STD  FAST 19   I/O     O     LVTTL   
ic3s<2>             0     0       FB1_11  STD  FAST 17   I/O     O     LVTTL   
ic3s<3>             0     0       FB1_8   STD  FAST 15   I/O     O     LVTTL   
ic4_oe1             0     0       FB3_5   STD  FAST 24   I/O     O     LVTTL   
ic4_oe2             0     0       FB3_6   STD  FAST 25   I/O     O     LVTTL   
ic4s<0>             0     0       FB3_9   STD  FAST 28   I/O     O     LVTTL   
ic4s<1>             0     0       FB3_11  STD  FAST 29   I/O     O     LVTTL   
ic4s<2>             0     0       FB3_12  STD  FAST 30   I/O     O     LVTTL   
ic4s<3>             0     0       FB3_14  STD  FAST 32   I/O     O     LVTTL   
sif/buf_ptr<0>      3     3       FB1_15  STD       20   I/O     (b)           
sif/buf_ptr<1>      4     4       FB1_18  STD            (b)     (b)           
sif/buf_ptr<2>      4     5       FB1_17  STD       22   GCK/I/O (b)           
sif/buf_ptr<3>      4     6       FB1_16  STD            (b)     (b)           

** INPUTS **
Signal                            Loc               Pin  Pin     Pin
Name                                                #    Type    Use
cs                                FB4_8             91   I/O     I
mosi                              FB6_9             79   I/O     I
sck                               FB6_12            81   I/O     I

End of Resources Used by Successfully Mapped Logic

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1           9           6           6           15         5/0       11   
FB2           9           7           7            4         9/0       10   
FB3           8           0           0            0         8/0       10   
FB4           2           7           7            4         2/0       10   
FB5           3           0           0            0         3/0       10   
FB6           2           0           0            0         2/0       10   
FB7           2           0           0            0         2/0       10   
FB8           5           0           0            0         5/0       10   
            ----                                -----       -----     ----- 
             40                                   23        36/0       81   
*********************************** FB1 ************************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB1_1             (b)                  
ic2s<3>               0    0    0    5   FB1_2   STD  11   I/O     O     LVTTL  
(unused)              0    0    0    5   FB1_3        12   I/O                  
(unused)              0    0    0    5   FB1_4             (b)                  
ic3s<0>               0    0    0    5   FB1_5   STD  13   I/O     O     LVTTL  
(unused)              0    0    0    5   FB1_6        14   I/O                  
(unused)              0    0    0    5   FB1_7             (b)                  
ic3s<3>               0    0    0    5   FB1_8   STD  15   I/O     O     LVTTL  
(unused)              0    0    0    5   FB1_9        16   I/O                  
(unused)              0    0    0    5   FB1_10            (b)                  
ic3s<2>               0    0    0    5   FB1_11  STD  17   I/O     O     LVTTL  
(unused)              0    0    0    5   FB1_12       18   I/O                  
(unused)              0    0    0    5   FB1_13            (b)                  
ic3s<1>               0    0    0    5   FB1_14  STD  19   I/O     O     LVTTL  
sif/buf_ptr<0>        3    0    0    2   FB1_15  STD  20   I/O     (b)          
sif/buf_ptr<3>        4    0    0    1   FB1_16  STD       (b)     (b)          
sif/buf_ptr<2>        4    0    0    1   FB1_17  STD  22   GCK/I/O (b)          
sif/buf_ptr<1>        4    0    0    1   FB1_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: cs                 3: "sif/buf_ptr<0>"   5: "sif/buf_ptr<2>" 
  2: sck                4: "sif/buf_ptr<1>"   6: "sif/buf_ptr<3>" 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ic2s<3>              ........................................ 0       0
ic3s<0>              ........................................ 0       0
ic3s<3>              ........................................ 0       0
ic3s<2>              ........................................ 0       0
ic3s<1>              ........................................ 0       0
sif/buf_ptr<0>       XXX..................................... 3       3
sif/buf_ptr<3>       XXXXXX.................................. 6       6
sif/buf_ptr<2>       XXXXX................................... 5       5
sif/buf_ptr<1>       XXXX.................................... 4       4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ************************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB2_1             (b)                  
(unused)              0    0    0    5   FB2_2        99   GSR/I/O              
(unused)              0    0    0    5   FB2_3             (b)                  
(unused)              0    0    0    5   FB2_4             (b)                  
ic1s<3>               0    0    0    5   FB2_5   STD  1    GTS/I/O O     LVTTL  
ic1s<2>               0    0    0    5   FB2_6   STD  2    GTS/I/O O     LVTTL  
(unused)              0    0    0    5   FB2_7             (b)                  
ic1s<1>               0    0    0    5   FB2_8   STD  3    GTS/I/O O     LVTTL  
ic2_oe1               0    0    0    5   FB2_9   STD  4    GTS/I/O O     LVTTL  
(unused)              0    0    0    5   FB2_10            (b)                  
ic2_oe2               0    0    0    5   FB2_11  STD  6    I/O     O     LVTTL  
f14835                4    0    0    1   FB2_12  STD  7    I/O     O     LVTTL  
(unused)              0    0    0    5   FB2_13            (b)                  
ic2s<0>               0    0    0    5   FB2_14  STD  8    I/O     O     LVTTL  
ic2s<1>               0    0    0    5   FB2_15  STD  9    I/O     O     LVTTL  
(unused)              0    0    0    5   FB2_16            (b)                  
ic2s<2>               0    0    0    5   FB2_17  STD  10   I/O     O     LVTTL  
(unused)              0    0    0    5   FB2_18            (b)                  

Signals Used by Logic in Function Block
  1: cs                 4: "sif/buf_ptr<0>"   6: "sif/buf_ptr<2>" 
  2: sck                5: "sif/buf_ptr<1>"   7: "sif/buf_ptr<3>" 
  3: mosi             

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ic1s<3>              ........................................ 0       0
ic1s<2>              ........................................ 0       0
ic1s<1>              ........................................ 0       0
ic2_oe1              ........................................ 0       0
ic2_oe2              ........................................ 0       0
f14835               XXXXXXX................................. 7       7
ic2s<0>              ........................................ 0       0
ic2s<1>              ........................................ 0       0
ic2s<2>              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB3 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB3_1             (b)                  
(unused)              0    0    0    5   FB3_2        23   GCK/I/O              
(unused)              0    0    0    5   FB3_3             (b)                  
(unused)              0    0    0    5   FB3_4             (b)                  
ic4_oe1               0    0    0    5   FB3_5   STD  24   I/O     O     LVTTL  
ic4_oe2               0    0    0    5   FB3_6   STD  25   I/O     O     LVTTL  
(unused)              0    0    0    5   FB3_7             (b)                  
(unused)              0    0    0    5   FB3_8        27   GCK/I/O              
ic4s<0>               0    0    0    5   FB3_9   STD  28   I/O     O     LVTTL  
(unused)              0    0    0    5   FB3_10            (b)                  
ic4s<1>               0    0    0    5   FB3_11  STD  29   I/O     O     LVTTL  
ic4s<2>               0    0    0    5   FB3_12  STD  30   I/O     O     LVTTL  
(unused)              0    0    0    5   FB3_13            (b)                  
ic4s<3>               0    0    0    5   FB3_14  STD  32   I/O     O     LVTTL  
bb5_ok                0    0    0    5   FB3_15  STD  33   I/O     O     LVTTL  
(unused)              0    0    0    5   FB3_16            (b)                  
bb6_ok                0    0    0    5   FB3_17  STD  34   I/O     O     LVTTL  
(unused)              0    0    0    5   FB3_18            (b)                  

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ic4_oe1              ........................................ 0       0
ic4_oe2              ........................................ 0       0
ic4s<0>              ........................................ 0       0
ic4s<1>              ........................................ 0       0
ic4s<2>              ........................................ 0       0
ic4s<3>              ........................................ 0       0
bb5_ok               ........................................ 0       0
bb6_ok               ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB4 ************************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB4_1             (b)                  
(unused)              0    0    0    5   FB4_2        87   I/O                  
(unused)              0    0    0    5   FB4_3             (b)                  
(unused)              0    0    0    5   FB4_4             (b)                  
(unused)              0    0    0    5   FB4_5        89   I/O                  
(unused)              0    0    0    5   FB4_6        90   I/O                  
(unused)              0    0    0    5   FB4_7             (b)                  
(unused)              0    0    0    5   FB4_8        91   I/O     I            
(unused)              0    0    0    5   FB4_9        92   I/O                  
(unused)              0    0    0    5   FB4_10            (b)                  
(unused)              0    0    0    5   FB4_11       93   I/O                  
(unused)              0    0    0    5   FB4_12       94   I/O                  
(unused)              0    0    0    5   FB4_13            (b)                  
(unused)              0    0    0    5   FB4_14       95   I/O                  
ic1_ref               4    0    0    1   FB4_15  STD  96   I/O     O     LVTTL  
(unused)              0    0    0    5   FB4_16            (b)                  
ic1s<0>               0    0    0    5   FB4_17  STD  97   I/O     O     LVTTL  
(unused)              0    0    0    5   FB4_18            (b)                  

Signals Used by Logic in Function Block
  1: cs                 4: "sif/buf_ptr<0>"   6: "sif/buf_ptr<2>" 
  2: sck                5: "sif/buf_ptr<1>"   7: "sif/buf_ptr<3>" 
  3: mosi             

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ic1_ref              XXXXXXX................................. 7       7
ic1s<0>              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB5 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB5_1             (b)                  
(unused)              0    0    0    5   FB5_2        35   I/O                  
(unused)              0    0    0    5   FB5_3             (b)                  
(unused)              0    0    0    5   FB5_4             (b)                  
(unused)              0    0    0    5   FB5_5        36   I/O                  
(unused)              0    0    0    5   FB5_6        37   I/O                  
(unused)              0    0    0    5   FB5_7             (b)                  
(unused)              0    0    0    5   FB5_8        39   I/O                  
(unused)              0    0    0    5   FB5_9        40   I/O                  
(unused)              0    0    0    5   FB5_10            (b)                  
gpbus35               0    0    0    5   FB5_11  STD  41   I/O     O     LVTTL  
gpbus34               0    0    0    5   FB5_12  STD  42   I/O     O     LVTTL  
(unused)              0    0    0    5   FB5_13            (b)                  
(unused)              0    0    0    5   FB5_14       43   I/O                  
gpbus32               0    0    0    5   FB5_15  STD  46   I/O     O     LVTTL  
(unused)              0    0    0    5   FB5_16            (b)                  
(unused)              0    0    0    5   FB5_17       49   I/O                  
(unused)              0    0    0    5   FB5_18            (b)                  

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
gpbus35              ........................................ 0       0
gpbus34              ........................................ 0       0
gpbus32              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB6 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB6_1             (b)                  
(unused)              0    0    0    5   FB6_2        74   I/O                  
(unused)              0    0    0    5   FB6_3             (b)                  
(unused)              0    0    0    5   FB6_4             (b)                  
gpbus12               0    0    0    5   FB6_5   STD  76   I/O     O     LVTTL  
(unused)              0    0    0    5   FB6_6        77   I/O                  
(unused)              0    0    0    5   FB6_7             (b)                  
gpbus10               0    0    0    5   FB6_8   STD  78   I/O     O     LVTTL  
(unused)              0    0    0    5   FB6_9        79   I/O     I            
(unused)              0    0    0    5   FB6_10            (b)                  
(unused)              0    0    0    5   FB6_11       80   I/O                  
(unused)              0    0    0    5   FB6_12       81   I/O     I            
(unused)              0    0    0    5   FB6_13            (b)                  
(unused)              0    0    0    5   FB6_14       82   I/O                  
(unused)              0    0    0    5   FB6_15       85   I/O                  
(unused)              0    0    0    5   FB6_16            (b)                  
(unused)              0    0    0    5   FB6_17       86   I/O                  
(unused)              0    0    0    5   FB6_18            (b)                  

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
gpbus12              ........................................ 0       0
gpbus10              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB7 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB7_1             (b)                  
gpbus30               0    0    0    5   FB7_2   STD  50   I/O     O     LVTTL  
(unused)              0    0    0    5   FB7_3             (b)                  
(unused)              0    0    0    5   FB7_4             (b)                  
(unused)              0    0    0    5   FB7_5        52   I/O                  
(unused)              0    0    0    5   FB7_6        53   I/O                  
(unused)              0    0    0    5   FB7_7             (b)                  
(unused)              0    0    0    5   FB7_8        54   I/O                  
(unused)              0    0    0    5   FB7_9        55   I/O                  
(unused)              0    0    0    5   FB7_10            (b)                  
(unused)              0    0    0    5   FB7_11       56   I/O                  
(unused)              0    0    0    5   FB7_12       58   I/O                  
(unused)              0    0    0    5   FB7_13            (b)                  
(unused)              0    0    0    5   FB7_14       59   I/O                  
(unused)              0    0    0    5   FB7_15       60   I/O                  
(unused)              0    0    0    5   FB7_16            (b)                  
gpbus25               0    0    0    5   FB7_17  STD  61   I/O     O     LVTTL  
(unused)              0    0    0    5   FB7_18            (b)                  

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
gpbus30              ........................................ 0       0
gpbus25              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB8 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB8_1             (b)                  
gpbus24               0    0    0    5   FB8_2   STD  63   I/O     O     LVTTL  
(unused)              0    0    0    5   FB8_3             (b)                  
(unused)              0    0    0    5   FB8_4             (b)                  
(unused)              0    0    0    5   FB8_5        64   I/O                  
gpbus22               0    0    0    5   FB8_6   STD  65   I/O     O     LVTTL  
(unused)              0    0    0    5   FB8_7             (b)                  
(unused)              0    0    0    5   FB8_8        66   I/O                  
gpbus20               0    0    0    5   FB8_9   STD  67   I/O     O     LVTTL  
(unused)              0    0    0    5   FB8_10            (b)                  
(unused)              0    0    0    5   FB8_11       68   I/O                  
(unused)              0    0    0    5   FB8_12       70   I/O                  
(unused)              0    0    0    5   FB8_13            (b)                  
gpbus15               0    0    0    5   FB8_14  STD  71   I/O     O     LVTTL  
gpbus14               0    0    0    5   FB8_15  STD  72   I/O     O     LVTTL  
(unused)              0    0    0    5   FB8_16            (b)                  
(unused)              0    0    0    5   FB8_17       73   I/O                  
(unused)              0    0    0    5   FB8_18            (b)                  

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
gpbus24              ........................................ 0       0
gpbus22              ........................................ 0       0
gpbus20              ........................................ 0       0
gpbus15              ........................................ 0       0
gpbus14              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
;;-----------------------------------------------------------------;;
; Implemented Equations.

 bb5_ok  =  Vcc    

 bb6_ok  =  Vcc    

 "ic1s<0>"  =  Vcc    

 ic4_oe1  =  Vcc    

 ic4_oe2  =  Vcc    

 "ic4s<0>"  =  Vcc    

 "ic4s<1>"  =  Vcc    

 "ic4s<2>"  =  Vcc    

 "ic4s<3>"  =  Vcc    

 "ic1s<1>"  =  Vcc    

 ic2_oe1  =  Vcc    

 ic2_oe2  =  Vcc    

 "ic2s<0>"  =  Vcc    

 "ic2s<1>"  =  Vcc    

 "ic2s<2>"  =  Vcc    

 "ic2s<3>"  =  Vcc    

 "ic3s<1>"  =  Vcc    

 f14835  :=  mosi
    f14835.CLKF  =  /sck
    f14835.SETF  =  cs
    f14835.CE =  /"sif/buf_ptr<1>" * /"sif/buf_ptr<2>" * 
	/"sif/buf_ptr<3>" * "sif/buf_ptr<0>"
    f14835.PRLD  =  GND    

 gpbus10  =  Gnd    

 gpbus12  =  Gnd    

 gpbus14  =  Gnd    

 gpbus35  =  Gnd    

 "ic1s<2>"  =  Gnd    

 "ic1s<3>"  =  Gnd    

 "ic3s<0>"  =  Gnd    

 "ic3s<2>"  =  Gnd    

 "ic3s<3>"  =  Gnd    

 gpbus15  =  Gnd    

 gpbus20  =  Gnd    

 gpbus22  =  Gnd    

 gpbus24  =  Gnd    

 gpbus25  =  Gnd    

 gpbus30  =  Gnd    

 gpbus32  =  Gnd    

 gpbus34  =  Gnd    

 ic1_ref  :=  mosi
    ic1_ref.CLKF  =  /sck
    ic1_ref.SETF  =  cs
    ic1_ref.CE =  "sif/buf_ptr<1>" * /"sif/buf_ptr<2>" * 
	/"sif/buf_ptr<3>" * /"sif/buf_ptr<0>"
    ic1_ref.PRLD  =  GND    

 "sif/buf_ptr<0>"  :=  /"sif/buf_ptr<0>"
    "sif/buf_ptr<0>".CLKF  =  sck
    "sif/buf_ptr<0>".SETF  =  cs
    "sif/buf_ptr<0>".PRLD  =  GND    

 "sif/buf_ptr<1>"  :=  /"sif/buf_ptr<1>"
    "sif/buf_ptr<1>".CLKF  =  sck
    "sif/buf_ptr<1>".SETF  =  cs
    "sif/buf_ptr<1>".CE =  "sif/buf_ptr<0>"
    "sif/buf_ptr<1>".PRLD  =  GND    

 "sif/buf_ptr<2>"  :=  /"sif/buf_ptr<2>"
    "sif/buf_ptr<2>".CLKF  =  sck
    "sif/buf_ptr<2>".SETF  =  cs
    "sif/buf_ptr<2>".CE =  "sif/buf_ptr<1>" * "sif/buf_ptr<0>"
    "sif/buf_ptr<2>".PRLD  =  GND    

 "sif/buf_ptr<3>"  :=  /"sif/buf_ptr<3>"
    "sif/buf_ptr<3>".CLKF  =  sck
    "sif/buf_ptr<3>".SETF  =  cs
    "sif/buf_ptr<3>".CE =  "sif/buf_ptr<1>" * "sif/buf_ptr<2>" * 
	"sif/buf_ptr<0>"
    "sif/buf_ptr<3>".PRLD  =  GND    

****************************  Device Pin Out ****************************

Device : XC95144XV-5-TQ100


                                  V                         
                                  C                         
                                  C                         
                i i               O                   g   g 
                c c               -                   p   p 
                1 1               L                   b   b 
                s _               V                 m u   u 
          G T V < r T T T T   T T T T T T G T T s T o s T s 
          N I C 0 e I I I I c I I T I I I N D I c I s 1 I 1 
          D E C > f E E E E s E E L E E E D O E k E i 0 E 2 
          --------------------------------------------------  
         /100 98  96  94  92  90  88  86  84  82  80  78  76  \
        |   99  97  95  93  91  89  87  85  83  81  79  77    |
ic1s<3> | 1                                                75 | GND
ic1s<2> | 2                                                74 | TIE
ic1s<1> | 3                                                73 | TIE
ic2_oe1 | 4                                                72 | gpbus14
    VCC | 5                                                71 | gpbus15
ic2_oe2 | 6                                                70 | TIE
 f14835 | 7                                                69 | GND
ic2s<0> | 8                                                68 | TIE
ic2s<1> | 9                                                67 | gpbus20
ic2s<2> | 10                                               66 | TIE
ic2s<3> | 11                                               65 | gpbus22
    TIE | 12                                               64 | TIE
ic3s<0> | 13               XC95144XV-5-TQ100               63 | gpbus24
    TIE | 14                                               62 | GND
ic3s<3> | 15                                               61 | gpbus25
    TIE | 16                                               60 | TIE
ic3s<2> | 17                                               59 | TIE
    TIE | 18                                               58 | TIE
ic3s<1> | 19                                               57 | VCC
    TIE | 20                                               56 | TIE
    GND | 21                                               55 | TIE
    TIE | 22                                               54 | TIE
    TIE | 23                                               53 | TIE
ic4_oe1 | 24                                               52 | TIE
ic4_oe2 | 25                                               51 | VCCO-LVTTL
        |   27  29  31  33  35  37  39  41  43  45  47  49    |
         \26  28  30  32  34  36  38  40  42  44  46  48  50  /
          --------------------------------------------------  
          V T i i i G i b b T T T V T T g g T G T g T T T g 
          C I c c c N c b b I I I C I I p p I N D p M C I p 
          C E 4 4 4 D 4 5 6 E E E C E E b b E D I b S K E b 
          O   s s s   s _ _       O     u u       u       u 
          -   < < <   < o o       -     s s       s       s 
          L   0 1 2   3 k k       L     3 3       3       3 
          V   > > >   >           V     5 4       2       0 
          T                       T                         
          T                       T                         
          L                       L                         


Legend :         NC = Not Connected, unbonded pin
                TIE = Tie pin to GND or board trace driven to valid logic level
                VCC = Dedicated Power Pin
                GND = Dedicated Ground Pin
                TDI = Test Data In, JTAG pin
                TDO = Test Data Out, JTAG pin
                TCK = Test Clock, JTAG pin
                TMS = Test Mode Select, JTAG pin
         PROHIBITED = User reserved pin
 VCCO-<voltage_std> = Dedicated output power pin and output bank voltage standard
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XV-5-TQ100
Use Timing Constraints                      : ON
Use Design Location Constraints             : ON
Create Programmable Ground Pins             : OFF
Use Advanced Fitting                        : ON
Use Local Feedback                          : OFF
Use Pin Feedback                            : OFF
Default Power Setting                       : STD
Default Output Slew Rate                    : INDESIGN
Multi Level Logic Optimization              : ON
Timing Optimization                         : ON
Power/Slew Optimization                     : ON
Reduce Slew Before Power                    : ON
High Fitting Effort                         : ON
Automatic Wire-ANDing                       : OFF
Xor Synthesis                               : ON
D/T Synthesis                               : ON
Use Boolean Minimization                    : ON
Global Clock(GCK) Optimization              : ON
Global Set/Reset(GSR) Optimization          : ON
Global Output Enable(GTS) Optimization      : ON
Collapsing pterm limit                      : 25
Collapsing input limit                      : 54
