{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603543340072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603543340084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 20:42:19 2020 " "Processing started: Sat Oct 24 20:42:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603543340084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603543340084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ElevatorOperation -c ElevatorOperation " "Command: quartus_map --read_settings_files=on --write_settings_files=off ElevatorOperation -c ElevatorOperation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603543340084 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1603543341129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file inputbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputBuffer " "Found entity 1: InputBuffer" {  } { { "InputBuffer.v" "" { Text "D:/MaoqinZhu_project1/InputBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603543354970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603543354970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LiftFSM.v(39) " "Verilog HDL information at LiftFSM.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "LiftFSM.v" "" { Text "D:/MaoqinZhu_project1/LiftFSM.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603543354972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "liftfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file liftfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 LiftFSM " "Found entity 1: LiftFSM" {  } { { "LiftFSM.v" "" { Text "D:/MaoqinZhu_project1/LiftFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603543354973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603543354973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stimulus.v 1 1 " "Found 1 design units, including 1 entities, in source file stimulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stimulus " "Found entity 1: Stimulus" {  } { { "Stimulus.v" "" { Text "D:/MaoqinZhu_project1/Stimulus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603543354975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603543354975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_stimulus.v 1 1 " "Found 1 design units, including 1 entities, in source file top_stimulus.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_stimulus " "Found entity 1: top_stimulus" {  } { { "top_stimulus.v" "" { Text "D:/MaoqinZhu_project1/top_stimulus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603543354977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603543354977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_stimulus " "Elaborating entity \"top_stimulus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603543355014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LiftFSM LiftFSM:uut_LiftFSM " "Elaborating entity \"LiftFSM\" for hierarchy \"LiftFSM:uut_LiftFSM\"" {  } { { "top_stimulus.v" "uut_LiftFSM" { Text "D:/MaoqinZhu_project1/top_stimulus.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603543355016 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "done LiftFSM.v(41) " "Verilog HDL Always Construct warning at LiftFSM.v(41): variable \"done\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LiftFSM.v" "" { Text "D:/MaoqinZhu_project1/LiftFSM.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603543355017 "|top_stimulus|LiftFSM:uut_LiftFSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LiftFSM.v(49) " "Verilog HDL Case Statement information at LiftFSM.v(49): all case item expressions in this case statement are onehot" {  } { { "LiftFSM.v" "" { Text "D:/MaoqinZhu_project1/LiftFSM.v" 49 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603543355017 "|top_stimulus|LiftFSM:uut_LiftFSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LiftFSM.v(88) " "Verilog HDL Case Statement information at LiftFSM.v(88): all case item expressions in this case statement are onehot" {  } { { "LiftFSM.v" "" { Text "D:/MaoqinZhu_project1/LiftFSM.v" 88 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603543355017 "|top_stimulus|LiftFSM:uut_LiftFSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LiftFSM.v(127) " "Verilog HDL Case Statement information at LiftFSM.v(127): all case item expressions in this case statement are onehot" {  } { { "LiftFSM.v" "" { Text "D:/MaoqinZhu_project1/LiftFSM.v" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603543355017 "|top_stimulus|LiftFSM:uut_LiftFSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LiftFSM.v(166) " "Verilog HDL Case Statement information at LiftFSM.v(166): all case item expressions in this case statement are onehot" {  } { { "LiftFSM.v" "" { Text "D:/MaoqinZhu_project1/LiftFSM.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603543355017 "|top_stimulus|LiftFSM:uut_LiftFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done LiftFSM.v(39) " "Verilog HDL Always Construct warning at LiftFSM.v(39): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "LiftFSM.v" "" { Text "D:/MaoqinZhu_project1/LiftFSM.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603543355017 "|top_stimulus|LiftFSM:uut_LiftFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done LiftFSM.v(46) " "Inferred latch for \"done\" at LiftFSM.v(46)" {  } { { "LiftFSM.v" "" { Text "D:/MaoqinZhu_project1/LiftFSM.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603543355017 "|top_stimulus|LiftFSM:uut_LiftFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputBuffer InputBuffer:uut_InputBuffer " "Elaborating entity \"InputBuffer\" for hierarchy \"InputBuffer:uut_InputBuffer\"" {  } { { "top_stimulus.v" "uut_InputBuffer" { Text "D:/MaoqinZhu_project1/top_stimulus.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603543355018 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "InputBuffer.v(20) " "Verilog HDL Case Statement information at InputBuffer.v(20): all case item expressions in this case statement are onehot" {  } { { "InputBuffer.v" "" { Text "D:/MaoqinZhu_project1/InputBuffer.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603543355019 "|top_stimulus|InputBuffer:uut_InputBuffer"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603543355858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603543356148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MaoqinZhu_project1/output_files/ElevatorOperation.map.smsg " "Generated suppressed messages file D:/MaoqinZhu_project1/output_files/ElevatorOperation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603543356176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603543356301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603543356301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603543356344 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603543356344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603543356344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603543356344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603543356362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 20:42:36 2020 " "Processing ended: Sat Oct 24 20:42:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603543356362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603543356362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603543356362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603543356362 ""}
