// Seed: 3629362701
module module_0 (
    input wor id_0,
    input uwire id_1,
    input tri1 void id_2,
    output supply1 id_3,
    input tri1 id_4
    , id_15,
    input tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri id_8,
    input wor id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri id_12,
    output tri id_13
);
  initial id_7 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    output wor id_7,
    output supply0 id_8,
    input supply0 id_9,
    output supply0 id_10,
    output supply1 id_11,
    input tri id_12,
    input wire id_13,
    output wire id_14,
    output tri1 id_15
);
  supply1 id_17 = 1;
  assign id_8 = id_9;
  wire id_18, id_19;
  wire id_20;
  module_0(
      id_2, id_13, id_13, id_11, id_4, id_2, id_13, id_11, id_9, id_9, id_6, id_0, id_3, id_11
  );
endmodule
