version 3
rounding.vhd
rounding
VHDL
VHDL
rounding_test.xwv
Comb
50000000
50000000
290000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
ACCL
None
YRND
None
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
YRND_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
-X-X-X-
NOTE: This file was converted from the Granite version
