---
vendor: "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD."
vendorID: ESPRESSIF
name: ESP32-C6
series: ESP32 C-Series
version: "10"
description: 32-bit RISC-V MCU & 2.4 GHz Wi-Fi 6 & Bluetooth 5 (LE) & IEEE 802.15.4
licenseText: "Copyright 2024 Espressif Systems (Shanghai) PTE LTD\n\n    Licensed under the Apache License, Version 2.0 (the \"License\");\n    you may not use this file except in compliance with the License.\n    You may obtain a copy of the License at\n\n        http://www.apache.org/licenses/LICENSE-2.0\n\n    Unless required by applicable law or agreed to in writing, software\n    distributed under the License is distributed on an \"AS IS\" BASIS,\n    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n    See the License for the specific language governing permissions and\n    limitations under the License."
cpu:
  name: RV32IMAC
  revision: r0p0
  endian: little
  mpuPresent: false
  fpuPresent: false
  nvicPrioBits: 0
  vendorSystickConfig: false
addressUnitBits: 32
width: 32
resetValue: 0
resetMask: 4294967295
peripherals:
  - name: AES
    description: AES (Advanced Encryption Standard) Accelerator
    groupName: AES
    baseAddress: 1611169792
    addressBlock:
      - offset: 0
        size: 188
        usage: registers
    interrupt:
      - name: AES
        value: 73
    registers:
      - register:
          name: KEY_0
          description: Key material key_0 configure register
          addressOffset: 0
          size: 32
          fields:
            - name: KEY_0
              description: This bits stores key_0 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_1
          description: Key material key_1 configure register
          addressOffset: 4
          size: 32
          fields:
            - name: KEY_1
              description: This bits stores key_1 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_2
          description: Key material key_2 configure register
          addressOffset: 8
          size: 32
          fields:
            - name: KEY_2
              description: This bits stores key_2 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_3
          description: Key material key_3 configure register
          addressOffset: 12
          size: 32
          fields:
            - name: KEY_3
              description: This bits stores key_3 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_4
          description: Key material key_4 configure register
          addressOffset: 16
          size: 32
          fields:
            - name: KEY_4
              description: This bits stores key_4 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_5
          description: Key material key_5 configure register
          addressOffset: 20
          size: 32
          fields:
            - name: KEY_5
              description: This bits stores key_5 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_6
          description: Key material key_6 configure register
          addressOffset: 24
          size: 32
          fields:
            - name: KEY_6
              description: This bits stores key_6 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_7
          description: Key material key_7 configure register
          addressOffset: 28
          size: 32
          fields:
            - name: KEY_7
              description: This bits stores key_7 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_0
          description: source text material text_in_0 configure register
          addressOffset: 32
          size: 32
          fields:
            - name: TEXT_IN_0
              description: This bits stores text_in_0 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_1
          description: source text material text_in_1 configure register
          addressOffset: 36
          size: 32
          fields:
            - name: TEXT_IN_1
              description: This bits stores text_in_1 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_2
          description: source text material text_in_2 configure register
          addressOffset: 40
          size: 32
          fields:
            - name: TEXT_IN_2
              description: This bits stores text_in_2 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_3
          description: source text material text_in_3 configure register
          addressOffset: 44
          size: 32
          fields:
            - name: TEXT_IN_3
              description: This bits stores text_in_3 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_0
          description: result text material text_out_0 configure register
          addressOffset: 48
          size: 32
          fields:
            - name: TEXT_OUT_0
              description: This bits stores text_out_0 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_1
          description: result text material text_out_1 configure register
          addressOffset: 52
          size: 32
          fields:
            - name: TEXT_OUT_1
              description: This bits stores text_out_1 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_2
          description: result text material text_out_2 configure register
          addressOffset: 56
          size: 32
          fields:
            - name: TEXT_OUT_2
              description: This bits stores text_out_2 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_3
          description: result text material text_out_3 configure register
          addressOffset: 60
          size: 32
          fields:
            - name: TEXT_OUT_3
              description: This bits stores text_out_3 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: AES Mode register
          addressOffset: 64
          size: 32
          fields:
            - name: MODE
              description: "This bits decides which one operation mode will be used. 3'd0: AES-EN-128, 3'd1: AES-EN-192, 3'd2: AES-EN-256, 3'd4: AES-DE-128, 3'd5: AES-DE-192, 3'd6: AES-DE-256."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: ENDIAN
          description: AES Endian configure register
          addressOffset: 68
          size: 32
          fields:
            - name: ENDIAN
              description: "endian. [1:0] key endian, [3:2] text_in endian or in_stream endian,  [5:4] text_out endian or out_stream endian"
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TRIGGER
          description: AES trigger register
          addressOffset: 72
          size: 32
          fields:
            - name: TRIGGER
              description: Set this bit to start AES calculation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: AES state register
          addressOffset: 76
          size: 32
          fields:
            - name: STATE
              description: "Those bits shows AES status. For typical AES, 0: idle, 1: busy. For DMA-AES, 0: idle, 1: busy, 2: calculation_done."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: "IV_MEM[%s]"
          description: The memory that stores initialization vector
          addressOffset: 80
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "H_MEM[%s]"
          description: The memory that stores GCM hash subkey
          addressOffset: 96
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "J0_MEM[%s]"
          description: The memory that stores J0
          addressOffset: 112
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "T0_MEM[%s]"
          description: The memory that stores T0
          addressOffset: 128
          size: 32
      - register:
          name: DMA_ENABLE
          description: DMA-AES working mode register
          addressOffset: 144
          size: 32
          fields:
            - name: DMA_ENABLE
              description: "1'b0: typical AES working mode, 1'b1: DMA-AES working mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BLOCK_MODE
          description: AES cipher block mode register
          addressOffset: 148
          size: 32
          fields:
            - name: BLOCK_MODE
              description: "Those bits decides which block mode will be used. 0x0: ECB, 0x1: CBC, 0x2: OFB, 0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: GCM, 0x7: reserved."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: BLOCK_NUM
          description: AES block number register
          addressOffset: 152
          size: 32
          fields:
            - name: BLOCK_NUM
              description: Those bits stores the number of Plaintext/ciphertext block.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INC_SEL
          description: Standard incrementing function configure register
          addressOffset: 156
          size: 32
          fields:
            - name: INC_SEL
              description: "This bit decides the standard incrementing function. 0: INC32. 1: INC128."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: AAD_BLOCK_NUM
          description: Additional Authential Data block number register
          addressOffset: 160
          size: 32
          fields:
            - name: AAD_BLOCK_NUM
              description: Those bits stores the number of AAD block.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REMAINDER_BIT_NUM
          description: AES remainder bit number register
          addressOffset: 164
          size: 32
          fields:
            - name: REMAINDER_BIT_NUM
              description: Those bits stores the number of remainder bit.
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: CONTINUE
          description: AES continue register
          addressOffset: 168
          size: 32
          fields:
            - name: CONTINUE
              description: Set this bit to continue GCM operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_CLEAR
          description: AES Interrupt clear register
          addressOffset: 172
          size: 32
          fields:
            - name: INT_CLEAR
              description: Set this bit to clear the AES interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: AES Interrupt enable register
          addressOffset: 176
          size: 32
          fields:
            - name: INT_ENA
              description: Set this bit to enable interrupt that occurs when DMA-AES calculation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: AES version control register
          addressOffset: 180
          size: 32
          resetValue: 538513936
          fields:
            - name: DATE
              description: This bits stores the version information of AES.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: DMA_EXIT
          description: AES-DMA exit config
          addressOffset: 184
          size: 32
          fields:
            - name: DMA_EXIT
              description: "Set this register to leave calculation done stage. Recommend to use it after software finishes reading DMA's output buffer."
              bitOffset: 0
              bitWidth: 1
              access: write-only
  - name: APB_SARADC
    description: SAR (Successive Approximation Register) Analog-to-Digital Converter
    groupName: APB_SARADC
    baseAddress: 1610670080
    addressBlock:
      - offset: 0
        size: 112
        usage: registers
    interrupt:
      - name: APB_SARADC
        value: 60
    registers:
      - register:
          name: CTRL
          description: digital saradc configure register
          addressOffset: 0
          size: 32
          resetValue: 1073971776
          fields:
            - name: SARADC_START_FORCE
              description: select software enable saradc sample
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_START
              description: software enable saradc sample
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_GATED
              description: SAR clock gated
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR_CLK_DIV
              description: SAR clock divider
              bitOffset: 7
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: SARADC_SAR_PATT_P_CLEAR
              description: clear the pointer of pattern table for DIG ADC1 CTRL
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SARADC_XPD_SAR_FORCE
              description: force option to xpd sar blocks
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: SARADC2_PWDET_DRV
              description: enable saradc2 power detect driven func.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SARADC_WAIT_ARB_CYCLE
              description: wait arbit signal stable after sar_done
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CTRL2
          description: digital saradc configure register
          addressOffset: 4
          size: 32
          resetValue: 41470
          fields:
            - name: SARADC_MEAS_NUM_LIMIT
              description: enable max meas num
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_MAX_MEAS_NUM
              description: max conversion number
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: SARADC_SAR1_INV
              description: "1: data to DIG ADC1 CTRL is inverted, otherwise not"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SARADC_SAR2_INV
              description: "1: data to DIG ADC2 CTRL is inverted, otherwise not"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SARADC_TIMER_TARGET
              description: to set saradc timer target
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: SARADC_TIMER_EN
              description: to enable saradc timer trigger
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL1
          description: digital saradc configure register
          addressOffset: 8
          size: 32
          fields:
            - name: APB_SARADC_FILTER_FACTOR1
              description: Factor of saradc filter1
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: APB_SARADC_FILTER_FACTOR0
              description: Factor of saradc filter0
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: FSM_WAIT
          description: digital saradc configure register
          addressOffset: 12
          size: 32
          resetValue: 16713736
          fields:
            - name: SARADC_XPD_WAIT
              description: saradc_xpd_wait
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SARADC_RSTB_WAIT
              description: saradc_rstb_wait
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SARADC_STANDBY_WAIT
              description: saradc_standby_wait
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SAR1_STATUS
          description: digital saradc configure register
          addressOffset: 16
          size: 32
          resetValue: 536870912
          fields:
            - name: SARADC_SAR1_STATUS
              description: saradc1 status about data and channel
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR2_STATUS
          description: digital saradc configure register
          addressOffset: 20
          size: 32
          resetValue: 536870912
          fields:
            - name: SARADC_SAR2_STATUS
              description: saradc2 status about data and channel
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR_PATT_TAB1
          description: digital saradc configure register
          addressOffset: 24
          size: 32
          resetValue: 16777215
          fields:
            - name: SARADC_SAR_PATT_TAB1
              description: item 0 ~ 3 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR_PATT_TAB2
          description: digital saradc configure register
          addressOffset: 28
          size: 32
          resetValue: 16777215
          fields:
            - name: SARADC_SAR_PATT_TAB2
              description: Item 4 ~ 7 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: ONETIME_SAMPLE
          description: digital saradc configure register
          addressOffset: 32
          size: 32
          resetValue: 436207616
          fields:
            - name: SARADC_ONETIME_ATTEN
              description: configure onetime atten
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: SARADC_ONETIME_CHANNEL
              description: configure onetime channel
              bitOffset: 25
              bitWidth: 4
              access: read-write
            - name: SARADC_ONETIME_START
              description: trigger adc onetime sample
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SARADC2_ONETIME_SAMPLE
              description: enable adc2 onetime sample
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SARADC1_ONETIME_SAMPLE
              description: enable adc1 onetime sample
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ARB_CTRL
          description: digital saradc configure register
          addressOffset: 36
          size: 32
          resetValue: 2304
          fields:
            - name: ADC_ARB_APB_FORCE
              description: adc2 arbiter force to enableapb controller
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_RTC_FORCE
              description: adc2 arbiter force to enable rtc controller
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_WIFI_FORCE
              description: adc2 arbiter force to enable wifi controller
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_GRANT_FORCE
              description: adc2 arbiter force grant
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ADC_ARB_APB_PRIORITY
              description: Set adc2 arbiterapb priority
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_RTC_PRIORITY
              description: Set adc2 arbiter rtc priority
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_WIFI_PRIORITY
              description: Set adc2 arbiter wifi priority
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: ADC_ARB_FIX_PRIORITY
              description: adc2 arbiter uses fixed priority
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL0
          description: digital saradc configure register
          addressOffset: 40
          size: 32
          resetValue: 57933824
          fields:
            - name: APB_SARADC_FILTER_CHANNEL1
              description: configure filter1 to adc channel
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: APB_SARADC_FILTER_CHANNEL0
              description: configure filter0 to adc channel
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: APB_SARADC_FILTER_RESET
              description: enable apb_adc1_filter
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR1DATA_STATUS
          description: digital saradc configure register
          addressOffset: 44
          size: 32
          fields:
            - name: APB_SARADC1_DATA
              description: saradc1 data
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: SAR2DATA_STATUS
          description: digital saradc configure register
          addressOffset: 48
          size: 32
          fields:
            - name: APB_SARADC2_DATA
              description: saradc2 data
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: THRES0_CTRL
          description: digital saradc configure register
          addressOffset: 52
          size: 32
          resetValue: 262125
          fields:
            - name: APB_SARADC_THRES0_CHANNEL
              description: configure thres0 to adc channel
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: APB_SARADC_THRES0_HIGH
              description: saradc thres0 monitor thres
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: APB_SARADC_THRES0_LOW
              description: saradc thres0 monitor thres
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES1_CTRL
          description: digital saradc configure register
          addressOffset: 56
          size: 32
          resetValue: 262125
          fields:
            - name: APB_SARADC_THRES1_CHANNEL
              description: configure thres1 to adc channel
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: APB_SARADC_THRES1_HIGH
              description: saradc thres1 monitor thres
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: APB_SARADC_THRES1_LOW
              description: saradc thres1 monitor thres
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES_CTRL
          description: digital saradc configure register
          addressOffset: 60
          size: 32
          fields:
            - name: APB_SARADC_THRES_ALL_EN
              description: enable thres to all channel
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES1_EN
              description: enable thres1
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES0_EN
              description: enable thres0
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: digital saradc int register
          addressOffset: 64
          size: 32
          fields:
            - name: APB_SARADC_TSENS_INT_ENA
              description: tsens low  interrupt enable
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES1_LOW_INT_ENA
              description: saradc thres1 low  interrupt enable
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES0_LOW_INT_ENA
              description: saradc thres0 low interrupt enable
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES1_HIGH_INT_ENA
              description: saradc thres1 high interrupt enable
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES0_HIGH_INT_ENA
              description: saradc thres0 high interrupt enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: APB_SARADC2_DONE_INT_ENA
              description: saradc2 done interrupt enable
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_SARADC1_DONE_INT_ENA
              description: saradc1 done interrupt enable
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: digital saradc int register
          addressOffset: 68
          size: 32
          fields:
            - name: APB_SARADC_TSENS_INT_RAW
              description: saradc tsens  interrupt raw
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES1_LOW_INT_RAW
              description: saradc thres1 low  interrupt raw
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES0_LOW_INT_RAW
              description: saradc thres0 low interrupt raw
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES1_HIGH_INT_RAW
              description: saradc thres1 high interrupt raw
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: APB_SARADC_THRES0_HIGH_INT_RAW
              description: saradc thres0 high interrupt raw
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: APB_SARADC2_DONE_INT_RAW
              description: saradc2 done interrupt raw
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_SARADC1_DONE_INT_RAW
              description: saradc1 done interrupt raw
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: digital saradc int register
          addressOffset: 72
          size: 32
          fields:
            - name: APB_SARADC_TSENS_INT_ST
              description: saradc tsens  interrupt state
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES1_LOW_INT_ST
              description: saradc thres1 low  interrupt state
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES0_LOW_INT_ST
              description: saradc thres0 low interrupt state
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES1_HIGH_INT_ST
              description: saradc thres1 high interrupt state
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: APB_SARADC_THRES0_HIGH_INT_ST
              description: saradc thres0 high interrupt state
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: APB_SARADC2_DONE_INT_ST
              description: saradc2 done interrupt state
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: APB_SARADC1_DONE_INT_ST
              description: saradc1 done interrupt state
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: digital saradc int register
          addressOffset: 76
          size: 32
          fields:
            - name: APB_SARADC_TSENS_INT_CLR
              description: saradc tsens  interrupt clear
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: APB_SARADC_THRES1_LOW_INT_CLR
              description: saradc thres1 low  interrupt clear
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: APB_SARADC_THRES0_LOW_INT_CLR
              description: saradc thres0 low interrupt clear
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: APB_SARADC_THRES1_HIGH_INT_CLR
              description: saradc thres1 high interrupt clear
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: APB_SARADC_THRES0_HIGH_INT_CLR
              description: saradc thres0 high interrupt clear
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: APB_SARADC2_DONE_INT_CLR
              description: saradc2 done interrupt clear
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: APB_SARADC1_DONE_INT_CLR
              description: saradc1 done interrupt clear
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONF
          description: digital saradc configure register
          addressOffset: 80
          size: 32
          resetValue: 255
          fields:
            - name: APB_ADC_EOF_NUM
              description: the dma_in_suc_eof gen when sample cnt = spi_eof_num
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: APB_ADC_RESET_FSM
              description: reset_apb_adc_state
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_ADC_TRANS
              description: enable apb_adc use spi_dma
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLKM_CONF
          description: digital saradc configure register
          addressOffset: 84
          size: 32
          resetValue: 4
          fields:
            - name: CLKM_DIV_NUM
              description: Integral I2S clock divider value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLKM_DIV_B
              description: Fractional clock divider numerator value
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: CLKM_DIV_A
              description: Fractional clock divider denominator value
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: CLK_EN
              description: reg clk en
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_SEL
              description: Set this bit to enable clk_apll
              bitOffset: 21
              bitWidth: 2
              access: read-write
      - register:
          name: APB_TSENS_CTRL
          description: digital tsens configure register
          addressOffset: 88
          size: 32
          resetValue: 98432
          fields:
            - name: TSENS_OUT
              description: temperature sensor data out
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: TSENS_IN_INV
              description: invert temperature sensor data
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_DIV
              description: temperature sensor clock divider
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: TSENS_PU
              description: temperature sensor power up
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TSENS_CTRL2
          description: digital tsens configure register
          addressOffset: 92
          size: 32
          resetValue: 16386
          fields:
            - name: TSENS_XPD_WAIT
              description: the time that power up tsens need wait
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: TSENS_XPD_FORCE
              description: force power up tsens
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TSENS_CLK_INV
              description: inv tsens clk
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_SEL
              description: tsens clk select
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: CALI
          description: digital saradc configure register
          addressOffset: 96
          size: 32
          resetValue: 32768
          fields:
            - name: APB_SARADC_CALI_CFG
              description: saradc cali factor
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: APB_TSENS_WAKE
          description: digital tsens configure register
          addressOffset: 100
          size: 32
          resetValue: 65280
          fields:
            - name: WAKEUP_TH_LOW
              description: reg_wakeup_th_low
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WAKEUP_TH_HIGH
              description: reg_wakeup_th_high
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: WAKEUP_OVER_UPPER_TH
              description: reg_wakeup_over_upper_th
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: WAKEUP_MODE
              description: reg_wakeup_mode
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: WAKEUP_EN
              description: reg_wakeup_en
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: APB_TSENS_SAMPLE
          description: digital tsens configure register
          addressOffset: 104
          size: 32
          resetValue: 20
          fields:
            - name: TSENS_SAMPLE_RATE
              description: HW sample rate
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TSENS_SAMPLE_EN
              description: HW sample en
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL_DATE
          description: version
          addressOffset: 1020
          size: 32
          resetValue: 35676736
          fields:
            - name: DATE
              description: version
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: ASSIST_DEBUG
    description: Debug Assist
    groupName: ASSIST_DEBUG
    baseAddress: 1611407360
    addressBlock:
      - offset: 0
        size: 128
        usage: registers
    interrupt:
      - name: ASSIST_DEBUG
        value: 26
    registers:
      - register:
          name: CORE_0_MONTR_ENA
          description: core0 monitor enable configuration register
          addressOffset: 0
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_ENA
              description: Core0 dram0 area0 read monitor enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_ENA
              description: Core0 dram0 area0 write monitor enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_ENA
              description: Core0 dram0 area1 read monitor enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_ENA
              description: Core0 dram0 area1 write monitor enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_ENA
              description: Core0 PIF area0 read monitor enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_ENA
              description: Core0 PIF area0 write monitor enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_ENA
              description: Core0 PIF area1 read monitor enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_ENA
              description: Core0 PIF area1 write monitor enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_ENA
              description: Core0 stackpoint underflow monitor enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_ENA
              description: Core0 stackpoint overflow monitor enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_ENA
              description: IBUS busy monitor enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_ENA
              description: DBUS busy monitor enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_RAW
          description: core0 monitor interrupt status register
          addressOffset: 4
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_RAW
              description: Core0 dram0 area0 read monitor interrupt status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_0_WR_RAW
              description: Core0 dram0 area0 write monitor interrupt status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_1_RD_RAW
              description: Core0 dram0 area1 read monitor interrupt status
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_1_WR_RAW
              description: Core0 dram0 area1 write monitor interrupt status
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_0_RD_RAW
              description: Core0 PIF area0 read monitor interrupt status
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_0_WR_RAW
              description: Core0 PIF area0 write monitor interrupt status
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_1_RD_RAW
              description: Core0 PIF area1 read monitor interrupt status
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_1_WR_RAW
              description: Core0 PIF area1 write monitor interrupt status
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: CORE_0_SP_SPILL_MIN_RAW
              description: Core0 stackpoint underflow monitor interrupt status
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: CORE_0_SP_SPILL_MAX_RAW
              description: Core0 stackpoint overflow monitor interrupt status
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_RAW
              description: IBUS busy monitor interrupt status
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_RAW
              description: DBUS busy monitor initerrupt status
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_INTR_ENA
          description: core0 monitor interrupt enable register
          addressOffset: 8
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_INTR_ENA
              description: Core0 dram0 area0 read monitor interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_INTR_ENA
              description: Core0 dram0 area0 write monitor interrupt enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_INTR_ENA
              description: Core0 dram0 area1 read monitor interrupt enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_INTR_ENA
              description: Core0 dram0 area1 write monitor interrupt enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_INTR_ENA
              description: Core0 PIF area0 read monitor interrupt enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_INTR_ENA
              description: Core0 PIF area0 write monitor interrupt enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_INTR_ENA
              description: Core0 PIF area1 read monitor interrupt enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_INTR_ENA
              description: Core0 PIF area1 write monitor interrupt enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_INTR_ENA
              description: Core0 stackpoint underflow monitor interrupt enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_INTR_ENA
              description: Core0 stackpoint overflow monitor interrupt enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_INTR_ENA
              description: IBUS busy monitor interrupt enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_INTR_ENA
              description: DBUS busy monitor interrupt enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_CLR
          description: core0 monitor interrupt clr register
          addressOffset: 12
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_CLR
              description: Core0 dram0 area0 read monitor interrupt clr
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_DRAM0_0_WR_CLR
              description: Core0 dram0 area0 write monitor interrupt clr
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_DRAM0_1_RD_CLR
              description: Core0 dram0 area1 read monitor interrupt clr
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_DRAM0_1_WR_CLR
              description: Core0 dram0 area1 write monitor interrupt clr
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_PIF_0_RD_CLR
              description: Core0 PIF area0 read monitor interrupt clr
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_PIF_0_WR_CLR
              description: Core0 PIF area0 write monitor interrupt clr
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_PIF_1_RD_CLR
              description: Core0 PIF area1 read monitor interrupt clr
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_PIF_1_WR_CLR
              description: Core0 PIF area1 write monitor interrupt clr
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CORE_0_SP_SPILL_MIN_CLR
              description: Core0 stackpoint underflow monitor interrupt clr
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CORE_0_SP_SPILL_MAX_CLR
              description: Core0 stackpoint overflow monitor interrupt clr
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_CLR
              description: IBUS busy monitor interrupt clr
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_CLR
              description: DBUS busy monitor interrupt clr
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: CORE_0_AREA_DRAM0_0_MIN
          description: core0 dram0 region0 addr configuration register
          addressOffset: 16
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_DRAM0_0_MIN
              description: Core0 dram0 region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_0_MAX
          description: core0 dram0 region0 addr configuration register
          addressOffset: 20
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_MAX
              description: Core0 dram0 region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_1_MIN
          description: core0 dram0 region1 addr configuration register
          addressOffset: 24
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_DRAM0_1_MIN
              description: Core0 dram0 region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_1_MAX
          description: core0 dram0 region1 addr configuration register
          addressOffset: 28
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_1_MAX
              description: Core0 dram0 region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_0_MIN
          description: core0 PIF region0 addr configuration register
          addressOffset: 32
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_PIF_0_MIN
              description: Core0 PIF region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_0_MAX
          description: core0 PIF region0 addr configuration register
          addressOffset: 36
          size: 32
          fields:
            - name: CORE_0_AREA_PIF_0_MAX
              description: Core0 PIF region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_1_MIN
          description: core0 PIF region1 addr configuration register
          addressOffset: 40
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_PIF_1_MIN
              description: Core0 PIF region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_1_MAX
          description: core0 PIF region1 addr configuration register
          addressOffset: 44
          size: 32
          fields:
            - name: CORE_0_AREA_PIF_1_MAX
              description: Core0 PIF region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PC
          description: core0 area pc status register
          addressOffset: 48
          size: 32
          fields:
            - name: CORE_0_AREA_PC
              description: the stackpointer when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_AREA_SP
          description: core0 area sp status register
          addressOffset: 52
          size: 32
          fields:
            - name: CORE_0_AREA_SP
              description: the PC when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_SP_MIN
          description: stack min value
          addressOffset: 56
          size: 32
          fields:
            - name: CORE_0_SP_MIN
              description: core0 sp region configuration regsiter
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_MAX
          description: stack max value
          addressOffset: 60
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_SP_MAX
              description: core0 sp pc status register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_PC
          description: stack monitor pc status register
          addressOffset: 64
          size: 32
          fields:
            - name: CORE_0_SP_PC
              description: This regsiter stores the PC when trigger stack monitor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_EN
          description: record enable configuration register
          addressOffset: 68
          size: 32
          fields:
            - name: CORE_0_RCD_RECORDEN
              description: Set 1 to enable record PC
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_RCD_PDEBUGEN
              description: "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_RCD_PDEBUGPC
          description: record status regsiter
          addressOffset: 72
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGPC
              description: recorded PC
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGSP
          description: record status regsiter
          addressOffset: 76
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGSP
              description: recorded sp
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_IRAM0_EXCEPTION_MONITOR_0
          description: exception monitor status register0
          addressOffset: 80
          size: 32
          fields:
            - name: CORE_0_IRAM0_RECORDING_ADDR_0
              description: reg_core_0_iram0_recording_addr_0
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_WR_0
              description: reg_core_0_iram0_recording_wr_0
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_LOADSTORE_0
              description: reg_core_0_iram0_recording_loadstore_0
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_IRAM0_EXCEPTION_MONITOR_1
          description: exception monitor status register1
          addressOffset: 84
          size: 32
          fields:
            - name: CORE_0_IRAM0_RECORDING_ADDR_1
              description: reg_core_0_iram0_recording_addr_1
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_WR_1
              description: reg_core_0_iram0_recording_wr_1
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_LOADSTORE_1
              description: reg_core_0_iram0_recording_loadstore_1
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_0
          description: exception monitor status register2
          addressOffset: 88
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_ADDR_0
              description: reg_core_0_dram0_recording_addr_0
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_WR_0
              description: reg_core_0_dram0_recording_wr_0
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_BYTEEN_0
              description: reg_core_0_dram0_recording_byteen_0
              bitOffset: 25
              bitWidth: 4
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_1
          description: exception monitor status register3
          addressOffset: 92
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_PC_0
              description: reg_core_0_dram0_recording_pc_0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_2
          description: exception monitor status register4
          addressOffset: 96
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_ADDR_1
              description: reg_core_0_dram0_recording_addr_1
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_WR_1
              description: reg_core_0_dram0_recording_wr_1
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_BYTEEN_1
              description: reg_core_0_dram0_recording_byteen_1
              bitOffset: 25
              bitWidth: 4
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_3
          description: exception monitor status register5
          addressOffset: 100
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_PC_1
              description: reg_core_0_dram0_recording_pc_1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0
          description: exception monitor status register6
          addressOffset: 104
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0
              description: reg_core_x_iram0_dram0_limit_cycle_0
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1
          description: exception monitor status register7
          addressOffset: 108
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1
              description: reg_core_x_iram0_dram0_limit_cycle_1
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: C0RE_0_LASTPC_BEFORE_EXCEPTION
          description: cpu status register
          addressOffset: 112
          size: 32
          fields:
            - name: CORE_0_LASTPC_BEFORE_EXC
              description: "cpu's lastpc before exception"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: C0RE_0_DEBUG_MODE
          description: cpu status register
          addressOffset: 116
          size: 32
          fields:
            - name: CORE_0_DEBUG_MODE
              description: "cpu debug mode status, 1 means cpu enter debug mode."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DEBUG_MODULE_ACTIVE
              description: cpu debug_module active status
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CLOCK_GATE
          description: clock register
          addressOffset: 120
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: Set 1 force on the clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version register
          addressOffset: 1020
          size: 32
          resetValue: 34640176
          fields:
            - name: ASSIST_DEBUG_DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: ATOMIC
    description: Atomic Locker
    groupName: ATOMIC
    baseAddress: 1610682368
    addressBlock:
      - offset: 0
        size: 20
        usage: registers
    registers:
      - register:
          name: ADDR_LOCK
          description: hardware lock regsiter
          addressOffset: 0
          size: 32
          fields:
            - name: LOCK
              description: "read to acquire hardware lock, write to release hardware lock"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: LR_ADDR
          description: gloable lr address regsiter
          addressOffset: 4
          size: 32
          fields:
            - name: GLOABLE_LR_ADDR
              description: backup gloable address
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LR_VALUE
          description: gloable lr value regsiter
          addressOffset: 8
          size: 32
          fields:
            - name: GLOABLE_LR_VALUE
              description: backup gloable value
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOCK_STATUS
          description: lock status regsiter
          addressOffset: 12
          size: 32
          fields:
            - name: LOCK_STATUS
              description: read hareware lock status for debug
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: COUNTER
          description: wait counter register
          addressOffset: 16
          size: 32
          fields:
            - name: WAIT_COUNTER
              description: delay counter
              bitOffset: 0
              bitWidth: 16
              access: read-write
  - name: DMA
    description: DMA (Direct Memory Access) Controller
    groupName: DMA
    baseAddress: 1611137024
    addressBlock:
      - offset: 0
        size: 420
        usage: registers
    interrupt:
      - name: DMA_IN_CH0
        value: 66
      - name: DMA_IN_CH1
        value: 67
      - name: DMA_IN_CH2
        value: 68
      - name: DMA_OUT_CH0
        value: 69
      - name: DMA_OUT_CH1
        value: 70
      - name: DMA_OUT_CH2
        value: 71
    registers:
      - cluster:
          dim: 3
          dimIncrement: 16
          dimIndex: "0,1,2"
          name: IN_INT_CH%s
          description: "Cluster IN_INT_CH%s, containing IN_INT_RAW_CH?, IN_INT_ST_CH?, IN_INT_ENA_CH?, IN_INT_CLR_CH?"
          addressOffset: 0
          children:
            - register:
                name: RAW
                description: Raw status interrupt of channel 0
                addressOffset: 0
                size: 32
                fields:
                  - name: IN_DONE
                    description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_SUC_EOF
                    description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: IN_ERR_EOF
                    description: The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw interrupt is reserved.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_ERR
                    description: The raw interrupt bit turns to high level when detecting inlink descriptor error including owner error and the second and third word error of inlink descriptor for Rx channel 0.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_EMPTY
                    description: The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed but there is no more inlink for Rx channel 0.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_OVF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_UDF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
            - register:
                name: ST
                description: Masked interrupt of channel 0
                addressOffset: 4
                size: 32
                fields:
                  - name: IN_DONE
                    description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: IN_SUC_EOF
                    description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: IN_ERR_EOF
                    description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: IN_DSCR_ERR
                    description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
                  - name: IN_DSCR_EMPTY
                    description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_OVF
                    description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_UDF
                    description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-only
            - register:
                name: ENA
                description: Interrupt enable bits of channel 0
                addressOffset: 8
                size: 32
                fields:
                  - name: IN_DONE
                    description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_SUC_EOF
                    description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: IN_ERR_EOF
                    description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_ERR
                    description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_EMPTY
                    description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_OVF
                    description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_UDF
                    description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
            - register:
                name: CLR
                description: Interrupt clear bits of channel 0
                addressOffset: 12
                size: 32
                fields:
                  - name: IN_DONE
                    description: Set this bit to clear the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: IN_SUC_EOF
                    description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: IN_ERR_EOF
                    description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: IN_DSCR_ERR
                    description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: IN_DSCR_EMPTY
                    description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: write-only
                  - name: INFIFO_OVF
                    description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: write-only
                  - name: INFIFO_UDF
                    description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: write-only
      - cluster:
          dim: 3
          dimIncrement: 16
          dimIndex: "0,1,2"
          name: OUT_INT_CH%s
          description: "Cluster OUT_INT_CH%s, containing OUT_INT_RAW_CH?, OUT_INT_ST_CH?, OUT_INT_ENA_CH?, OUT_INT_CLR_CH?"
          addressOffset: 48
          children:
            - register:
                name: RAW
                description: Raw status interrupt of channel 0
                addressOffset: 0
                size: 32
                fields:
                  - name: OUT_DONE
                    description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF
                    description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DSCR_ERR
                    description: The raw interrupt bit turns to high level when detecting outlink descriptor error including owner error and the second and third word error of outlink descriptor for Tx channel 0.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_TOTAL_EOF
                    description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_OVF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_UDF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
            - register:
                name: ST
                description: Masked interrupt of channel 0
                addressOffset: 4
                size: 32
                fields:
                  - name: OUT_DONE
                    description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: OUT_EOF
                    description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: OUT_DSCR_ERR
                    description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: OUT_TOTAL_EOF
                    description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_OVF
                    description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_UDF
                    description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
            - register:
                name: ENA
                description: Interrupt enable bits of channel 0
                addressOffset: 8
                size: 32
                fields:
                  - name: OUT_DONE
                    description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF
                    description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DSCR_ERR
                    description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_TOTAL_EOF
                    description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_OVF
                    description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_UDF
                    description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
            - register:
                name: CLR
                description: Interrupt clear bits of channel 0
                addressOffset: 12
                size: 32
                fields:
                  - name: OUT_DONE
                    description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: OUT_EOF
                    description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: OUT_DSCR_ERR
                    description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: OUT_TOTAL_EOF
                    description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: OUTFIFO_OVF
                    description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: write-only
                  - name: OUTFIFO_UDF
                    description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: write-only
      - register:
          name: AHB_TEST
          description: reserved
          addressOffset: 96
          size: 32
          fields:
            - name: AHB_TESTMODE
              description: reserved
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: AHB_TESTADDR
              description: reserved
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: MISC_CONF
          description: MISC register
          addressOffset: 100
          size: 32
          fields:
            - name: AHBM_RST_INTER
              description: Set this bit then clear this bit to reset the internal ahb FSM.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ARB_PRI_DIS
              description: Set this bit to disable priority arbitration function.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 104
          size: 32
          resetValue: 35660368
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - cluster:
          dim: 3
          dimIncrement: 192
          dimIndex: "0,1,2"
          name: CH%s
          description: "Cluster CH%s, containing IN_CONF0_CH?, IN_CONF1_CH?, INFIFO_STATUS_CH?, IN_POP_CH?, IN_LINK_CH?, IN_STATE_CH?, IN_SUC_EOF_DES_ADDR_CH?, IN_ERR_EOF_DES_ADDR_CH?, IN_DSCR_CH?, IN_DSCR_BF0_CH?, IN_DSCR_BF1_CH?, IN_PRI_CH?, IN_PERI_SEL_CH?, OUT_CONF0_CH?, OUT_CONF1_CH?, OUTFIFO_STATUS_CH?, OUT_PUSH_CH?, OUT_LINK_CH?, OUT_STATE_CH?, OUT_EOF_DES_ADDR_CH?, OUT_EOF_BFR_DES_ADDR_CH?, OUT_DSCR_CH?, OUT_DSCR_BF0_CH?, OUT_DSCR_BF1_CH?, OUT_PRI_CH?, OUT_PERI_SEL_CH?"
          addressOffset: 112
          children:
            - register:
                name: IN_CONF0
                description: Configure 0 register of Rx channel 0
                addressOffset: 0
                size: 32
                fields:
                  - name: IN_RST
                    description: This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: INDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: MEM_TRANS_EN
                    description: Set this bit 1 to enable automatic transmitting data from memory to memory via DMA.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: IN_ETM_EN
                    description: "Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm task."
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_CONF1
                description: Configure 1 register of Rx channel 0
                addressOffset: 4
                size: 32
                fields:
                  - name: IN_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: INFIFO_STATUS
                description: Receive FIFO status of Rx channel 0
                addressOffset: 8
                size: 32
                resetValue: 125829123
                fields:
                  - name: INFIFO_FULL
                    description: L1 Rx FIFO full signal for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_EMPTY
                    description: L1 Rx FIFO empty signal for Rx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_CNT
                    description: The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: IN_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
                  - name: IN_BUF_HUNGRY
                    description: reserved
                    bitOffset: 27
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_POP
                description: Pop control register of Rx channel 0
                addressOffset: 12
                size: 32
                resetValue: 2048
                fields:
                  - name: INFIFO_RDATA
                    description: This register stores the data popping from DMA FIFO.
                    bitOffset: 0
                    bitWidth: 12
                    access: read-only
                  - name: INFIFO_POP
                    description: Set this bit to pop data from DMA FIFO.
                    bitOffset: 12
                    bitWidth: 1
                    access: write-only
            - register:
                name: IN_LINK
                description: Link descriptor configure and control register of Rx channel 0
                addressOffset: 16
                size: 32
                resetValue: 17825792
                fields:
                  - name: INLINK_ADDR
                    description: "This register stores the 20 least significant bits of the first inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 20
                    access: read-write
                  - name: INLINK_AUTO_RET
                    description: "Set this bit to return to current inlink descriptor's address when there are some errors in current receiving data."
                    bitOffset: 20
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_STOP
                    description: Set this bit to stop dealing with the inlink descriptors.
                    bitOffset: 21
                    bitWidth: 1
                    access: write-only
                  - name: INLINK_START
                    description: Set this bit to start dealing with the inlink descriptors.
                    bitOffset: 22
                    bitWidth: 1
                    access: write-only
                  - name: INLINK_RESTART
                    description: Set this bit to mount a new inlink descriptor.
                    bitOffset: 23
                    bitWidth: 1
                    access: write-only
                  - name: INLINK_PARK
                    description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_STATE
                description: Receive status of Rx channel 0
                addressOffset: 20
                size: 32
                fields:
                  - name: INLINK_DSCR_ADDR
                    description: "This register stores the current inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: IN_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: IN_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: IN_SUC_EOF_DES_ADDR
                description: Inlink descriptor address when EOF occurs of Rx channel 0
                addressOffset: 24
                size: 32
                fields:
                  - name: IN_SUC_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_ERR_EOF_DES_ADDR
                description: Inlink descriptor address when errors occur of Rx channel 0
                addressOffset: 28
                size: 32
                fields:
                  - name: IN_ERR_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR
                description: Current inlink descriptor address of Rx channel 0
                addressOffset: 32
                size: 32
                fields:
                  - name: INLINK_DSCR
                    description: The address of the current inlink descriptor x.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF0
                description: The last inlink descriptor address of Rx channel 0
                addressOffset: 36
                size: 32
                fields:
                  - name: INLINK_DSCR_BF0
                    description: The address of the last inlink descriptor x-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF1
                description: The second-to-last inlink descriptor address of Rx channel 0
                addressOffset: 40
                size: 32
                fields:
                  - name: INLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_PRI
                description: Priority register of Rx channel 0
                addressOffset: 44
                size: 32
                fields:
                  - name: RX_PRI
                    description: The priority of Rx channel 0. The larger of the value the higher of the priority.
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: IN_PERI_SEL
                description: Peripheral selection of Rx channel 0
                addressOffset: 48
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_IN_SEL
                    description: "This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: Dummy. 2: UHCI0. 3: I2S0. 4: Dummy. 5: Dummy. 6: AES. 7: SHA. 8: ADC_DAC. 9: Parallel_IO. 10~15: Dummy"
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
            - register:
                name: OUT_CONF0
                description: Configure 0 register of Tx channel 1
                addressOffset: 96
                size: 32
                resetValue: 8
                fields:
                  - name: OUT_RST
                    description: This bit is used to reset DMA channel 1 Tx FSM and Tx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_AUTO_WRBACK
                    description: Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF_MODE
                    description: "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is generated when data need to transmit has been popped from FIFO in DMA"
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUTDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link descriptor when accessing internal SRAM.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data when accessing internal SRAM.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: OUT_ETM_EN
                    description: "Set this bit to 1 to enable etm control mode, dma Tx channel 1 is triggered by etm task."
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_CONF1
                description: Configure 1 register of Tx channel 0
                addressOffset: 100
                size: 32
                fields:
                  - name: OUT_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUTFIFO_STATUS
                description: Transmit FIFO status of Tx channel 0
                addressOffset: 104
                size: 32
                resetValue: 125829122
                fields:
                  - name: OUTFIFO_FULL
                    description: L1 Tx FIFO full signal for Tx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_EMPTY
                    description: L1 Tx FIFO empty signal for Tx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_CNT
                    description: The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: OUT_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_PUSH
                description: Push control register of Rx channel 0
                addressOffset: 108
                size: 32
                fields:
                  - name: OUTFIFO_WDATA
                    description: This register stores the data that need to be pushed into DMA FIFO.
                    bitOffset: 0
                    bitWidth: 9
                    access: read-write
                  - name: OUTFIFO_PUSH
                    description: Set this bit to push data into DMA FIFO.
                    bitOffset: 9
                    bitWidth: 1
                    access: write-only
            - register:
                name: OUT_LINK
                description: Link descriptor configure and control register of Tx channel 0
                addressOffset: 112
                size: 32
                resetValue: 8388608
                fields:
                  - name: OUTLINK_ADDR
                    description: "This register stores the 20 least significant bits of the first outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 20
                    access: read-write
                  - name: OUTLINK_STOP
                    description: Set this bit to stop dealing with the outlink descriptors.
                    bitOffset: 20
                    bitWidth: 1
                    access: write-only
                  - name: OUTLINK_START
                    description: Set this bit to start dealing with the outlink descriptors.
                    bitOffset: 21
                    bitWidth: 1
                    access: write-only
                  - name: OUTLINK_RESTART
                    description: Set this bit to restart a new outlink from the last address.
                    bitOffset: 22
                    bitWidth: 1
                    access: write-only
                  - name: OUTLINK_PARK
                    description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_STATE
                description: Transmit status of Tx channel 0
                addressOffset: 116
                size: 32
                fields:
                  - name: OUTLINK_DSCR_ADDR
                    description: "This register stores the current outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: OUT_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: OUT_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: OUT_EOF_DES_ADDR
                description: Outlink descriptor address when EOF occurs of Tx channel 0
                addressOffset: 120
                size: 32
                fields:
                  - name: OUT_EOF_DES_ADDR
                    description: This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_EOF_BFR_DES_ADDR
                description: The last outlink descriptor address when EOF occurs of Tx channel 0
                addressOffset: 124
                size: 32
                fields:
                  - name: OUT_EOF_BFR_DES_ADDR
                    description: This register stores the address of the outlink descriptor before the last outlink descriptor.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR
                description: Current inlink descriptor address of Tx channel 0
                addressOffset: 128
                size: 32
                fields:
                  - name: OUTLINK_DSCR
                    description: The address of the current outlink descriptor y.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF0
                description: The last inlink descriptor address of Tx channel 0
                addressOffset: 132
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF0
                    description: The address of the last outlink descriptor y-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF1
                description: The second-to-last inlink descriptor address of Tx channel 0
                addressOffset: 136
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_PRI
                description: Priority register of Tx channel 0.
                addressOffset: 140
                size: 32
                fields:
                  - name: TX_PRI
                    description: The priority of Tx channel 0. The larger of the value the higher of the priority.
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: OUT_PERI_SEL
                description: Peripheral selection of Tx channel 0
                addressOffset: 144
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_OUT_SEL
                    description: "This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: Dummy. 2: UHCI0. 3: I2S0. 4: Dummy. 5: Dummy. 6: AES. 7: SHA. 8: ADC_DAC. 9: Parallel_IO. 10~15: Dummy"
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
  - name: DS
    description: Digital Signature
    groupName: DS
    baseAddress: 1611186176
    addressBlock:
      - offset: 0
        size: 2652
        usage: registers
    registers:
      - register:
          dim: 128
          dimIncrement: 4
          name: "Y_MEM[%s]"
          description: memory that stores Y
          addressOffset: 0
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: memory that stores M
          addressOffset: 512
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "RB_MEM[%s]"
          description: memory that stores Rb
          addressOffset: 1024
          size: 32
      - register:
          dim: 12
          dimIncrement: 4
          name: "BOX_MEM[%s]"
          description: memory that stores BOX
          addressOffset: 1536
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "IV_MEM[%s]"
          description: memory that stores IV
          addressOffset: 1584
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: memory that stores X
          addressOffset: 2048
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: memory that stores Z
          addressOffset: 2560
          size: 32
      - register:
          name: SET_START
          description: DS start control register
          addressOffset: 3584
          size: 32
          fields:
            - name: SET_START
              description: set this bit to start DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_CONTINUE
          description: DS continue control register
          addressOffset: 3588
          size: 32
          fields:
            - name: SET_CONTINUE
              description: set this bit to continue DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_FINISH
          description: DS finish control register
          addressOffset: 3592
          size: 32
          fields:
            - name: SET_FINISH
              description: Set this bit to finish DS process.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_BUSY
          description: DS query busy register
          addressOffset: 3596
          size: 32
          fields:
            - name: QUERY_BUSY
              description: "digital signature state. 1'b0: idle, 1'b1: busy"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_KEY_WRONG
          description: DS query key-wrong counter register
          addressOffset: 3600
          size: 32
          fields:
            - name: QUERY_KEY_WRONG
              description: digital signature key wrong counter
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: QUERY_CHECK
          description: DS query check result register
          addressOffset: 3604
          size: 32
          fields:
            - name: MD_ERROR
              description: "MD checkout result. 1'b0: MD check pass, 1'b1: MD check fail"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PADDING_BAD
              description: "padding checkout result. 1'b0: a good padding, 1'b1: a bad padding"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: DS version control register
          addressOffset: 3616
          size: 32
          resetValue: 538969624
          fields:
            - name: DATE
              description: ds version information
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: ECC
    description: ECC (ECC Hardware Accelerator)
    groupName: ECC
    baseAddress: 1611182080
    addressBlock:
      - offset: 0
        size: 120
        usage: registers
    interrupt:
      - name: ECC
        value: 76
    registers:
      - register:
          name: MULT_INT_RAW
          description: "ECC interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: CALC_DONE_INT_RAW
              description: The raw interrupt status bit  for the ecc_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MULT_INT_ST
          description: ECC interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: CALC_DONE_INT_ST
              description: The masked interrupt status bit  for the ecc_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MULT_INT_ENA
          description: ECC interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: CALC_DONE_INT_ENA
              description: The interrupt enable bit  for the ecc_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MULT_INT_CLR
          description: ECC interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: CALC_DONE_INT_CLR
              description: Set this bit to clear the ecc_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: MULT_CONF
          description: ECC configure register
          addressOffset: 28
          size: 32
          resetValue: 2147483648
          fields:
            - name: START
              description: Write 1 to start caculation of ECC Accelerator. This bit will be self-cleared after the caculatrion is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RESET
              description: Write 1 to reset ECC Accelerator.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: KEY_LENGTH
              description: "The key length mode bit of ECC Accelerator.  0: P-192.  1: P-256."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SECURITY_MODE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Write 1 to force on register clock gate.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: WORK_MODE
              description: "The work mode bits of ECC Accelerator. 0: Point Mult Mode. 1: Division mode. 2: Point verification mode. 3: Point Verif+mult mode. 4: Jacobian Point Mult Mode. 5: Reserved. 6: Jacobian Point Verification Mode. 7: Point Verif + Jacobian Mult Mode."
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: VERIFICATION_RESULT
              description: "The verification result bit of ECC Accelerator, only valid when calculation is done."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: MEM_CLOCK_GATE_FORCE_ON
              description: ECC memory clock gate force on register
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MULT_DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 35656256
          fields:
            - name: DATE
              description: ECC mult version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: "K_MEM[%s]"
          description: The memory that stores k.
          addressOffset: 256
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "PX_MEM[%s]"
          description: The memory that stores Px.
          addressOffset: 288
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "PY_MEM[%s]"
          description: The memory that stores Py.
          addressOffset: 320
          size: 32
  - name: EFUSE
    description: eFuse Controller
    groupName: EFUSE
    baseAddress: 1611335680
    addressBlock:
      - offset: 0
        size: 464
        usage: registers
    interrupt:
      - name: EFUSE
        value: 14
    registers:
      - register:
          name: PGM_DATA0
          description: Register 0 that stores data to be programmed.
          addressOffset: 0
          size: 32
          fields:
            - name: PGM_DATA_0
              description: Configures the 0th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA1
          description: Register 1 that stores data to be programmed.
          addressOffset: 4
          size: 32
          fields:
            - name: PGM_DATA_1
              description: Configures the 1st 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA2
          description: Register 2 that stores data to be programmed.
          addressOffset: 8
          size: 32
          fields:
            - name: PGM_DATA_2
              description: Configures the 2nd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA3
          description: Register 3 that stores data to be programmed.
          addressOffset: 12
          size: 32
          fields:
            - name: PGM_DATA_3
              description: Configures the 3rd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA4
          description: Register 4 that stores data to be programmed.
          addressOffset: 16
          size: 32
          fields:
            - name: PGM_DATA_4
              description: Configures the 4th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA5
          description: Register 5 that stores data to be programmed.
          addressOffset: 20
          size: 32
          fields:
            - name: PGM_DATA_5
              description: Configures the 5th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA6
          description: Register 6 that stores data to be programmed.
          addressOffset: 24
          size: 32
          fields:
            - name: PGM_DATA_6
              description: Configures the 6th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA7
          description: Register 7 that stores data to be programmed.
          addressOffset: 28
          size: 32
          fields:
            - name: PGM_DATA_7
              description: Configures the 7th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE0
          description: Register 0 that stores the RS code to be programmed.
          addressOffset: 32
          size: 32
          fields:
            - name: PGM_RS_DATA_0
              description: Configures the 0th 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE1
          description: Register 1 that stores the RS code to be programmed.
          addressOffset: 36
          size: 32
          fields:
            - name: PGM_RS_DATA_1
              description: Configures the 1st 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE2
          description: Register 2 that stores the RS code to be programmed.
          addressOffset: 40
          size: 32
          fields:
            - name: PGM_RS_DATA_2
              description: Configures the 2nd 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RD_WR_DIS
          description: BLOCK0 data register 0.
          addressOffset: 44
          size: 32
          fields:
            - name: WR_DIS
              description: "Represents whether programming of individual eFuse memory bit is disabled or enabled. 1: Disabled. 0 Enabled."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_DATA0
          description: BLOCK0 data register 1.
          addressOffset: 48
          size: 32
          fields:
            - name: RD_DIS
              description: "Represents whether reading of individual eFuse block(block4~block10) is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: SWAP_UART_SDIO_EN
              description: "Represents whether pad of uart and sdio is swapped or not. 1: swapped. 0: not swapped."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DIS_ICACHE
              description: "Represents whether icache is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_USB_JTAG
              description: "Represents whether the function of usb switch to jtag is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE
              description: "Represents whether icache is disabled or enabled in Download mode. 1: disabled. 0: enabled."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG
              description: "Represents whether USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD
              description: "Represents whether the function that forces chip into download mode is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SPI_DOWNLOAD_MSPI_DIS
              description: "Represents whether SPI0 controller during boot_mode_download is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_CAN
              description: "Represents whether TWAI function is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: JTAG_SEL_ENABLE
              description: "Represents whether the selection between usb_to_jtag and pad_to_jtag through strapping gpio15 when both EFUSE_DIS_PAD_JTAG and EFUSE_DIS_USB_JTAG are equal to 0 is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG
              description: "Represents whether JTAG is disabled in soft way. Odd number: disabled. Even number: enabled."
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: DIS_PAD_JTAG
              description: "Represents whether JTAG is disabled in the hard way(permanently). 1: disabled. 0: enabled."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT
              description: "Represents whether flash encrypt function is disabled or enabled(except in SPI boot mode). 1: disabled. 0: enabled."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: USB_DREFH
              description: "Represents the single-end input threhold vrefh, 1.76 V to 2 V with step of 80 mV."
              bitOffset: 21
              bitWidth: 2
              access: read-only
            - name: USB_DREFL
              description: "Represents the single-end input threhold vrefl, 1.76 V to 2 V with step of 80 mV."
              bitOffset: 23
              bitWidth: 2
              access: read-only
            - name: USB_EXCHG_PINS
              description: "Represents whether the D+ and D- pins is exchanged. 1: exchanged. 0: not exchanged."
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_AS_GPIO
              description: "Represents whether vdd spi pin is functioned as gpio. 1: functioned. 0: not functioned."
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED0_2
              description: Reserved.
              bitOffset: 27
              bitWidth: 2
              access: read-only
            - name: RPT4_RESERVED0_1
              description: Reserved.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED0_0
              description: Reserved.
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_DATA1
          description: BLOCK0 data register 2.
          addressOffset: 52
          size: 32
          fields:
            - name: RPT4_RESERVED1_0
              description: Reserved.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: WDT_DELAY_SEL
              description: "Represents whether RTC watchdog timeout threshold is selected at startup. 1: selected. 0: not selected."
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT
              description: "Represents whether SPI boot encrypt/decrypt is disabled or enabled. Odd number of 1: enabled. Even number of 1: disabled."
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0
              description: "Represents whether revoking first secure boot key is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1
              description: "Represents whether revoking second secure boot key is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2
              description: "Represents whether revoking third secure boot key is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0
              description: Represents the purpose of Key0.
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1
              description: Represents the purpose of Key1.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA2
          description: BLOCK0 data register 3.
          addressOffset: 56
          size: 32
          resetValue: 524288
          fields:
            - name: KEY_PURPOSE_2
              description: Represents the purpose of Key2.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3
              description: Represents the purpose of Key3.
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4
              description: Represents the purpose of Key4.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5
              description: Represents the purpose of Key5.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: DPA_SEC_LEVEL
              description: Represents the spa secure level by configuring the clock random divide mode.
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: RPT4_RESERVED2_1
              description: Reserved.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CRYPT_DPA_ENABLE
              description: "Represents whether anti-dpa attack is enabled. 1:enabled. 0: disabled."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_EN
              description: "Represents whether secure boot is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE
              description: "Represents whether revoking aggressive secure boot is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED2_0
              description: Reserved.
              bitOffset: 22
              bitWidth: 6
              access: read-only
            - name: FLASH_TPUW
              description: "Represents the flash waiting time after power-up, in unit of ms. When the value less than 15, the waiting time is the programmed value. Otherwise, the waiting time is 2 times the programmed value."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA3
          description: BLOCK0 data register 4.
          addressOffset: 60
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE
              description: "Represents whether Download mode is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_DIRECT_BOOT
              description: "Represents whether direct boot mode is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DIS_USB_PRINT
              description: "Represents whether print from USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED3_5
              description: Reserved.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE
              description: "Represents whether the USB-Serial-JTAG download function is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD
              description: "Represents whether security download is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL
              description: "Represents the type of UART printing. 00: force enable printing. 01: enable printing when GPIO8 is reset at low level. 10: enable printing when GPIO8 is reset at high level. 11: force disable printing."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: RPT4_RESERVED3_4
              description: Reserved.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED3_3
              description: Reserved.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED3_2
              description: Reserved.
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: RPT4_RESERVED3_1
              description: Reserved.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FORCE_SEND_RESUME
              description: "Represents whether ROM code is forced to send a resume command during SPI boot. 1: forced. 0:not forced."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION
              description: Represents the version used by ESP-IDF anti-rollback feature.
              bitOffset: 14
              bitWidth: 16
              access: read-only
            - name: SECURE_BOOT_DISABLE_FAST_WAKE
              description: "Represents whether FAST VERIFY ON WAKE is disabled or enabled when Secure Boot is enabled. 1: disabled. 0: enabled."
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED3_0
              description: Reserved.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RD_REPEAT_DATA4
          description: BLOCK0 data register 5.
          addressOffset: 64
          size: 32
          fields:
            - name: RPT4_RESERVED4_1
              description: Reserved.
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: RPT4_RESERVED4_0
              description: Reserved.
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_0
          description: BLOCK1 data register $n.
          addressOffset: 68
          size: 32
          fields:
            - name: MAC_0
              description: Stores the low 32 bits of MAC address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_1
          description: BLOCK1 data register $n.
          addressOffset: 72
          size: 32
          fields:
            - name: MAC_1
              description: Stores the high 16 bits of MAC address.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MAC_EXT
              description: Stores the extended bits of MAC address.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_2
          description: BLOCK1 data register $n.
          addressOffset: 76
          size: 32
          fields:
            - name: ACTIVE_HP_DBIAS
              description: Stores the active hp dbias.
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: ACTIVE_LP_DBIAS
              description: Stores the active lp dbias.
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: LSLP_HP_DBG
              description: Stores the lslp hp dbg.
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: LSLP_HP_DBIAS
              description: Stores the lslp hp dbias.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: DSLP_LP_DBG
              description: Stores the dslp lp dbg.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: DSLP_LP_DBIAS
              description: Stores the dslp lp dbias.
              bitOffset: 19
              bitWidth: 4
              access: read-only
            - name: DBIAS_VOL_GAP
              description: Stores the hp and lp dbias vol gap.
              bitOffset: 23
              bitWidth: 5
              access: read-only
            - name: SPI_PAD_CONF_1
              description: Reserved.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_3
          description: BLOCK1 data register $n.
          addressOffset: 80
          size: 32
          fields:
            - name: SPI_PAD_CONF_2
              description: Stores the second part of SPI_PAD_CONF.
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: SYS_DATA_PART0_0
              description: Stores the first 14 bits of the zeroth part of system data.
              bitOffset: 18
              bitWidth: 14
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_4
          description: BLOCK1 data register $n.
          addressOffset: 84
          size: 32
          fields:
            - name: SYS_DATA_PART0_1
              description: Stores the first 32 bits of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SPI_SYS_5
          description: BLOCK1 data register $n.
          addressOffset: 88
          size: 32
          fields:
            - name: SYS_DATA_PART0_2
              description: Stores the second 32 bits of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA0
          description: Register $n of BLOCK2 (system).
          addressOffset: 92
          size: 32
          fields:
            - name: SYS_DATA_PART1_0
              description: Stores the zeroth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA1
          description: Register $n of BLOCK2 (system).
          addressOffset: 96
          size: 32
          fields:
            - name: SYS_DATA_PART1_1
              description: Stores the first 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA2
          description: Register $n of BLOCK2 (system).
          addressOffset: 100
          size: 32
          fields:
            - name: SYS_DATA_PART1_2
              description: Stores the second 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA3
          description: Register $n of BLOCK2 (system).
          addressOffset: 104
          size: 32
          fields:
            - name: SYS_DATA_PART1_3
              description: Stores the third 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA4
          description: Register $n of BLOCK2 (system).
          addressOffset: 108
          size: 32
          fields:
            - name: SYS_DATA_PART1_4
              description: Stores the fourth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA5
          description: Register $n of BLOCK2 (system).
          addressOffset: 112
          size: 32
          fields:
            - name: SYS_DATA_PART1_5
              description: Stores the fifth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA6
          description: Register $n of BLOCK2 (system).
          addressOffset: 116
          size: 32
          fields:
            - name: SYS_DATA_PART1_6
              description: Stores the sixth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA7
          description: Register $n of BLOCK2 (system).
          addressOffset: 120
          size: 32
          fields:
            - name: SYS_DATA_PART1_7
              description: Stores the seventh 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA0
          description: Register $n of BLOCK3 (user).
          addressOffset: 124
          size: 32
          fields:
            - name: USR_DATA0
              description: Stores the zeroth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA1
          description: Register $n of BLOCK3 (user).
          addressOffset: 128
          size: 32
          fields:
            - name: USR_DATA1
              description: Stores the first 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA2
          description: Register $n of BLOCK3 (user).
          addressOffset: 132
          size: 32
          fields:
            - name: USR_DATA2
              description: Stores the second 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA3
          description: Register $n of BLOCK3 (user).
          addressOffset: 136
          size: 32
          fields:
            - name: USR_DATA3
              description: Stores the third 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA4
          description: Register $n of BLOCK3 (user).
          addressOffset: 140
          size: 32
          fields:
            - name: USR_DATA4
              description: Stores the fourth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA5
          description: Register $n of BLOCK3 (user).
          addressOffset: 144
          size: 32
          fields:
            - name: USR_DATA5
              description: Stores the fifth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA6
          description: Register $n of BLOCK3 (user).
          addressOffset: 148
          size: 32
          fields:
            - name: USR_DATA6
              description: Stores the sixth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA7
          description: Register $n of BLOCK3 (user).
          addressOffset: 152
          size: 32
          fields:
            - name: USR_DATA7
              description: Stores the seventh 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA0
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 156
          size: 32
          fields:
            - name: KEY0_DATA0
              description: Stores the zeroth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA1
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 160
          size: 32
          fields:
            - name: KEY0_DATA1
              description: Stores the first 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA2
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 164
          size: 32
          fields:
            - name: KEY0_DATA2
              description: Stores the second 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA3
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 168
          size: 32
          fields:
            - name: KEY0_DATA3
              description: Stores the third 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA4
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 172
          size: 32
          fields:
            - name: KEY0_DATA4
              description: Stores the fourth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA5
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 176
          size: 32
          fields:
            - name: KEY0_DATA5
              description: Stores the fifth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA6
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 180
          size: 32
          fields:
            - name: KEY0_DATA6
              description: Stores the sixth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA7
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 184
          size: 32
          fields:
            - name: KEY0_DATA7
              description: Stores the seventh 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA0
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 188
          size: 32
          fields:
            - name: KEY1_DATA0
              description: Stores the zeroth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA1
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 192
          size: 32
          fields:
            - name: KEY1_DATA1
              description: Stores the first 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA2
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 196
          size: 32
          fields:
            - name: KEY1_DATA2
              description: Stores the second 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA3
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 200
          size: 32
          fields:
            - name: KEY1_DATA3
              description: Stores the third 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA4
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 204
          size: 32
          fields:
            - name: KEY1_DATA4
              description: Stores the fourth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA5
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 208
          size: 32
          fields:
            - name: KEY1_DATA5
              description: Stores the fifth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA6
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 212
          size: 32
          fields:
            - name: KEY1_DATA6
              description: Stores the sixth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA7
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 216
          size: 32
          fields:
            - name: KEY1_DATA7
              description: Stores the seventh 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA0
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 220
          size: 32
          fields:
            - name: KEY2_DATA0
              description: Stores the zeroth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA1
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 224
          size: 32
          fields:
            - name: KEY2_DATA1
              description: Stores the first 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA2
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 228
          size: 32
          fields:
            - name: KEY2_DATA2
              description: Stores the second 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA3
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 232
          size: 32
          fields:
            - name: KEY2_DATA3
              description: Stores the third 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA4
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 236
          size: 32
          fields:
            - name: KEY2_DATA4
              description: Stores the fourth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA5
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 240
          size: 32
          fields:
            - name: KEY2_DATA5
              description: Stores the fifth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA6
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 244
          size: 32
          fields:
            - name: KEY2_DATA6
              description: Stores the sixth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA7
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 248
          size: 32
          fields:
            - name: KEY2_DATA7
              description: Stores the seventh 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA0
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 252
          size: 32
          fields:
            - name: KEY3_DATA0
              description: Stores the zeroth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA1
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 256
          size: 32
          fields:
            - name: KEY3_DATA1
              description: Stores the first 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA2
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 260
          size: 32
          fields:
            - name: KEY3_DATA2
              description: Stores the second 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA3
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 264
          size: 32
          fields:
            - name: KEY3_DATA3
              description: Stores the third 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA4
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 268
          size: 32
          fields:
            - name: KEY3_DATA4
              description: Stores the fourth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA5
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 272
          size: 32
          fields:
            - name: KEY3_DATA5
              description: Stores the fifth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA6
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 276
          size: 32
          fields:
            - name: KEY3_DATA6
              description: Stores the sixth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA7
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 280
          size: 32
          fields:
            - name: KEY3_DATA7
              description: Stores the seventh 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA0
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 284
          size: 32
          fields:
            - name: KEY4_DATA0
              description: Stores the zeroth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA1
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 288
          size: 32
          fields:
            - name: KEY4_DATA1
              description: Stores the first 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA2
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 292
          size: 32
          fields:
            - name: KEY4_DATA2
              description: Stores the second 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA3
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 296
          size: 32
          fields:
            - name: KEY4_DATA3
              description: Stores the third 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA4
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 300
          size: 32
          fields:
            - name: KEY4_DATA4
              description: Stores the fourth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA5
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 304
          size: 32
          fields:
            - name: KEY4_DATA5
              description: Stores the fifth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA6
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 308
          size: 32
          fields:
            - name: KEY4_DATA6
              description: Stores the sixth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA7
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 312
          size: 32
          fields:
            - name: KEY4_DATA7
              description: Stores the seventh 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA0
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 316
          size: 32
          fields:
            - name: KEY5_DATA0
              description: Stores the zeroth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA1
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 320
          size: 32
          fields:
            - name: KEY5_DATA1
              description: Stores the first 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA2
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 324
          size: 32
          fields:
            - name: KEY5_DATA2
              description: Stores the second 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA3
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 328
          size: 32
          fields:
            - name: KEY5_DATA3
              description: Stores the third 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA4
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 332
          size: 32
          fields:
            - name: KEY5_DATA4
              description: Stores the fourth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA5
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 336
          size: 32
          fields:
            - name: KEY5_DATA5
              description: Stores the fifth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA6
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 340
          size: 32
          fields:
            - name: KEY5_DATA6
              description: Stores the sixth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA7
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 344
          size: 32
          fields:
            - name: KEY5_DATA7
              description: Stores the seventh 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA0
          description: Register $n of BLOCK10 (system).
          addressOffset: 348
          size: 32
          fields:
            - name: SYS_DATA_PART2_0
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA1
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 352
          size: 32
          fields:
            - name: SYS_DATA_PART2_1
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA2
          description: Register $n of BLOCK10 (system).
          addressOffset: 356
          size: 32
          fields:
            - name: SYS_DATA_PART2_2
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA3
          description: Register $n of BLOCK10 (system).
          addressOffset: 360
          size: 32
          fields:
            - name: SYS_DATA_PART2_3
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA4
          description: Register $n of BLOCK10 (system).
          addressOffset: 364
          size: 32
          fields:
            - name: SYS_DATA_PART2_4
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA5
          description: Register $n of BLOCK10 (system).
          addressOffset: 368
          size: 32
          fields:
            - name: SYS_DATA_PART2_5
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA6
          description: Register $n of BLOCK10 (system).
          addressOffset: 372
          size: 32
          fields:
            - name: SYS_DATA_PART2_6
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA7
          description: Register $n of BLOCK10 (system).
          addressOffset: 376
          size: 32
          fields:
            - name: SYS_DATA_PART2_7
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_ERR0
          description: Programming error record register 0 of BLOCK0.
          addressOffset: 380
          size: 32
          fields:
            - name: RD_DIS_ERR
              description: Indicates a programming error of RD_DIS.
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: SWAP_UART_SDIO_EN_ERR
              description: Indicates a programming error of SWAP_UART_SDIO_EN.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DIS_ICACHE_ERR
              description: Indicates a programming error of DIS_ICACHE.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_USB_JTAG_ERR
              description: Indicates a programming error of DIS_USB_JTAG.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_ICACHE_ERR
              description: Indicates a programming error of DIS_DOWNLOAD_ICACHE.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG_ERR
              description: Indicates a programming error of DIS_USB_DEVICE.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD_ERR
              description: Indicates a programming error of DIS_FORCE_DOWNLOAD.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SPI_DOWNLOAD_MSPI_DIS_ERR
              description: Indicates a programming error of SPI_DOWNLOAD_MSPI_DIS.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_TWAI_ERR
              description: Indicates a programming error of DIS_CAN.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: JTAG_SEL_ENABLE_ERR
              description: Indicates a programming error of JTAG_SEL_ENABLE.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG_ERR
              description: Indicates a programming error of SOFT_DIS_JTAG.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: DIS_PAD_JTAG_ERR
              description: Indicates a programming error of DIS_PAD_JTAG.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR
              description: Indicates a programming error of DIS_DOWNLOAD_MANUAL_ENCRYPT.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: USB_DREFH_ERR
              description: Indicates a programming error of USB_DREFH.
              bitOffset: 21
              bitWidth: 2
              access: read-only
            - name: USB_DREFL_ERR
              description: Indicates a programming error of USB_DREFL.
              bitOffset: 23
              bitWidth: 2
              access: read-only
            - name: USB_EXCHG_PINS_ERR
              description: Indicates a programming error of USB_EXCHG_PINS.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: VDD_SPI_AS_GPIO_ERR
              description: Indicates a programming error of VDD_SPI_AS_GPIO.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED0_ERR_2
              description: Reserved.
              bitOffset: 27
              bitWidth: 2
              access: read-only
            - name: RPT4_RESERVED0_ERR_1
              description: Reserved.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED0_ERR_0
              description: Reserved.
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_ERR1
          description: Programming error record register 1 of BLOCK0.
          addressOffset: 384
          size: 32
          fields:
            - name: RPT4_RESERVED1_ERR_0
              description: Reserved.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: WDT_DELAY_SEL_ERR
              description: Indicates a programming error of WDT_DELAY_SEL.
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT_ERR
              description: Indicates a programming error of SPI_BOOT_CRYPT_CNT.
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0_ERR
              description: Indicates a programming error of SECURE_BOOT_KEY_REVOKE0.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1_ERR
              description: Indicates a programming error of SECURE_BOOT_KEY_REVOKE1.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2_ERR
              description: Indicates a programming error of SECURE_BOOT_KEY_REVOKE2.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0_ERR
              description: Indicates a programming error of KEY_PURPOSE_0.
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1_ERR
              description: Indicates a programming error of KEY_PURPOSE_1.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR2
          description: Programming error record register 2 of BLOCK0.
          addressOffset: 388
          size: 32
          fields:
            - name: KEY_PURPOSE_2_ERR
              description: Indicates a programming error of KEY_PURPOSE_2.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3_ERR
              description: Indicates a programming error of KEY_PURPOSE_3.
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4_ERR
              description: Indicates a programming error of KEY_PURPOSE_4.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5_ERR
              description: Indicates a programming error of KEY_PURPOSE_5.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: SEC_DPA_LEVEL_ERR
              description: Indicates a programming error of SEC_DPA_LEVEL.
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: RPT4_RESERVED2_ERR_1
              description: Reserved.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CRYPT_DPA_ENABLE_ERR
              description: Indicates a programming error of CRYPT_DPA_ENABLE.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_EN_ERR
              description: Indicates a programming error of SECURE_BOOT_EN.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE_ERR
              description: Indicates a programming error of SECURE_BOOT_AGGRESSIVE_REVOKE.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED2_ERR_0
              description: Reserved.
              bitOffset: 22
              bitWidth: 6
              access: read-only
            - name: FLASH_TPUW_ERR
              description: Indicates a programming error of FLASH_TPUW.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR3
          description: Programming error record register 3 of BLOCK0.
          addressOffset: 392
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE_ERR
              description: Indicates a programming error of DIS_DOWNLOAD_MODE.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_DIRECT_BOOT_ERR
              description: Indicates a programming error of DIS_DIRECT_BOOT.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: USB_PRINT_ERR
              description: Indicates a programming error of UART_PRINT_CHANNEL.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED3_ERR_5
              description: Reserved.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR
              description: Indicates a programming error of DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD_ERR
              description: Indicates a programming error of ENABLE_SECURITY_DOWNLOAD.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL_ERR
              description: Indicates a programming error of UART_PRINT_CONTROL.
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: RPT4_RESERVED3_ERR_4
              description: Reserved.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED3_ERR_3
              description: Reserved.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: RPT4_RESERVED3_ERR_2
              description: Reserved.
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: RPT4_RESERVED3_ERR_1
              description: Reserved.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FORCE_SEND_RESUME_ERR
              description: Indicates a programming error of FORCE_SEND_RESUME.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION_ERR
              description: Indicates a programming error of SECURE_VERSION.
              bitOffset: 14
              bitWidth: 16
              access: read-only
            - name: RPT4_RESERVED3_ERR_0
              description: Reserved.
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: RD_REPEAT_ERR4
          description: Programming error record register 4 of BLOCK0.
          addressOffset: 400
          size: 32
          fields:
            - name: RPT4_RESERVED4_ERR_1
              description: Reserved.
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: RPT4_RESERVED4_ERR_0
              description: Reserved.
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: RD_RS_ERR0
          description: Programming error record register 0 of BLOCK1-10.
          addressOffset: 448
          size: 32
          fields:
            - name: MAC_SPI_8M_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: MAC_SPI_8M_FAIL
              description: "0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART1_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART1_FAIL
              description: "0: Means no failure and that the data of system part1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: USR_DATA_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 8
              bitWidth: 3
              access: read-only
            - name: USR_DATA_FAIL
              description: "0: Means no failure and that the user data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: KEY0_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: KEY0_FAIL
              description: "0: Means no failure and that the data of key0 is reliable 1: Means that programming key0 failed and the number of error bytes is over 6."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: KEY1_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: KEY1_FAIL
              description: "0: Means no failure and that the data of key1 is reliable 1: Means that programming key1 failed and the number of error bytes is over 6."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: KEY2_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: KEY2_FAIL
              description: "0: Means no failure and that the data of key2 is reliable 1: Means that programming key2 failed and the number of error bytes is over 6."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY3_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: KEY3_FAIL
              description: "0: Means no failure and that the data of key3 is reliable 1: Means that programming key3 failed and the number of error bytes is over 6."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: KEY4_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 28
              bitWidth: 3
              access: read-only
            - name: KEY4_FAIL
              description: "0: Means no failure and that the data of key4 is reliable 1: Means that programming key4 failed and the number of error bytes is over 6."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RD_RS_ERR1
          description: Programming error record register 1 of BLOCK1-10.
          addressOffset: 452
          size: 32
          fields:
            - name: KEY5_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: KEY5_FAIL
              description: "0: Means no failure and that the data of key5 is reliable 1: Means that programming key5 failed and the number of error bytes is over 6."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART2_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART2_FAIL
              description: "0: Means no failure and that the data of system part2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: CLK
          description: eFuse clcok configuration register.
          addressOffset: 456
          size: 32
          resetValue: 2
          fields:
            - name: MEM_FORCE_PD
              description: Set this bit to force eFuse SRAM into power-saving mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: Set this bit and force to activate clock signal of eFuse SRAM.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force eFuse SRAM into working mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EN
              description: Set this bit to force enable eFuse register configuration clock signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CONF
          description: eFuse operation mode configuraiton register
          addressOffset: 460
          size: 32
          fields:
            - name: OP_CODE
              description: "0x5A5A:  programming operation command 0x5AA5: read operation command."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: STATUS
          description: eFuse status register.
          addressOffset: 464
          size: 32
          fields:
            - name: STATE
              description: Indicates the state of the eFuse state machine.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: OTP_LOAD_SW
              description: The value of OTP_LOAD_SW.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_C_SYNC2
              description: The value of OTP_VDDQ_C_SYNC2.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OTP_STROBE_SW
              description: The value of OTP_STROBE_SW.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OTP_CSB_SW
              description: The value of OTP_CSB_SW.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OTP_PGENB_SW
              description: The value of OTP_PGENB_SW.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_IS_SW
              description: The value of OTP_VDDQ_IS_SW.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: BLK0_VALID_BIT_CNT
              description: Indicates the number of block valid bit.
              bitOffset: 10
              bitWidth: 10
              access: read-only
      - register:
          name: CMD
          description: eFuse command register.
          addressOffset: 468
          size: 32
          fields:
            - name: READ_CMD
              description: Set this bit to send read command.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_CMD
              description: Set this bit to send programming command.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLK_NUM
              description: "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively."
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: INT_RAW
          description: eFuse raw interrupt register.
          addressOffset: 472
          size: 32
          fields:
            - name: READ_DONE_INT_RAW
              description: The raw bit signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_RAW
              description: The raw bit signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: eFuse interrupt status register.
          addressOffset: 476
          size: 32
          fields:
            - name: READ_DONE_INT_ST
              description: The status signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_ST
              description: The status signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: eFuse interrupt enable register.
          addressOffset: 480
          size: 32
          fields:
            - name: READ_DONE_INT_ENA
              description: The enable signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_ENA
              description: The enable signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: eFuse interrupt clear register.
          addressOffset: 484
          size: 32
          fields:
            - name: READ_DONE_INT_CLR
              description: The clear signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PGM_DONE_INT_CLR
              description: The clear signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DAC_CONF
          description: Controls the eFuse programming voltage.
          addressOffset: 488
          size: 32
          resetValue: 130588
          fields:
            - name: DAC_CLK_DIV
              description: Controls the division factor of the rising clock of the programming voltage.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DAC_CLK_PAD_SEL
              description: "Don't care."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DAC_NUM
              description: Controls the rising period of the programming voltage.
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: OE_CLR
              description: Reduces the power supply of the programming voltage.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: RD_TIM_CONF
          description: Configures read timing parameters.
          addressOffset: 492
          size: 32
          resetValue: 302055937
          fields:
            - name: THR_A
              description: Configures the read hold time.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TRD
              description: Configures the read time.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TSUR_A
              description: Configures the read setup time.
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: READ_INIT_NUM
              description: Configures the waiting time of reading eFuse memory.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: WR_TIM_CONF1
          description: Configurarion register 1 of eFuse programming timing parameters.
          addressOffset: 496
          size: 32
          resetValue: 19922945
          fields:
            - name: TSUP_A
              description: Configures the programming setup time.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PWR_ON_NUM
              description: Configures the power up time for VDDQ.
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: THP_A
              description: Configures the programming hold time.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: WR_TIM_CONF2
          description: Configurarion register 2 of eFuse programming timing parameters.
          addressOffset: 500
          size: 32
          resetValue: 13107600
          fields:
            - name: PWR_OFF_NUM
              description: Configures the power outage time for VDDQ.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TPGM
              description: Configures the active programming time.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WR_TIM_CONF0_RS_BYPASS
          description: Configurarion register0 of eFuse programming time parameters and rs bypass operation.
          addressOffset: 504
          size: 32
          resetValue: 8192
          fields:
            - name: BYPASS_RS_CORRECTION
              description: Set this bit to bypass reed solomon correction step.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BYPASS_RS_BLK_NUM
              description: Configures block number of programming twice operation.
              bitOffset: 1
              bitWidth: 11
              access: read-write
            - name: UPDATE
              description: Set this bit to update multi-bit register signals.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TPGM_INACTIVE
              description: Configures the inactive programming time.
              bitOffset: 13
              bitWidth: 8
              access: read-write
      - register:
          name: DATE
          description: eFuse version register.
          addressOffset: 508
          size: 32
          resetValue: 35676928
          fields:
            - name: DATE
              description: Stores eFuse version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: EXTMEM
    description: External Memory
    groupName: EXTMEM
    baseAddress: 1611431936
    addressBlock:
      - offset: 0
        size: 968
        usage: registers
    registers:
      - register:
          name: L1_ICACHE_CTRL
          description: L1 instruction Cache(L1-ICache) control register
          addressOffset: 0
          size: 32
          fields:
            - name: L1_ICACHE_SHUT_IBUS0
              description: "The bit is used to disable core0 ibus access L1-ICache, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_SHUT_IBUS1
              description: "The bit is used to disable core1 ibus access L1-ICache, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_SHUT_IBUS2
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_SHUT_IBUS3
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_UNDEF_OP
              description: Reserved
              bitOffset: 4
              bitWidth: 4
              access: read-only
      - register:
          name: L1_CACHE_CTRL
          description: L1 data Cache(L1-Cache) control register
          addressOffset: 4
          size: 32
          fields:
            - name: L1_CACHE_SHUT_BUS0
              description: "The bit is used to disable core0 dbus access L1-Cache, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_SHUT_BUS1
              description: "The bit is used to disable core1 dbus access L1-Cache, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_SHUT_DBUS2
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_SHUT_DBUS3
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_SHUT_DMA
              description: "The bit is used to disable DMA access L1-Cache, 0: enable, 1: disable"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_UNDEF_OP
              description: Reserved
              bitOffset: 8
              bitWidth: 4
              access: read-write
      - register:
          name: L1_BYPASS_CACHE_CONF
          description: Bypass Cache configure register
          addressOffset: 8
          size: 32
          fields:
            - name: BYPASS_L1_ICACHE0_EN
              description: "The bit is used to enable bypass L1-ICache0. 0: disable bypass, 1: enable bypass."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: BYPASS_L1_ICACHE1_EN
              description: "The bit is used to enable bypass L1-ICache1. 0: disable bypass, 1: enable bypass."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: BYPASS_L1_ICACHE2_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: BYPASS_L1_ICACHE3_EN
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYPASS_L1_DCACHE_EN
              description: "The bit is used to enable bypass L1-DCache. 0: disable bypass, 1: enable bypass."
              bitOffset: 4
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_ATOMIC_CONF
          description: L1 Cache atomic feature configure register
          addressOffset: 12
          size: 32
          fields:
            - name: L1_CACHE_ATOMIC_EN
              description: "The bit is used to enable atomic feature on L1-Cache when multiple cores access L1-Cache.  1: disable, 1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: L1_ICACHE_CACHESIZE_CONF
          description: L1 instruction Cache CacheSize mode configure register
          addressOffset: 16
          size: 32
          fields:
            - name: L1_ICACHE_CACHESIZE_1K
              description: The field is used to configure cachesize of L1-ICache as 1k bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_2K
              description: The field is used to configure cachesize of L1-ICache as 2k bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_4K
              description: The field is used to configure cachesize of L1-ICache as 4k bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_8K
              description: The field is used to configure cachesize of L1-ICache as 8k bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_16K
              description: The field is used to configure cachesize of L1-ICache as 16k bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_32K
              description: The field is used to configure cachesize of L1-ICache as 32k bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_64K
              description: The field is used to configure cachesize of L1-ICache as 64k bytes. This field and all other fields within this register is onehot.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_128K
              description: The field is used to configure cachesize of L1-ICache as 128k bytes. This field and all other fields within this register is onehot.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_256K
              description: The field is used to configure cachesize of L1-ICache as 256k bytes. This field and all other fields within this register is onehot.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_512K
              description: The field is used to configure cachesize of L1-ICache as 512k bytes. This field and all other fields within this register is onehot.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_1024K
              description: The field is used to configure cachesize of L1-ICache as 1024k bytes. This field and all other fields within this register is onehot.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_2048K
              description: The field is used to configure cachesize of L1-ICache as 2048k bytes. This field and all other fields within this register is onehot.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_4096K
              description: The field is used to configure cachesize of L1-ICache as 4096k bytes. This field and all other fields within this register is onehot.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L1_ICACHE_BLOCKSIZE_CONF
          description: L1 instruction Cache BlockSize mode configure register
          addressOffset: 20
          size: 32
          fields:
            - name: L1_ICACHE_BLOCKSIZE_8
              description: The field is used to configureblocksize of L1-ICache as 8 bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_16
              description: The field is used to configureblocksize of L1-ICache as 16 bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_32
              description: The field is used to configureblocksize of L1-ICache as 32 bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_64
              description: The field is used to configureblocksize of L1-ICache as 64 bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_128
              description: The field is used to configureblocksize of L1-ICache as 128 bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_256
              description: The field is used to configureblocksize of L1-ICache as 256 bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_CACHESIZE_CONF
          description: L1 data Cache CacheSize mode configure register
          addressOffset: 24
          size: 32
          resetValue: 32
          fields:
            - name: L1_CACHE_CACHESIZE_1K
              description: The field is used to configure cachesize of L1-Cache as 1k bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_2K
              description: The field is used to configure cachesize of L1-Cache as 2k bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_4K
              description: The field is used to configure cachesize of L1-Cache as 4k bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_8K
              description: The field is used to configure cachesize of L1-Cache as 8k bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_16K
              description: The field is used to configure cachesize of L1-Cache as 16k bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_32K
              description: The field is used to configure cachesize of L1-Cache as 32k bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_64K
              description: The field is used to configure cachesize of L1-Cache as 64k bytes. This field and all other fields within this register is onehot.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_128K
              description: The field is used to configure cachesize of L1-Cache as 128k bytes. This field and all other fields within this register is onehot.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_256K
              description: The field is used to configure cachesize of L1-Cache as 256k bytes. This field and all other fields within this register is onehot.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_512K
              description: The field is used to configure cachesize of L1-Cache as 512k bytes. This field and all other fields within this register is onehot.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_1024K
              description: The field is used to configure cachesize of L1-Cache as 1024k bytes. This field and all other fields within this register is onehot.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_2048K
              description: The field is used to configure cachesize of L1-Cache as 2048k bytes. This field and all other fields within this register is onehot.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_CACHESIZE_4096K
              description: The field is used to configure cachesize of L1-Cache as 4096k bytes. This field and all other fields within this register is onehot.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_BLOCKSIZE_CONF
          description: L1 data Cache BlockSize mode configure register
          addressOffset: 28
          size: 32
          resetValue: 4
          fields:
            - name: L1_CACHE_BLOCKSIZE_8
              description: The field is used to configureblocksize of L1-DCache as 8 bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_BLOCKSIZE_16
              description: The field is used to configureblocksize of L1-DCache as 16 bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_BLOCKSIZE_32
              description: The field is used to configureblocksize of L1-DCache as 32 bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_BLOCKSIZE_64
              description: The field is used to configureblocksize of L1-DCache as 64 bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_BLOCKSIZE_128
              description: The field is used to configureblocksize of L1-DCache as 128 bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_BLOCKSIZE_256
              description: The field is used to configureblocksize of L1-DCache as 256 bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_WRAP_AROUND_CTRL
          description: Cache wrap around control register
          addressOffset: 32
          size: 32
          fields:
            - name: L1_ICACHE0_WRAP
              description: Set this bit as 1 to enable L1-ICache0 wrap around mode.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_WRAP
              description: Set this bit as 1 to enable L1-ICache1 wrap around mode.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_WRAP
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_WRAP
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_WRAP
              description: Set this bit as 1 to enable L1-DCache wrap around mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_TAG_MEM_POWER_CTRL
          description: Cache tag memory power control register
          addressOffset: 36
          size: 32
          resetValue: 349525
          fields:
            - name: L1_ICACHE0_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-ICache0 tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_TAG_MEM_FORCE_PD
              description: "The bit is used to power L1-ICache0 tag memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_TAG_MEM_FORCE_PU
              description: "The bit is used to power L1-ICache0 tag memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-ICache1 tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_TAG_MEM_FORCE_PD
              description: "The bit is used to power L1-ICache1 tag memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_TAG_MEM_FORCE_PU
              description: "The bit is used to power L1-ICache1 tag memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_TAG_MEM_FORCE_ON
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_TAG_MEM_FORCE_PD
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_TAG_MEM_FORCE_PU
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_FORCE_ON
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_FORCE_PD
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_FORCE_PU
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-Cache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power L1-Cache tag memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power L1-Cache tag memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_DATA_MEM_POWER_CTRL
          description: Cache data memory power control register
          addressOffset: 40
          size: 32
          resetValue: 349525
          fields:
            - name: L1_ICACHE0_DATA_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-ICache0 data memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_DATA_MEM_FORCE_PD
              description: "The bit is used to power L1-ICache0 data memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_DATA_MEM_FORCE_PU
              description: "The bit is used to power L1-ICache0 data memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_DATA_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-ICache1 data memory. 1: close gating, 0: open clock gating."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_DATA_MEM_FORCE_PD
              description: "The bit is used to power L1-ICache1 data memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_DATA_MEM_FORCE_PU
              description: "The bit is used to power L1-ICache1 data memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_DATA_MEM_FORCE_ON
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_DATA_MEM_FORCE_PD
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_DATA_MEM_FORCE_PU
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_FORCE_ON
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_FORCE_PD
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_FORCE_PU
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_DATA_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-Cache data memory. 1: close gating, 0: open clock gating."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_DATA_MEM_FORCE_PD
              description: "The bit is used to power L1-Cache data memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_DATA_MEM_FORCE_PU
              description: "The bit is used to power L1-Cache data memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_FREEZE_CTRL
          description: Cache Freeze control register
          addressOffset: 44
          size: 32
          fields:
            - name: L1_ICACHE0_FREEZE_EN
              description: The bit is used to enable freeze operation on L1-ICache0. It can be cleared by software.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_FREEZE_MODE
              description: "The bit is used to configure mode of freeze operation L1-ICache0. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_FREEZE_DONE
              description: "The bit is used to indicate whether freeze operation on L1-ICache0 is finished or not. 0: not finished. 1: finished."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_FREEZE_EN
              description: The bit is used to enable freeze operation on L1-ICache1. It can be cleared by software.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_FREEZE_MODE
              description: "The bit is used to configure mode of freeze operation L1-ICache1. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_FREEZE_DONE
              description: "The bit is used to indicate whether freeze operation on L1-ICache1 is finished or not. 0: not finished. 1: finished."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FREEZE_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FREEZE_MODE
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FREEZE_DONE
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FREEZE_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FREEZE_MODE
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FREEZE_DONE
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_FREEZE_EN
              description: The bit is used to enable freeze operation on L1-Cache. It can be cleared by software.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_FREEZE_MODE
              description: "The bit is used to configure mode of freeze operation L1-Cache. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_FREEZE_DONE
              description: "The bit is used to indicate whether freeze operation on L1-Cache is finished or not. 0: not finished. 1: finished."
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_DATA_MEM_ACS_CONF
          description: Cache data memory access configure register
          addressOffset: 48
          size: 32
          resetValue: 209715
          fields:
            - name: L1_ICACHE0_DATA_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-ICache0 data memoryory. 0: disable, 1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_DATA_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-ICache0 data memoryory. 0: disable, 1: enable."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_DATA_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-ICache1 data memoryory. 0: disable, 1: enable."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_DATA_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-ICache1 data memoryory. 0: disable, 1: enable."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_DATA_MEM_RD_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_DATA_MEM_WR_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_RD_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_WR_EN
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_DATA_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-Cache data memoryory. 0: disable, 1: enable."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_DATA_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-Cache data memoryory. 0: disable, 1: enable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_TAG_MEM_ACS_CONF
          description: Cache tag memory access configure register
          addressOffset: 52
          size: 32
          resetValue: 209715
          fields:
            - name: L1_ICACHE0_TAG_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-ICache0 tag memoryory. 0: disable, 1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_TAG_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-ICache0 tag memoryory. 0: disable, 1: enable."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_TAG_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-ICache1 tag memoryory. 0: disable, 1: enable."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_TAG_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-ICache1 tag memoryory. 0: disable, 1: enable."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_TAG_MEM_RD_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_TAG_MEM_WR_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_RD_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_WR_EN
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_TAG_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-Cache tag memoryory. 0: disable, 1: enable."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_TAG_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-Cache tag memoryory. 0: disable, 1: enable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: L1_ICACHE0_PRELOCK_CONF
          description: L1 instruction Cache 0 prelock configure register
          addressOffset: 56
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-ICache0.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 icache0 prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE0_PRELOCK_SCT0_ADDR
          description: L1 instruction Cache 0 prelock section0 address configure register
          addressOffset: 60
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE0_PRELOCK_SCT1_ADDR
          description: L1 instruction Cache 0 prelock section1 address configure register
          addressOffset: 64
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE0_PRELOCK_SCT_SIZE
          description: L1 instruction Cache 0 prelock section size configure register
          addressOffset: 68
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_ICACHE0_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
            - name: L1_ICACHE0_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-only
      - register:
          name: L1_ICACHE1_PRELOCK_CONF
          description: L1 instruction Cache 1 prelock configure register
          addressOffset: 72
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-ICache1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 icache1 prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE1_PRELOCK_SCT0_ADDR
          description: L1 instruction Cache 1 prelock section0 address configure register
          addressOffset: 76
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE1_PRELOCK_SCT1_ADDR
          description: L1 instruction Cache 1 prelock section1 address configure register
          addressOffset: 80
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE1_PRELOCK_SCT_SIZE
          description: L1 instruction Cache 1 prelock section size configure register
          addressOffset: 84
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_ICACHE1_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
            - name: L1_ICACHE1_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOCK_CONF
          description: L1 instruction Cache 2 prelock configure register
          addressOffset: 88
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-ICache2.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-ICache2.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 icache2 prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOCK_SCT0_ADDR
          description: L1 instruction Cache 2 prelock section0 address configure register
          addressOffset: 92
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOCK_SCT1_ADDR
          description: L1 instruction Cache 2 prelock section1 address configure register
          addressOffset: 96
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOCK_SCT_SIZE
          description: L1 instruction Cache 2 prelock section size configure register
          addressOffset: 100
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_ICACHE2_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
            - name: L1_ICACHE2_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOCK_CONF
          description: L1 instruction Cache 3 prelock configure register
          addressOffset: 104
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-ICache3.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-ICache3.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 icache3 prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOCK_SCT0_ADDR
          description: L1 instruction Cache 3 prelock section0 address configure register
          addressOffset: 108
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOCK_SCT1_ADDR
          description: L1 instruction Cache 3 prelock section1 address configure register
          addressOffset: 112
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOCK_SCT_SIZE
          description: L1 instruction Cache 3 prelock section size configure register
          addressOffset: 116
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_ICACHE3_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
            - name: L1_ICACHE3_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-only
      - register:
          name: L1_CACHE_PRELOCK_CONF
          description: L1 Cache prelock configure register
          addressOffset: 120
          size: 32
          fields:
            - name: L1_CACHE_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-Cache.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-Cache.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 cache prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-only
      - register:
          name: L1_CACHE_PRELOCK_SCT0_ADDR
          description: L1 Cache prelock section0 address configure register
          addressOffset: 124
          size: 32
          fields:
            - name: L1_CACHE_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-Cache, which should be used together with L1_CACHE_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_PRELOCK_SCT1_ADDR
          description: L1 Cache prelock section1 address configure register
          addressOffset: 128
          size: 32
          fields:
            - name: L1_CACHE_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-Cache, which should be used together with L1_CACHE_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_PRELOCK_SCT_SIZE
          description: L1  Cache prelock section size configure register
          addressOffset: 132
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_CACHE_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-Cache, which should be used together with L1_CACHE_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: L1_CACHE_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-Cache, which should be used together with L1_CACHE_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-write
      - register:
          name: CACHE_LOCK_CTRL
          description: Lock-class (manual lock) operation control register
          addressOffset: 136
          size: 32
          resetValue: 4
          fields:
            - name: CACHE_LOCK_ENA
              description: The bit is used to enable lock operation. It will be cleared by hardware after lock operation done
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_UNLOCK_ENA
              description: The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_LOCK_DONE
              description: "The bit is used to indicate whether unlock/lock operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CACHE_LOCK_RGID
              description: The bit is used to set  the gid of cache lock/unlock.
              bitOffset: 3
              bitWidth: 4
              access: read-only
      - register:
          name: CACHE_LOCK_MAP
          description: Lock (manual lock) map configure register
          addressOffset: 140
          size: 32
          fields:
            - name: CACHE_LOCK_MAP
              description: "Those bits are used to indicate which caches in the two-level cache structure will apply this lock/unlock operation. [4]: L1-Cache"
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CACHE_LOCK_ADDR
          description: Lock (manual lock) address configure register
          addressOffset: 144
          size: 32
          fields:
            - name: CACHE_LOCK_ADDR
              description: "Those bits are used to configure the start virtual address of the lock/unlock operation, which should be used together with CACHE_LOCK_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CACHE_LOCK_SIZE
          description: Lock (manual lock) size configure register
          addressOffset: 148
          size: 32
          fields:
            - name: CACHE_LOCK_SIZE
              description: "Those bits are used to configure the size of the lock/unlock operation, which should be used together with CACHE_LOCK_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CACHE_SYNC_CTRL
          description: Sync-class operation control register
          addressOffset: 152
          size: 32
          resetValue: 1
          fields:
            - name: CACHE_INVALIDATE_ENA
              description: "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done. Note that this bit and the other sync-bits (clean_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_CLEAN_ENA
              description: "The bit is used to enable clean operation. It will be cleared by hardware after clean operation done. Note that this bit and the other sync-bits (invalidate_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CACHE_WRITEBACK_ENA
              description: "The bit is used to enable writeback operation. It will be cleared by hardware after writeback operation done. Note that this bit and the other sync-bits (invalidate_ena, clean_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CACHE_WRITEBACK_INVALIDATE_ENA
              description: "The bit is used to enable writeback-invalidate operation. It will be cleared by hardware after writeback-invalidate operation done. Note that this bit and the other sync-bits (invalidate_ena, clean_ena, writeback_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CACHE_SYNC_DONE
              description: "The bit is used to indicate whether sync operation (invalidate, clean, writeback, writeback_invalidate) is finished or not. 0: not finished. 1: finished."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CACHE_SYNC_RGID
              description: "The bit is used to set  the gid of cache sync operation (invalidate, clean, writeback, writeback_invalidate)"
              bitOffset: 5
              bitWidth: 4
              access: read-only
      - register:
          name: CACHE_SYNC_MAP
          description: Sync map configure register
          addressOffset: 156
          size: 32
          resetValue: 63
          fields:
            - name: CACHE_SYNC_MAP
              description: "Those bits are used to indicate which caches in the two-level cache structure will apply the sync operation.  [4]: L1-Cache"
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CACHE_SYNC_ADDR
          description: Sync address configure register
          addressOffset: 160
          size: 32
          fields:
            - name: CACHE_SYNC_ADDR
              description: "Those bits are used to configure the start virtual address of the sync operation, which should be used together with CACHE_SYNC_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CACHE_SYNC_SIZE
          description: Sync size configure register
          addressOffset: 164
          size: 32
          fields:
            - name: CACHE_SYNC_SIZE
              description: "Those bits are used to configure the size of the sync operation, which should be used together with CACHE_SYNC_ADDR_REG"
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: L1_ICACHE0_PRELOAD_CTRL
          description: L1 instruction Cache 0 preload-operation control register
          addressOffset: 168
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE0_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-ICache0. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 icache0 preload.
              bitOffset: 3
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE0_PRELOAD_ADDR
          description: L1 instruction Cache 0 preload address configure register
          addressOffset: 172
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE0_PRELOAD_SIZE
          description: L1 instruction Cache 0 preload size configure register
          addressOffset: 176
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: L1_ICACHE1_PRELOAD_CTRL
          description: L1 instruction Cache 1 preload-operation control register
          addressOffset: 180
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE1_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-ICache1. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 icache1 preload.
              bitOffset: 3
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE1_PRELOAD_ADDR
          description: L1 instruction Cache 1 preload address configure register
          addressOffset: 184
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE1_PRELOAD_SIZE
          description: L1 instruction Cache 1 preload size configure register
          addressOffset: 188
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOAD_CTRL
          description: L1 instruction Cache 2 preload-operation control register
          addressOffset: 192
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE2_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-ICache2. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 icache2 preload.
              bitOffset: 3
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOAD_ADDR
          description: L1 instruction Cache 2 preload address configure register
          addressOffset: 196
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOAD_SIZE
          description: L1 instruction Cache 2 preload size configure register
          addressOffset: 200
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOAD_CTRL
          description: L1 instruction Cache 3 preload-operation control register
          addressOffset: 204
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE3_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-ICache3. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE3_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 icache3 preload.
              bitOffset: 3
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOAD_ADDR
          description: L1 instruction Cache 3 preload address configure register
          addressOffset: 208
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOAD_SIZE
          description: L1 instruction Cache 3 preload size configure register
          addressOffset: 212
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: L1_CACHE_PRELOAD_CTRL
          description: L1 Cache  preload-operation control register
          addressOffset: 216
          size: 32
          resetValue: 2
          fields:
            - name: L1_CACHE_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-Cache. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 cache preload.
              bitOffset: 3
              bitWidth: 4
              access: read-only
      - register:
          name: L1_DCACHE_PRELOAD_ADDR
          description: L1 Cache  preload address configure register
          addressOffset: 220
          size: 32
          fields:
            - name: L1_CACHE_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-Cache, which should be used together with L1_CACHE_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_PRELOAD_SIZE
          description: L1 Cache  preload size configure register
          addressOffset: 224
          size: 32
          fields:
            - name: L1_CACHE_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-Cache, which should be used together with L1_CACHE_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: L1_ICACHE0_AUTOLOAD_CTRL
          description: L1 instruction Cache 0 autoload-operation control register
          addressOffset: 228
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE0_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-ICache0.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-ICache0 is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-ICache0. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-ICache0. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE0_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-ICache0.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-ICache0.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 icache0 autoload.
              bitOffset: 10
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE0_AUTOLOAD_SCT0_ADDR
          description: L1 instruction Cache 0 autoload section 0 address configure register
          addressOffset: 232
          size: 32
          fields:
            - name: L1_ICACHE0_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE0_AUTOLOAD_SCT0_SIZE
          description: L1 instruction Cache 0 autoload section 0 size configure register
          addressOffset: 236
          size: 32
          fields:
            - name: L1_ICACHE0_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE0_AUTOLOAD_SCT1_ADDR
          description: L1 instruction Cache 0 autoload section 1 address configure register
          addressOffset: 240
          size: 32
          fields:
            - name: L1_ICACHE0_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE0_AUTOLOAD_SCT1_SIZE
          description: L1 instruction Cache 0 autoload section 1 size configure register
          addressOffset: 244
          size: 32
          fields:
            - name: L1_ICACHE0_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE1_AUTOLOAD_CTRL
          description: L1 instruction Cache 1 autoload-operation control register
          addressOffset: 248
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE1_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-ICache1.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-ICache1 is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-ICache1. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-ICache1. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE1_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-ICache1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-ICache1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 icache1 autoload.
              bitOffset: 10
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE1_AUTOLOAD_SCT0_ADDR
          description: L1 instruction Cache 1 autoload section 0 address configure register
          addressOffset: 252
          size: 32
          fields:
            - name: L1_ICACHE1_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE1_AUTOLOAD_SCT0_SIZE
          description: L1 instruction Cache 1 autoload section 0 size configure register
          addressOffset: 256
          size: 32
          fields:
            - name: L1_ICACHE1_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE1_AUTOLOAD_SCT1_ADDR
          description: L1 instruction Cache 1 autoload section 1 address configure register
          addressOffset: 260
          size: 32
          fields:
            - name: L1_ICACHE1_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE1_AUTOLOAD_SCT1_SIZE
          description: L1 instruction Cache 1 autoload section 1 size configure register
          addressOffset: 264
          size: 32
          fields:
            - name: L1_ICACHE1_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE2_AUTOLOAD_CTRL
          description: L1 instruction Cache 2 autoload-operation control register
          addressOffset: 268
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE2_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-ICache2.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-ICache2 is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-ICache2. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-ICache2. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-ICache2.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-ICache2.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 icache2 autoload.
              bitOffset: 10
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE2_AUTOLOAD_SCT0_ADDR
          description: L1 instruction Cache 2 autoload section 0 address configure register
          addressOffset: 272
          size: 32
          fields:
            - name: L1_ICACHE2_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_AUTOLOAD_SCT0_SIZE
          description: L1 instruction Cache 2 autoload section 0 size configure register
          addressOffset: 276
          size: 32
          fields:
            - name: L1_ICACHE2_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE2_AUTOLOAD_SCT1_ADDR
          description: L1 instruction Cache 2 autoload section 1 address configure register
          addressOffset: 280
          size: 32
          fields:
            - name: L1_ICACHE2_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_AUTOLOAD_SCT1_SIZE
          description: L1 instruction Cache 2 autoload section 1 size configure register
          addressOffset: 284
          size: 32
          fields:
            - name: L1_ICACHE2_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_CTRL
          description: L1 instruction Cache 3 autoload-operation control register
          addressOffset: 288
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE3_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-ICache3.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-ICache3 is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-ICache3. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-ICache3. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-ICache3.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-ICache3.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 icache3 autoload.
              bitOffset: 10
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_SCT0_ADDR
          description: L1 instruction Cache 3 autoload section 0 address configure register
          addressOffset: 292
          size: 32
          fields:
            - name: L1_ICACHE3_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_SCT0_SIZE
          description: L1 instruction Cache 3 autoload section 0 size configure register
          addressOffset: 296
          size: 32
          fields:
            - name: L1_ICACHE3_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_SCT1_ADDR
          description: L1 instruction Cache 3 autoload section 1 address configure register
          addressOffset: 300
          size: 32
          fields:
            - name: L1_ICACHE3_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_SCT1_SIZE
          description: L1 instruction Cache 3 autoload section 1 size configure register
          addressOffset: 304
          size: 32
          fields:
            - name: L1_ICACHE3_AUTOLOAD_SCT1_SIZE
              description: Reserved
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_CACHE_AUTOLOAD_CTRL
          description: L1 Cache autoload-operation control register
          addressOffset: 308
          size: 32
          resetValue: 2
          fields:
            - name: L1_CACHE_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-Cache.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-Cache is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-Cache. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-Cache. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: L1_CACHE_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_AUTOLOAD_SCT2_ENA
              description: The bit is used to enable the third section for autoload operation on L1-Cache.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_AUTOLOAD_SCT3_ENA
              description: The bit is used to enable the fourth section for autoload operation on L1-Cache.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 cache autoload.
              bitOffset: 12
              bitWidth: 4
              access: read-only
      - register:
          name: L1_CACHE_AUTOLOAD_SCT0_ADDR
          description: L1 Cache autoload section 0 address configure register
          addressOffset: 312
          size: 32
          fields:
            - name: L1_CACHE_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-Cache. Note that it should be used together with L1_CACHE_AUTOLOAD_SCT0_SIZE and L1_CACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_CACHE_AUTOLOAD_SCT0_SIZE
          description: L1 Cache autoload section 0 size configure register
          addressOffset: 316
          size: 32
          fields:
            - name: L1_CACHE_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-Cache. Note that it should be used together with L1_CACHE_AUTOLOAD_SCT0_ADDR and L1_CACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_CACHE_AUTOLOAD_SCT1_ADDR
          description: L1 Cache autoload section 1 address configure register
          addressOffset: 320
          size: 32
          fields:
            - name: L1_CACHE_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-Cache. Note that it should be used together with L1_CACHE_AUTOLOAD_SCT1_SIZE and L1_CACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_CACHE_AUTOLOAD_SCT1_SIZE
          description: L1 Cache autoload section 1 size configure register
          addressOffset: 324
          size: 32
          fields:
            - name: L1_CACHE_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L1-Cache. Note that it should be used together with L1_CACHE_AUTOLOAD_SCT1_ADDR and L1_CACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_CACHE_AUTOLOAD_SCT2_ADDR
          description: L1 Cache autoload section 2 address configure register
          addressOffset: 328
          size: 32
          fields:
            - name: L1_CACHE_AUTOLOAD_SCT2_ADDR
              description: Those bits are used to configure the start virtual address of the third section for autoload operation on L1-Cache. Note that it should be used together with L1_CACHE_AUTOLOAD_SCT2_SIZE and L1_CACHE_AUTOLOAD_SCT2_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_CACHE_AUTOLOAD_SCT2_SIZE
          description: L1 Cache autoload section 2 size configure register
          addressOffset: 332
          size: 32
          fields:
            - name: L1_CACHE_AUTOLOAD_SCT2_SIZE
              description: Those bits are used to configure the size of the third section for autoload operation on L1-Cache. Note that it should be used together with L1_CACHE_AUTOLOAD_SCT2_ADDR and L1_CACHE_AUTOLOAD_SCT2_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_CACHE_AUTOLOAD_SCT3_ADDR
          description: L1 Cache autoload section 1 address configure register
          addressOffset: 336
          size: 32
          fields:
            - name: L1_CACHE_AUTOLOAD_SCT3_ADDR
              description: Those bits are used to configure the start virtual address of the fourth section for autoload operation on L1-Cache. Note that it should be used together with L1_CACHE_AUTOLOAD_SCT3_SIZE and L1_CACHE_AUTOLOAD_SCT3_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_CACHE_AUTOLOAD_SCT3_SIZE
          description: L1 Cache autoload section 1 size configure register
          addressOffset: 340
          size: 32
          fields:
            - name: L1_CACHE_AUTOLOAD_SCT3_SIZE
              description: Those bits are used to configure the size of the fourth section for autoload operation on L1-Cache. Note that it should be used together with L1_CACHE_AUTOLOAD_SCT3_ADDR and L1_CACHE_AUTOLOAD_SCT3_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_CACHE_ACS_CNT_INT_ENA
          description: Cache Access Counter Interrupt enable register
          addressOffset: 344
          size: 32
          fields:
            - name: L1_IBUS0_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_IBUS1_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_IBUS2_OVF_INT_ENA
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_OVF_INT_ENA
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_BUS0_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_BUS1_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_DBUS2_OVF_INT_ENA
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_OVF_INT_ENA
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_ACS_CNT_INT_CLR
          description: Cache Access Counter Interrupt clear register
          addressOffset: 348
          size: 32
          fields:
            - name: L1_IBUS0_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L1-ICache0 due to bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_IBUS1_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L1-ICache1 due to bus1 accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_IBUS2_OVF_INT_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_OVF_INT_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_BUS0_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L1-DCache due to bus0 accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: L1_BUS1_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L1-DCache due to bus1 accesses L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: L1_DBUS2_OVF_INT_CLR
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_OVF_INT_CLR
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_ACS_CNT_INT_RAW
          description: Cache Access Counter Interrupt raw register
          addressOffset: 352
          size: 32
          fields:
            - name: L1_IBUS0_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_IBUS1_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_IBUS2_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache2 due to bus2 accesses L1-ICache2.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_IBUS3_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache3 due to bus3 accesses L1-ICache3.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L1_BUS0_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_BUS1_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_DBUS2_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus2 accesses L1-DCache.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1_DBUS3_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus3 accesses L1-DCache.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_ACS_CNT_INT_ST
          description: Cache Access Counter Interrupt status register
          addressOffset: 356
          size: 32
          fields:
            - name: L1_IBUS0_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_IBUS1_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_IBUS2_OVF_INT_ST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_OVF_INT_ST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_BUS0_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_BUS1_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_DBUS2_OVF_INT_ST
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_OVF_INT_ST
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_ACS_FAIL_INT_ENA
          description: Cache Access Fail Interrupt enable register
          addressOffset: 360
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_INT_ENA
              description: The bit is used to enable interrupt of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_FAIL_INT_ENA
              description: The bit is used to enable interrupt of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FAIL_INT_ENA
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FAIL_INT_ENA
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_FAIL_INT_ENA
              description: The bit is used to enable interrupt of access fail that occurs in L1-DCache due to cpu accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_ACS_FAIL_INT_CLR
          description: L1-Cache Access Fail Interrupt clear register
          addressOffset: 364
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_INT_CLR
              description: The bit is used to clear interrupt of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_FAIL_INT_CLR
              description: The bit is used to clear interrupt of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FAIL_INT_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FAIL_INT_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_FAIL_INT_CLR
              description: The bit is used to clear interrupt of access fail that occurs in L1-DCache due to cpu accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: L1_CACHE_ACS_FAIL_INT_RAW
          description: Cache Access Fail Interrupt raw register
          addressOffset: 368
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-ICache2.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE3_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-ICache3.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_ACS_FAIL_INT_ST
          description: Cache Access Fail Interrupt status register
          addressOffset: 372
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_INT_ST
              description: The bit indicates the interrupt status of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_FAIL_INT_ST
              description: The bit indicates the interrupt status of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FAIL_INT_ST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FAIL_INT_ST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_FAIL_INT_ST
              description: The bit indicates the interrupt status of access fail that occurs in L1-DCache due to cpu accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_ACS_CNT_CTRL
          description: Cache Access Counter enable and clear register
          addressOffset: 376
          size: 32
          fields:
            - name: L1_IBUS0_CNT_ENA
              description: The bit is used to enable ibus0 counter in L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_IBUS1_CNT_ENA
              description: The bit is used to enable ibus1 counter in L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_IBUS2_CNT_ENA
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_CNT_ENA
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_BUS0_CNT_ENA
              description: The bit is used to enable dbus0 counter in L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_BUS1_CNT_ENA
              description: The bit is used to enable dbus1 counter in L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_DBUS2_CNT_ENA
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_CNT_ENA
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_IBUS0_CNT_CLR
              description: The bit is used to clear ibus0 counter in L1-ICache0.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: L1_IBUS1_CNT_CLR
              description: The bit is used to clear ibus1 counter in L1-ICache1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: L1_IBUS2_CNT_CLR
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_CNT_CLR
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: L1_BUS0_CNT_CLR
              description: The bit is used to clear dbus0 counter in L1-DCache.
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: L1_BUS1_CNT_CLR
              description: The bit is used to clear dbus1 counter in L1-DCache.
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: L1_DBUS2_CNT_CLR
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_CNT_CLR
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: L1_IBUS0_ACS_HIT_CNT
          description: L1-ICache bus0 Hit-Access Counter register
          addressOffset: 380
          size: 32
          fields:
            - name: L1_IBUS0_HIT_CNT
              description: The register records the number of hits when bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS0_ACS_MISS_CNT
          description: L1-ICache bus0 Miss-Access Counter register
          addressOffset: 384
          size: 32
          fields:
            - name: L1_IBUS0_MISS_CNT
              description: The register records the number of missing when bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS0_ACS_CONFLICT_CNT
          description: L1-ICache bus0 Conflict-Access Counter register
          addressOffset: 388
          size: 32
          fields:
            - name: L1_IBUS0_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS0_ACS_NXTLVL_CNT
          description: L1-ICache bus0 Next-Level-Access Counter register
          addressOffset: 392
          size: 32
          fields:
            - name: L1_IBUS0_NXTLVL_CNT
              description: The register records the number of times that L1-ICache accesses L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS1_ACS_HIT_CNT
          description: L1-ICache bus1 Hit-Access Counter register
          addressOffset: 396
          size: 32
          fields:
            - name: L1_IBUS1_HIT_CNT
              description: The register records the number of hits when bus1 accesses L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS1_ACS_MISS_CNT
          description: L1-ICache bus1 Miss-Access Counter register
          addressOffset: 400
          size: 32
          fields:
            - name: L1_IBUS1_MISS_CNT
              description: The register records the number of missing when bus1 accesses L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS1_ACS_CONFLICT_CNT
          description: L1-ICache bus1 Conflict-Access Counter register
          addressOffset: 404
          size: 32
          fields:
            - name: L1_IBUS1_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus1 accesses L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS1_ACS_NXTLVL_CNT
          description: L1-ICache bus1 Next-Level-Access Counter register
          addressOffset: 408
          size: 32
          fields:
            - name: L1_IBUS1_NXTLVL_CNT
              description: The register records the number of times that L1-ICache accesses L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS2_ACS_HIT_CNT
          description: L1-ICache bus2 Hit-Access Counter register
          addressOffset: 412
          size: 32
          fields:
            - name: L1_IBUS2_HIT_CNT
              description: The register records the number of hits when bus2 accesses L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS2_ACS_MISS_CNT
          description: L1-ICache bus2 Miss-Access Counter register
          addressOffset: 416
          size: 32
          fields:
            - name: L1_IBUS2_MISS_CNT
              description: The register records the number of missing when bus2 accesses L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS2_ACS_CONFLICT_CNT
          description: L1-ICache bus2 Conflict-Access Counter register
          addressOffset: 420
          size: 32
          fields:
            - name: L1_IBUS2_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus2 accesses L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS2_ACS_NXTLVL_CNT
          description: L1-ICache bus2 Next-Level-Access Counter register
          addressOffset: 424
          size: 32
          fields:
            - name: L1_IBUS2_NXTLVL_CNT
              description: The register records the number of times that L1-ICache accesses L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS3_ACS_HIT_CNT
          description: L1-ICache bus3 Hit-Access Counter register
          addressOffset: 428
          size: 32
          fields:
            - name: L1_IBUS3_HIT_CNT
              description: The register records the number of hits when bus3 accesses L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS3_ACS_MISS_CNT
          description: L1-ICache bus3 Miss-Access Counter register
          addressOffset: 432
          size: 32
          fields:
            - name: L1_IBUS3_MISS_CNT
              description: The register records the number of missing when bus3 accesses L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS3_ACS_CONFLICT_CNT
          description: L1-ICache bus3 Conflict-Access Counter register
          addressOffset: 436
          size: 32
          fields:
            - name: L1_IBUS3_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus3 accesses L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS3_ACS_NXTLVL_CNT
          description: L1-ICache bus3 Next-Level-Access Counter register
          addressOffset: 440
          size: 32
          fields:
            - name: L1_IBUS3_NXTLVL_CNT
              description: The register records the number of times that L1-ICache accesses L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_BUS0_ACS_HIT_CNT
          description: L1-Cache bus0 Hit-Access Counter register
          addressOffset: 444
          size: 32
          fields:
            - name: L1_BUS0_HIT_CNT
              description: The register records the number of hits when bus0 accesses L1-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_BUS0_ACS_MISS_CNT
          description: L1-Cache bus0 Miss-Access Counter register
          addressOffset: 448
          size: 32
          fields:
            - name: L1_BUS0_MISS_CNT
              description: The register records the number of missing when bus0 accesses L1-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_BUS0_ACS_CONFLICT_CNT
          description: L1-Cache bus0 Conflict-Access Counter register
          addressOffset: 452
          size: 32
          fields:
            - name: L1_BUS0_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus0 accesses L1-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_BUS0_ACS_NXTLVL_CNT
          description: L1-Cache bus0 Next-Level-Access Counter register
          addressOffset: 456
          size: 32
          fields:
            - name: L1_BUS0_NXTLVL_CNT
              description: The register records the number of times that L1-Cache accesses L2-Cache due to bus0 accessing L1-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_BUS1_ACS_HIT_CNT
          description: L1-Cache bus1 Hit-Access Counter register
          addressOffset: 460
          size: 32
          fields:
            - name: L1_BUS1_HIT_CNT
              description: The register records the number of hits when bus1 accesses L1-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_BUS1_ACS_MISS_CNT
          description: L1-Cache bus1 Miss-Access Counter register
          addressOffset: 464
          size: 32
          fields:
            - name: L1_BUS1_MISS_CNT
              description: The register records the number of missing when bus1 accesses L1-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_BUS1_ACS_CONFLICT_CNT
          description: L1-Cache bus1 Conflict-Access Counter register
          addressOffset: 468
          size: 32
          fields:
            - name: L1_BUS1_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus1 accesses L1-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_BUS1_ACS_NXTLVL_CNT
          description: L1-Cache bus1 Next-Level-Access Counter register
          addressOffset: 472
          size: 32
          fields:
            - name: L1_BUS1_NXTLVL_CNT
              description: The register records the number of times that L1-Cache accesses L2-Cache due to bus1 accessing L1-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS2_ACS_HIT_CNT
          description: L1-DCache bus2 Hit-Access Counter register
          addressOffset: 476
          size: 32
          fields:
            - name: L1_DBUS2_HIT_CNT
              description: The register records the number of hits when bus2 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS2_ACS_MISS_CNT
          description: L1-DCache bus2 Miss-Access Counter register
          addressOffset: 480
          size: 32
          fields:
            - name: L1_DBUS2_MISS_CNT
              description: The register records the number of missing when bus2 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS2_ACS_CONFLICT_CNT
          description: L1-DCache bus2 Conflict-Access Counter register
          addressOffset: 484
          size: 32
          fields:
            - name: L1_DBUS2_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus2 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS2_ACS_NXTLVL_CNT
          description: L1-DCache bus2 Next-Level-Access Counter register
          addressOffset: 488
          size: 32
          fields:
            - name: L1_DBUS2_NXTLVL_CNT
              description: The register records the number of times that L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS3_ACS_HIT_CNT
          description: L1-DCache bus3 Hit-Access Counter register
          addressOffset: 492
          size: 32
          fields:
            - name: L1_DBUS3_HIT_CNT
              description: The register records the number of hits when bus3 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS3_ACS_MISS_CNT
          description: L1-DCache bus3 Miss-Access Counter register
          addressOffset: 496
          size: 32
          fields:
            - name: L1_DBUS3_MISS_CNT
              description: The register records the number of missing when bus3 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS3_ACS_CONFLICT_CNT
          description: L1-DCache bus3 Conflict-Access Counter register
          addressOffset: 500
          size: 32
          fields:
            - name: L1_DBUS3_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus3 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS3_ACS_NXTLVL_CNT
          description: L1-DCache bus3 Next-Level-Access Counter register
          addressOffset: 504
          size: 32
          fields:
            - name: L1_DBUS3_NXTLVL_CNT
              description: The register records the number of times that L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE0_ACS_FAIL_ID_ATTR
          description: L1-ICache0 Access Fail ID/attribution information register
          addressOffset: 508
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_ID
              description: The register records the ID of fail-access when cache0 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_ICACHE0_FAIL_ATTR
              description: The register records the attribution of fail-access when cache0 accesses L1-ICache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_ICACHE0_ACS_FAIL_ADDR
          description: L1-ICache0 Access Fail Address information register
          addressOffset: 512
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_ADDR
              description: The register records the address of fail-access when cache0 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE1_ACS_FAIL_ID_ATTR
          description: L1-ICache0 Access Fail ID/attribution information register
          addressOffset: 516
          size: 32
          fields:
            - name: L1_ICACHE1_FAIL_ID
              description: The register records the ID of fail-access when cache1 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_ICACHE1_FAIL_ATTR
              description: The register records the attribution of fail-access when cache1 accesses L1-ICache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_ICACHE1_ACS_FAIL_ADDR
          description: L1-ICache0 Access Fail Address information register
          addressOffset: 520
          size: 32
          fields:
            - name: L1_ICACHE1_FAIL_ADDR
              description: The register records the address of fail-access when cache1 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_ACS_FAIL_ID_ATTR
          description: L1-ICache0 Access Fail ID/attribution information register
          addressOffset: 524
          size: 32
          fields:
            - name: L1_ICACHE2_FAIL_ID
              description: The register records the ID of fail-access when cache2 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_ICACHE2_FAIL_ATTR
              description: The register records the attribution of fail-access when cache2 accesses L1-ICache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_ICACHE2_ACS_FAIL_ADDR
          description: L1-ICache0 Access Fail Address information register
          addressOffset: 528
          size: 32
          fields:
            - name: L1_ICACHE2_FAIL_ADDR
              description: The register records the address of fail-access when cache2 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_ACS_FAIL_ID_ATTR
          description: L1-ICache0 Access Fail ID/attribution information register
          addressOffset: 532
          size: 32
          fields:
            - name: L1_ICACHE3_FAIL_ID
              description: The register records the ID of fail-access when cache3 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_ICACHE3_FAIL_ATTR
              description: The register records the attribution of fail-access when cache3 accesses L1-ICache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_ICACHE3_ACS_FAIL_ADDR
          description: L1-ICache0 Access Fail Address information register
          addressOffset: 536
          size: 32
          fields:
            - name: L1_ICACHE3_FAIL_ADDR
              description: The register records the address of fail-access when cache3 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_CACHE_ACS_FAIL_ID_ATTR
          description: L1-Cache Access Fail ID/attribution information register
          addressOffset: 540
          size: 32
          fields:
            - name: L1_CACHE_FAIL_ID
              description: The register records the ID of fail-access when cache accesses L1-Cache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_CACHE_FAIL_ATTR
              description: The register records the attribution of fail-access when cache accesses L1-Cache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_DCACHE_ACS_FAIL_ADDR
          description: L1-Cache Access Fail Address information register
          addressOffset: 544
          size: 32
          fields:
            - name: L1_CACHE_FAIL_ADDR
              description: The register records the address of fail-access when cache accesses L1-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_CACHE_SYNC_PRELOAD_INT_ENA
          description: L1-Cache Access Fail Interrupt enable register
          addressOffset: 548
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_DONE_INT_ENA
              description: "The bit is used to enable interrupt of L1-ICache0 preload-operation. If preload operation is done, interrupt occurs."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PLD_DONE_INT_ENA
              description: "The bit is used to enable interrupt of L1-ICache1 preload-operation. If preload operation is done, interrupt occurs."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PLD_DONE_INT_ENA
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_DONE_INT_ENA
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_PLD_DONE_INT_ENA
              description: "The bit is used to enable interrupt of L1-Cache preload-operation. If preload operation is done, interrupt occurs."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CACHE_SYNC_DONE_INT_ENA
              description: The bit is used to enable interrupt of Cache sync-operation done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_PLD_ERR_INT_ENA
              description: The bit is used to enable interrupt of L1-ICache0 preload-operation error.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PLD_ERR_INT_ENA
              description: The bit is used to enable interrupt of L1-ICache1 preload-operation error.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PLD_ERR_INT_ENA
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_ERR_INT_ENA
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_PLD_ERR_INT_ENA
              description: The bit is used to enable interrupt of L1-Cache preload-operation error.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CACHE_SYNC_ERR_INT_ENA
              description: The bit is used to enable interrupt of Cache sync-operation error.
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_SYNC_PRELOAD_INT_CLR
          description: Sync Preload operation Interrupt clear register
          addressOffset: 552
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when L1-ICache0 preload-operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PLD_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when L1-ICache1 preload-operation is done.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PLD_DONE_INT_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_DONE_INT_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_PLD_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when L1-Cache preload-operation is done.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CACHE_SYNC_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when Cache sync-operation is done.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: L1_ICACHE0_PLD_ERR_INT_CLR
              description: The bit is used to clear interrupt of L1-ICache0 preload-operation error.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PLD_ERR_INT_CLR
              description: The bit is used to clear interrupt of L1-ICache1 preload-operation error.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PLD_ERR_INT_CLR
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_ERR_INT_CLR
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_PLD_ERR_INT_CLR
              description: The bit is used to clear interrupt of L1-Cache preload-operation error.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CACHE_SYNC_ERR_INT_CLR
              description: The bit is used to clear interrupt of Cache sync-operation error.
              bitOffset: 13
              bitWidth: 1
              access: write-only
      - register:
          name: L1_CACHE_SYNC_PRELOAD_INT_RAW
          description: Sync Preload operation Interrupt raw register
          addressOffset: 556
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PLD_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation is done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_PLD_DONE_INT_RAW
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE3_PLD_DONE_INT_RAW
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_PLD_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-Cache preload-operation is done.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CACHE_SYNC_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when Cache sync-operation is done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_PLD_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation error occurs.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PLD_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation error occurs.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_PLD_ERR_INT_RAW
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE3_PLD_ERR_INT_RAW
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: L1_CACHE_PLD_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-Cache preload-operation error occurs.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CACHE_SYNC_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when Cache sync-operation error occurs.
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_SYNC_PRELOAD_INT_ST
          description: L1-Cache Access Fail Interrupt status register
          addressOffset: 560
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when L1-ICache0 preload-operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PLD_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when L1-ICache1 preload-operation is done.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PLD_DONE_INT_ST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_DONE_INT_ST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_PLD_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when L1-Cache preload-operation is done.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CACHE_SYNC_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when Cache sync-operation is done.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_PLD_ERR_INT_ST
              description: The bit indicates the status of the interrupt of L1-ICache0 preload-operation error.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PLD_ERR_INT_ST
              description: The bit indicates the status of the interrupt of L1-ICache1 preload-operation error.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PLD_ERR_INT_ST
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_ERR_INT_ST
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_PLD_ERR_INT_ST
              description: The bit indicates the status of the interrupt of L1-Cache preload-operation error.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: CACHE_SYNC_ERR_INT_ST
              description: The bit indicates the status of the interrupt of Cache sync-operation error.
              bitOffset: 13
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_SYNC_PRELOAD_EXCEPTION
          description: Cache Sync/Preload Operation exception register
          addressOffset: 564
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_ERR_CODE
              description: The value 2 is Only available which means preload size is error in L1-ICache0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE1_PLD_ERR_CODE
              description: The value 2 is Only available which means preload size is error in L1-ICache1.
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE2_PLD_ERR_CODE
              description: Reserved
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE3_PLD_ERR_CODE
              description: Reserved
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: L1_CACHE_PLD_ERR_CODE
              description: The value 2 is Only available which means preload size is error in L1-Cache.
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: CACHE_SYNC_ERR_CODE
              description: "The values 0-2 are available which means sync map, command conflict and size are error in Cache System."
              bitOffset: 12
              bitWidth: 2
              access: read-only
      - register:
          name: L1_CACHE_SYNC_RST_CTRL
          description: Cache Sync Reset control register
          addressOffset: 568
          size: 32
          fields:
            - name: L1_ICACHE0_SYNC_RST
              description: set this bit to reset sync-logic inside L1-ICache0. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_SYNC_RST
              description: set this bit to reset sync-logic inside L1-ICache1. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_SYNC_RST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_SYNC_RST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_SYNC_RST
              description: set this bit to reset sync-logic inside L1-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_PRELOAD_RST_CTRL
          description: Cache Preload Reset control register
          addressOffset: 572
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_RST
              description: set this bit to reset preload-logic inside L1-ICache0. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PLD_RST
              description: set this bit to reset preload-logic inside L1-ICache1. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PLD_RST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_RST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_PLD_RST
              description: set this bit to reset preload-logic inside L1-Cache. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_AUTOLOAD_BUF_CLR_CTRL
          description: Cache Autoload buffer clear control register
          addressOffset: 576
          size: 32
          fields:
            - name: L1_ICACHE0_ALD_BUF_CLR
              description: "set this bit to clear autoload-buffer inside L1-ICache0. If this bit is active, autoload will not work in L1-ICache0. This bit should not be active when autoload works in L1-ICache0."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_ALD_BUF_CLR
              description: "set this bit to clear autoload-buffer inside L1-ICache1. If this bit is active, autoload will not work in L1-ICache1. This bit should not be active when autoload works in L1-ICache1."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_ALD_BUF_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_ALD_BUF_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_ALD_BUF_CLR
              description: "set this bit to clear autoload-buffer inside L1-Cache. If this bit is active, autoload will not work in L1-Cache. This bit should not be active when autoload works in L1-Cache."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_UNALLOCATE_BUFFER_CLEAR
          description: Unallocate request buffer clear registers
          addressOffset: 580
          size: 32
          fields:
            - name: L1_ICACHE0_UNALLOC_CLR
              description: The bit is used to clear the unallocate request buffer of l1 icache0 where the unallocate request is responsed but not completed.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_UNALLOC_CLR
              description: The bit is used to clear the unallocate request buffer of l1 icache1 where the unallocate request is responsed but not completed.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_UNALLOC_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_UNALLOC_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_UNALLOC_CLR
              description: The bit is used to clear the unallocate request buffer of l1 cache where the unallocate request is responsed but not completed.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_OBJECT_CTRL
          description: Cache Tag and Data memory Object control register
          addressOffset: 584
          size: 32
          fields:
            - name: L1_ICACHE0_TAG_OBJECT
              description: Set this bit to set L1-ICache0 tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_TAG_OBJECT
              description: Set this bit to set L1-ICache1 tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_TAG_OBJECT
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_OBJECT
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_TAG_OBJECT
              description: Set this bit to set L1-Cache tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_MEM_OBJECT
              description: Set this bit to set L1-ICache0 data memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_MEM_OBJECT
              description: Set this bit to set L1-ICache1 data memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_MEM_OBJECT
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_MEM_OBJECT
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_CACHE_MEM_OBJECT
              description: Set this bit to set L1-Cache data memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_WAY_OBJECT
          description: Cache Tag and Data memory way register
          addressOffset: 588
          size: 32
          fields:
            - name: L1_CACHE_WAY_OBJECT
              description: "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, ?, 7: way7."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: L1_CACHE_VADDR
          description: Cache Vaddr register
          addressOffset: 592
          size: 32
          resetValue: 1073741824
          fields:
            - name: L1_CACHE_VADDR
              description: Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_CACHE_DEBUG_BUS
          description: Cache Tag/data memory content register
          addressOffset: 596
          size: 32
          resetValue: 596
          fields:
            - name: L1_CACHE_DEBUG_BUS
              description: This is a constant place where we can write data to or read data from the tag/data memory on the specified cache.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LEVEL_SPLIT0
          description: USED TO SPLIT L1 CACHE AND L2 CACHE
          addressOffset: 600
          size: 32
          resetValue: 600
          fields:
            - name: LEVEL_SPLIT0
              description: Reserved
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_CTRL
          description: L2 Cache(L2-Cache) control register
          addressOffset: 604
          size: 32
          fields:
            - name: L2_CACHE_SHUT_DMA
              description: "The bit is used to disable DMA access L2-Cache, 0: enable, 1: disable"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_UNDEF_OP
              description: Reserved
              bitOffset: 5
              bitWidth: 4
              access: read-only
      - register:
          name: L2_BYPASS_CACHE_CONF
          description: Bypass Cache configure register
          addressOffset: 608
          size: 32
          fields:
            - name: BYPASS_L2_CACHE_EN
              description: "The bit is used to enable bypass L2-Cache. 0: disable bypass, 1: enable bypass."
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_CACHESIZE_CONF
          description: L2 Cache CacheSize mode configure register
          addressOffset: 612
          size: 32
          fields:
            - name: L2_CACHE_CACHESIZE_1K
              description: The field is used to configure cachesize of L2-Cache as 1k bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_2K
              description: The field is used to configure cachesize of L2-Cache as 2k bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_4K
              description: The field is used to configure cachesize of L2-Cache as 4k bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_8K
              description: The field is used to configure cachesize of L2-Cache as 8k bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_16K
              description: The field is used to configure cachesize of L2-Cache as 16k bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_32K
              description: The field is used to configure cachesize of L2-Cache as 32k bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_64K
              description: The field is used to configure cachesize of L2-Cache as 64k bytes. This field and all other fields within this register is onehot.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_128K
              description: The field is used to configure cachesize of L2-Cache as 128k bytes. This field and all other fields within this register is onehot.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_256K
              description: The field is used to configure cachesize of L2-Cache as 256k bytes. This field and all other fields within this register is onehot.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_512K
              description: The field is used to configure cachesize of L2-Cache as 512k bytes. This field and all other fields within this register is onehot.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_1024K
              description: The field is used to configure cachesize of L2-Cache as 1024k bytes. This field and all other fields within this register is onehot.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_2048K
              description: The field is used to configure cachesize of L2-Cache as 2048k bytes. This field and all other fields within this register is onehot.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_4096K
              description: The field is used to configure cachesize of L2-Cache as 4096k bytes. This field and all other fields within this register is onehot.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_BLOCKSIZE_CONF
          description: L2 Cache BlockSize mode configure register
          addressOffset: 616
          size: 32
          fields:
            - name: L2_CACHE_BLOCKSIZE_8
              description: The field is used to configureblocksize of L2-Cache as 8 bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_BLOCKSIZE_16
              description: The field is used to configureblocksize of L2-Cache as 16 bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_BLOCKSIZE_32
              description: The field is used to configureblocksize of L2-Cache as 32 bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_BLOCKSIZE_64
              description: The field is used to configureblocksize of L2-Cache as 64 bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_BLOCKSIZE_128
              description: The field is used to configureblocksize of L2-Cache as 128 bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_BLOCKSIZE_256
              description: The field is used to configureblocksize of L2-Cache as 256 bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_WRAP_AROUND_CTRL
          description: Cache wrap around control register
          addressOffset: 620
          size: 32
          fields:
            - name: L2_CACHE_WRAP
              description: Set this bit as 1 to enable L2-Cache wrap around mode.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_TAG_MEM_POWER_CTRL
          description: Cache tag memory power control register
          addressOffset: 624
          size: 32
          fields:
            - name: L2_CACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L2-Cache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power L2-Cache tag memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power L2-Cache tag memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_DATA_MEM_POWER_CTRL
          description: Cache data memory power control register
          addressOffset: 628
          size: 32
          fields:
            - name: L2_CACHE_DATA_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L2-Cache data memory. 1: close gating, 0: open clock gating."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_DATA_MEM_FORCE_PD
              description: "The bit is used to power L2-Cache data memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_DATA_MEM_FORCE_PU
              description: "The bit is used to power L2-Cache data memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_FREEZE_CTRL
          description: Cache Freeze control register
          addressOffset: 632
          size: 32
          fields:
            - name: L2_CACHE_FREEZE_EN
              description: The bit is used to enable freeze operation on L2-Cache. It can be cleared by software.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_FREEZE_MODE
              description: "The bit is used to configure mode of freeze operation L2-Cache. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_FREEZE_DONE
              description: "The bit is used to indicate whether freeze operation on L2-Cache is finished or not. 0: not finished. 1: finished."
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_DATA_MEM_ACS_CONF
          description: Cache data memory access configure register
          addressOffset: 636
          size: 32
          fields:
            - name: L2_CACHE_DATA_MEM_RD_EN
              description: "The bit is used to enable config-bus read L2-Cache data memoryory. 0: disable, 1: enable."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_DATA_MEM_WR_EN
              description: "The bit is used to enable config-bus write L2-Cache data memoryory. 0: disable, 1: enable."
              bitOffset: 21
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_TAG_MEM_ACS_CONF
          description: Cache tag memory access configure register
          addressOffset: 640
          size: 32
          fields:
            - name: L2_CACHE_TAG_MEM_RD_EN
              description: "The bit is used to enable config-bus read L2-Cache tag memoryory. 0: disable, 1: enable."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_TAG_MEM_WR_EN
              description: "The bit is used to enable config-bus write L2-Cache tag memoryory. 0: disable, 1: enable."
              bitOffset: 21
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_PRELOCK_CONF
          description: L2 Cache prelock configure register
          addressOffset: 644
          size: 32
          fields:
            - name: L2_CACHE_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L2-Cache.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L2-Cache.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_PRELOCK_RGID
              description: The bit is used to set  the gid of l2 cache prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-only
      - register:
          name: L2_CACHE_PRELOCK_SCT0_ADDR
          description: L2 Cache prelock section0 address configure register
          addressOffset: 648
          size: 32
          fields:
            - name: L2_CACHE_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_PRELOCK_SCT1_ADDR
          description: L2 Cache prelock section1 address configure register
          addressOffset: 652
          size: 32
          fields:
            - name: L2_CACHE_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_PRELOCK_SCT_SIZE
          description: L2 Cache prelock section size configure register
          addressOffset: 656
          size: 32
          resetValue: 4294967295
          fields:
            - name: L2_CACHE_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L2_CACHE_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L2_CACHE_PRELOAD_CTRL
          description: L2 Cache preload-operation control register
          addressOffset: 660
          size: 32
          resetValue: 2
          fields:
            - name: L2_CACHE_PRELOAD_ENA
              description: The bit is used to enable preload operation on L2-Cache. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_PRELOAD_RGID
              description: The bit is used to set  the gid of l2 cache preload.
              bitOffset: 3
              bitWidth: 4
              access: read-only
      - register:
          name: L2_CACHE_PRELOAD_ADDR
          description: L2 Cache preload address configure register
          addressOffset: 664
          size: 32
          fields:
            - name: L2_CACHE_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L2-Cache, which should be used together with L2_CACHE_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_PRELOAD_SIZE
          description: L2 Cache preload size configure register
          addressOffset: 668
          size: 32
          fields:
            - name: L2_CACHE_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_CTRL
          description: L2 Cache autoload-operation control register
          addressOffset: 672
          size: 32
          resetValue: 2
          fields:
            - name: L2_CACHE_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L2-Cache.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L2-Cache is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L2-Cache. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L2-Cache. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: L2_CACHE_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_AUTOLOAD_SCT2_ENA
              description: The bit is used to enable the third section for autoload operation on L2-Cache.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_AUTOLOAD_SCT3_ENA
              description: The bit is used to enable the fourth section for autoload operation on L2-Cache.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l2 cache autoload.
              bitOffset: 12
              bitWidth: 4
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_SCT0_ADDR
          description: L2 Cache autoload section 0 address configure register
          addressOffset: 676
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT0_SIZE and L2_CACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_SCT0_SIZE
          description: L2 Cache autoload section 0 size configure register
          addressOffset: 680
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT0_ADDR and L2_CACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_SCT1_ADDR
          description: L2 Cache autoload section 1 address configure register
          addressOffset: 684
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT1_SIZE and L2_CACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_SCT1_SIZE
          description: L2 Cache autoload section 1 size configure register
          addressOffset: 688
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT1_ADDR and L2_CACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_SCT2_ADDR
          description: L2 Cache autoload section 2 address configure register
          addressOffset: 692
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT2_ADDR
              description: Those bits are used to configure the start virtual address of the third section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT2_SIZE and L2_CACHE_AUTOLOAD_SCT2_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_SCT2_SIZE
          description: L2 Cache autoload section 2 size configure register
          addressOffset: 696
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT2_SIZE
              description: Those bits are used to configure the size of the third section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT2_ADDR and L2_CACHE_AUTOLOAD_SCT2_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_SCT3_ADDR
          description: L2 Cache autoload section 3 address configure register
          addressOffset: 700
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT3_ADDR
              description: Those bits are used to configure the start virtual address of the fourth section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT3_SIZE and L2_CACHE_AUTOLOAD_SCT3_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_SCT3_SIZE
          description: L2 Cache autoload section 3 size configure register
          addressOffset: 704
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT3_SIZE
              description: Those bits are used to configure the size of the fourth section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT3_ADDR and L2_CACHE_AUTOLOAD_SCT3_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L2_CACHE_ACS_CNT_INT_ENA
          description: Cache Access Counter Interrupt enable register
          addressOffset: 708
          size: 32
          fields:
            - name: L2_IBUS0_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L2_IBUS1_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L2_IBUS2_OVF_INT_ENA
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_OVF_INT_ENA
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L2_DBUS1_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L2_DBUS2_OVF_INT_ENA
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_OVF_INT_ENA
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_CNT_INT_CLR
          description: Cache Access Counter Interrupt clear register
          addressOffset: 712
          size: 32
          fields:
            - name: L2_IBUS0_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L2_IBUS1_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L2_IBUS2_OVF_INT_CLR
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_OVF_INT_CLR
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L2_DBUS1_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L2_DBUS2_OVF_INT_CLR
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_OVF_INT_CLR
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_CNT_INT_RAW
          description: Cache Access Counter Interrupt raw register
          addressOffset: 716
          size: 32
          fields:
            - name: L2_IBUS0_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-ICache0.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L2_IBUS1_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-ICache1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L2_IBUS2_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus2 accesses L2-ICache2.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: L2_IBUS3_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus3 accesses L2-ICache3.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: L2_DBUS0_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-DCache.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: L2_DBUS1_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-DCache.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: L2_DBUS2_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus2 accesses L2-DCache.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: L2_DBUS3_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus3 accesses L2-DCache.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_ACS_CNT_INT_ST
          description: Cache Access Counter Interrupt status register
          addressOffset: 720
          size: 32
          fields:
            - name: L2_IBUS0_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L2_IBUS1_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L2_IBUS2_OVF_INT_ST
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_OVF_INT_ST
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L2_DBUS1_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L2_DBUS2_OVF_INT_ST
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_OVF_INT_ST
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_FAIL_INT_ENA
          description: Cache Access Fail Interrupt enable register
          addressOffset: 724
          size: 32
          fields:
            - name: L2_CACHE_FAIL_INT_ENA
              description: The bit is used to enable interrupt of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_FAIL_INT_CLR
          description: L1-Cache Access Fail Interrupt clear register
          addressOffset: 728
          size: 32
          fields:
            - name: L2_CACHE_FAIL_INT_CLR
              description: The bit is used to clear interrupt of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_FAIL_INT_RAW
          description: Cache Access Fail Interrupt raw register
          addressOffset: 732
          size: 32
          fields:
            - name: L2_CACHE_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L2-Cache.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_ACS_FAIL_INT_ST
          description: Cache Access Fail Interrupt status register
          addressOffset: 736
          size: 32
          fields:
            - name: L2_CACHE_FAIL_INT_ST
              description: The bit indicates the interrupt status of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_CNT_CTRL
          description: Cache Access Counter enable and clear register
          addressOffset: 740
          size: 32
          fields:
            - name: L2_IBUS0_CNT_ENA
              description: The bit is used to enable ibus0 counter in L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L2_IBUS1_CNT_ENA
              description: The bit is used to enable ibus1 counter in L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L2_IBUS2_CNT_ENA
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_CNT_ENA
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_CNT_ENA
              description: The bit is used to enable dbus0 counter in L2-Cache.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L2_DBUS1_CNT_ENA
              description: The bit is used to enable dbus1 counter in L2-Cache.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L2_DBUS2_CNT_ENA
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_CNT_ENA
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: L2_IBUS0_CNT_CLR
              description: The bit is used to clear ibus0 counter in L2-Cache.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: L2_IBUS1_CNT_CLR
              description: The bit is used to clear ibus1 counter in L2-Cache.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: L2_IBUS2_CNT_CLR
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_CNT_CLR
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_CNT_CLR
              description: The bit is used to clear dbus0 counter in L2-Cache.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: L2_DBUS1_CNT_CLR
              description: The bit is used to clear dbus1 counter in L2-Cache.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: L2_DBUS2_CNT_CLR
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_CNT_CLR
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: L2_IBUS0_ACS_HIT_CNT
          description: L2-Cache bus0 Hit-Access Counter register
          addressOffset: 744
          size: 32
          fields:
            - name: L2_IBUS0_HIT_CNT
              description: The register records the number of hits when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS0_ACS_MISS_CNT
          description: L2-Cache bus0 Miss-Access Counter register
          addressOffset: 748
          size: 32
          fields:
            - name: L2_IBUS0_MISS_CNT
              description: The register records the number of missing when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS0_ACS_CONFLICT_CNT
          description: L2-Cache bus0 Conflict-Access Counter register
          addressOffset: 752
          size: 32
          fields:
            - name: L2_IBUS0_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS0_ACS_NXTLVL_CNT
          description: L2-Cache bus0 Next-Level-Access Counter register
          addressOffset: 756
          size: 32
          fields:
            - name: L2_IBUS0_NXTLVL_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-ICache0 accessing L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS1_ACS_HIT_CNT
          description: L2-Cache bus1 Hit-Access Counter register
          addressOffset: 760
          size: 32
          fields:
            - name: L2_IBUS1_HIT_CNT
              description: The register records the number of hits when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS1_ACS_MISS_CNT
          description: L2-Cache bus1 Miss-Access Counter register
          addressOffset: 764
          size: 32
          fields:
            - name: L2_IBUS1_MISS_CNT
              description: The register records the number of missing when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS1_ACS_CONFLICT_CNT
          description: L2-Cache bus1 Conflict-Access Counter register
          addressOffset: 768
          size: 32
          fields:
            - name: L2_IBUS1_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS1_ACS_NXTLVL_CNT
          description: L2-Cache bus1 Next-Level-Access Counter register
          addressOffset: 772
          size: 32
          fields:
            - name: L2_IBUS1_NXTLVL_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-ICache1 accessing L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS2_ACS_HIT_CNT
          description: L2-Cache bus2 Hit-Access Counter register
          addressOffset: 776
          size: 32
          fields:
            - name: L2_IBUS2_HIT_CNT
              description: The register records the number of hits when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS2_ACS_MISS_CNT
          description: L2-Cache bus2 Miss-Access Counter register
          addressOffset: 780
          size: 32
          fields:
            - name: L2_IBUS2_MISS_CNT
              description: The register records the number of missing when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS2_ACS_CONFLICT_CNT
          description: L2-Cache bus2 Conflict-Access Counter register
          addressOffset: 784
          size: 32
          fields:
            - name: L2_IBUS2_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS2_ACS_NXTLVL_CNT
          description: L2-Cache bus2 Next-Level-Access Counter register
          addressOffset: 788
          size: 32
          fields:
            - name: L2_IBUS2_NXTLVL_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-ICache2 accessing L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS3_ACS_HIT_CNT
          description: L2-Cache bus3 Hit-Access Counter register
          addressOffset: 792
          size: 32
          fields:
            - name: L2_IBUS3_HIT_CNT
              description: The register records the number of hits when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS3_ACS_MISS_CNT
          description: L2-Cache bus3 Miss-Access Counter register
          addressOffset: 796
          size: 32
          fields:
            - name: L2_IBUS3_MISS_CNT
              description: The register records the number of missing when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS3_ACS_CONFLICT_CNT
          description: L2-Cache bus3 Conflict-Access Counter register
          addressOffset: 800
          size: 32
          fields:
            - name: L2_IBUS3_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS3_ACS_NXTLVL_CNT
          description: L2-Cache bus3 Next-Level-Access Counter register
          addressOffset: 804
          size: 32
          fields:
            - name: L2_IBUS3_NXTLVL_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-ICache3 accessing L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS0_ACS_HIT_CNT
          description: L2-Cache bus0 Hit-Access Counter register
          addressOffset: 808
          size: 32
          fields:
            - name: L2_DBUS0_HIT_CNT
              description: The register records the number of hits when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS0_ACS_MISS_CNT
          description: L2-Cache bus0 Miss-Access Counter register
          addressOffset: 812
          size: 32
          fields:
            - name: L2_DBUS0_MISS_CNT
              description: The register records the number of missing when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS0_ACS_CONFLICT_CNT
          description: L2-Cache bus0 Conflict-Access Counter register
          addressOffset: 816
          size: 32
          fields:
            - name: L2_DBUS0_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS0_ACS_NXTLVL_CNT
          description: L2-Cache bus0 Next-Level-Access Counter register
          addressOffset: 820
          size: 32
          fields:
            - name: L2_DBUS0_NXTLVL_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS1_ACS_HIT_CNT
          description: L2-Cache bus1 Hit-Access Counter register
          addressOffset: 824
          size: 32
          fields:
            - name: L2_DBUS1_HIT_CNT
              description: The register records the number of hits when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS1_ACS_MISS_CNT
          description: L2-Cache bus1 Miss-Access Counter register
          addressOffset: 828
          size: 32
          fields:
            - name: L2_DBUS1_MISS_CNT
              description: The register records the number of missing when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS1_ACS_CONFLICT_CNT
          description: L2-Cache bus1 Conflict-Access Counter register
          addressOffset: 832
          size: 32
          fields:
            - name: L2_DBUS1_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS1_ACS_NXTLVL_CNT
          description: L2-Cache bus1 Next-Level-Access Counter register
          addressOffset: 836
          size: 32
          fields:
            - name: L2_DBUS1_NXTLVL_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS2_ACS_HIT_CNT
          description: L2-Cache bus2 Hit-Access Counter register
          addressOffset: 840
          size: 32
          fields:
            - name: L2_DBUS2_HIT_CNT
              description: The register records the number of hits when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS2_ACS_MISS_CNT
          description: L2-Cache bus2 Miss-Access Counter register
          addressOffset: 844
          size: 32
          fields:
            - name: L2_DBUS2_MISS_CNT
              description: The register records the number of missing when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS2_ACS_CONFLICT_CNT
          description: L2-Cache bus2 Conflict-Access Counter register
          addressOffset: 848
          size: 32
          fields:
            - name: L2_DBUS2_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS2_ACS_NXTLVL_CNT
          description: L2-Cache bus2 Next-Level-Access Counter register
          addressOffset: 852
          size: 32
          fields:
            - name: L2_DBUS2_NXTLVL_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS3_ACS_HIT_CNT
          description: L2-Cache bus3 Hit-Access Counter register
          addressOffset: 856
          size: 32
          fields:
            - name: L2_DBUS3_HIT_CNT
              description: The register records the number of hits when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS3_ACS_MISS_CNT
          description: L2-Cache bus3 Miss-Access Counter register
          addressOffset: 860
          size: 32
          fields:
            - name: L2_DBUS3_MISS_CNT
              description: The register records the number of missing when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS3_ACS_CONFLICT_CNT
          description: L2-Cache bus3 Conflict-Access Counter register
          addressOffset: 864
          size: 32
          fields:
            - name: L2_DBUS3_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS3_ACS_NXTLVL_CNT
          description: L2-Cache bus3 Next-Level-Access Counter register
          addressOffset: 868
          size: 32
          fields:
            - name: L2_DBUS3_NXTLVL_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_ACS_FAIL_ID_ATTR
          description: L2-Cache Access Fail ID/attribution information register
          addressOffset: 872
          size: 32
          fields:
            - name: L2_CACHE_FAIL_ID
              description: The register records the ID of fail-access when L1-Cache accesses L2-Cache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L2_CACHE_FAIL_ATTR
              description: The register records the attribution of fail-access when L1-Cache accesses L2-Cache due to cache accessing L1-Cache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L2_CACHE_ACS_FAIL_ADDR
          description: L2-Cache Access Fail Address information register
          addressOffset: 876
          size: 32
          fields:
            - name: L2_CACHE_FAIL_ADDR
              description: The register records the address of fail-access when L1-Cache accesses L2-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_SYNC_PRELOAD_INT_ENA
          description: L1-Cache Access Fail Interrupt enable register
          addressOffset: 880
          size: 32
          fields:
            - name: L2_CACHE_PLD_DONE_INT_ENA
              description: The bit is used to enable interrupt of L2-Cache preload-operation done.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_PLD_ERR_INT_ENA
              description: The bit is used to enable interrupt of L2-Cache preload-operation error.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_SYNC_PRELOAD_INT_CLR
          description: Sync Preload operation Interrupt clear register
          addressOffset: 884
          size: 32
          fields:
            - name: L2_CACHE_PLD_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when L2-Cache preload-operation is done.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_PLD_ERR_INT_CLR
              description: The bit is used to clear interrupt of L2-Cache preload-operation error.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_SYNC_PRELOAD_INT_RAW
          description: Sync Preload operation Interrupt raw register
          addressOffset: 888
          size: 32
          fields:
            - name: L2_CACHE_PLD_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when L2-Cache preload-operation is done.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_PLD_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when L2-Cache preload-operation error occurs.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_SYNC_PRELOAD_INT_ST
          description: L1-Cache Access Fail Interrupt status register
          addressOffset: 892
          size: 32
          fields:
            - name: L2_CACHE_PLD_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when L2-Cache preload-operation is done.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_PLD_ERR_INT_ST
              description: The bit indicates the status of the interrupt of L2-Cache preload-operation error.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_SYNC_PRELOAD_EXCEPTION
          description: Cache Sync/Preload Operation exception register
          addressOffset: 896
          size: 32
          fields:
            - name: L2_CACHE_PLD_ERR_CODE
              description: The value 2 is Only available which means preload size is error in L2-Cache.
              bitOffset: 10
              bitWidth: 2
              access: read-only
      - register:
          name: L2_CACHE_SYNC_RST_CTRL
          description: Cache Sync Reset control register
          addressOffset: 900
          size: 32
          fields:
            - name: L2_CACHE_SYNC_RST
              description: set this bit to reset sync-logic inside L2-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_PRELOAD_RST_CTRL
          description: Cache Preload Reset control register
          addressOffset: 904
          size: 32
          fields:
            - name: L2_CACHE_PLD_RST
              description: set this bit to reset preload-logic inside L2-Cache. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_AUTOLOAD_BUF_CLR_CTRL
          description: Cache Autoload buffer clear control register
          addressOffset: 908
          size: 32
          fields:
            - name: L2_CACHE_ALD_BUF_CLR
              description: "set this bit to clear autoload-buffer inside L2-Cache. If this bit is active, autoload will not work in L2-Cache. This bit should not be active when autoload works in L2-Cache."
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_UNALLOCATE_BUFFER_CLEAR
          description: Unallocate request buffer clear registers
          addressOffset: 912
          size: 32
          fields:
            - name: L2_CACHE_UNALLOC_CLR
              description: The bit is used to clear the unallocate request buffer of l2 icache where the unallocate request is responsed but not completed.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACCESS_ATTR_CTRL
          description: L1 Cache access Attribute propagation control register
          addressOffset: 916
          size: 32
          resetValue: 15
          fields:
            - name: L2_CACHE_ACCESS_FORCE_CC
              description: "Set this bit to force the request to l2 cache with cacheable attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of cacheable and non-cacheable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_ACCESS_FORCE_WB
              description: "Set this bit to force the request to l2 cache with write-back attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-back and write-through."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_ACCESS_FORCE_WMA
              description: "Set this bit to force the request to l2 cache with write-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-miss-allocate and write-miss-no-allocate."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_ACCESS_FORCE_RMA
              description: "Set this bit to force the request to l2 cache with read-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of read-miss-allocate and read-miss-no-allocate."
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_OBJECT_CTRL
          description: Cache Tag and Data memory Object control register
          addressOffset: 920
          size: 32
          fields:
            - name: L2_CACHE_TAG_OBJECT
              description: Set this bit to set L2-Cache tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_MEM_OBJECT
              description: Set this bit to set L2-Cache data memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_WAY_OBJECT
          description: Cache Tag and Data memory way register
          addressOffset: 924
          size: 32
          fields:
            - name: L2_CACHE_WAY_OBJECT
              description: "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, ?, 7: way7."
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: L2_CACHE_VADDR
          description: Cache Vaddr register
          addressOffset: 928
          size: 32
          resetValue: 1073741824
          fields:
            - name: L2_CACHE_VADDR
              description: Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_DEBUG_BUS
          description: Cache Tag/data memory content register
          addressOffset: 932
          size: 32
          resetValue: 932
          fields:
            - name: L2_CACHE_DEBUG_BUS
              description: This is a constant place where we can write data to or read data from the tag/data memory on the specified cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LEVEL_SPLIT1
          description: USED TO SPLIT L1 CACHE AND L2 CACHE
          addressOffset: 936
          size: 32
          resetValue: 936
          fields:
            - name: LEVEL_SPLIT1
              description: Reserved
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: Clock gate control register
          addressOffset: 940
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: The bit is used to enable clock gate when access all registers in this module.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REDUNDANCY_SIG0
          description: Cache redundancy signal 0 register
          addressOffset: 944
          size: 32
          fields:
            - name: CACHE_REDCY_SIG0
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REDUNDANCY_SIG1
          description: Cache redundancy signal 1 register
          addressOffset: 948
          size: 32
          fields:
            - name: CACHE_REDCY_SIG1
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REDUNDANCY_SIG2
          description: Cache redundancy signal 2 register
          addressOffset: 952
          size: 32
          fields:
            - name: CACHE_REDCY_SIG2
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REDUNDANCY_SIG3
          description: Cache redundancy signal 3 register
          addressOffset: 956
          size: 32
          fields:
            - name: CACHE_REDCY_SIG3
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REDUNDANCY_SIG4
          description: Cache redundancy signal 0 register
          addressOffset: 960
          size: 32
          fields:
            - name: CACHE_REDCY_SIG4
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 35659904
          fields:
            - name: DATE
              description: version control register. Note that this default value stored is the latest date when the hardware logic was updated.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: GPIO
    description: General Purpose Input/Output
    groupName: GPIO
    baseAddress: 1611206656
    addressBlock:
      - offset: 0
        size: 924
        usage: registers
    interrupt:
      - name: GPIO
        value: 30
      - name: GPIO_NMI
        value: 31
    registers:
      - register:
          name: BT_SELECT
          description: GPIO bit select register
          addressOffset: 0
          size: 32
          fields:
            - name: BT_SEL
              description: GPIO bit select register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT
          description: GPIO output register for GPIO0-31
          addressOffset: 4
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO output register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_W1TS
          description: GPIO output set register for GPIO0-31
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_W1TS
              description: GPIO output set register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: OUT_W1TC
          description: GPIO output clear register for GPIO0-31
          addressOffset: 12
          size: 32
          fields:
            - name: OUT_W1TC
              description: GPIO output clear register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: OUT1
          description: GPIO output register for GPIO32-34
          addressOffset: 16
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO output register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: OUT1_W1TS
          description: GPIO output set register for GPIO32-34
          addressOffset: 20
          size: 32
          fields:
            - name: OUT1_W1TS
              description: GPIO output set register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: OUT1_W1TC
          description: GPIO output clear register for GPIO32-34
          addressOffset: 24
          size: 32
          fields:
            - name: OUT1_W1TC
              description: GPIO output clear register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: SDIO_SELECT
          description: GPIO sdio select register
          addressOffset: 28
          size: 32
          fields:
            - name: SDIO_SEL
              description: GPIO sdio select register
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: ENABLE
          description: GPIO output enable register for GPIO0-31
          addressOffset: 32
          size: 32
          fields:
            - name: DATA
              description: GPIO output enable register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ENABLE_W1TS
          description: GPIO output enable set register for GPIO0-31
          addressOffset: 36
          size: 32
          fields:
            - name: ENABLE_W1TS
              description: GPIO output enable set register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: ENABLE_W1TC
          description: GPIO output enable clear register for GPIO0-31
          addressOffset: 40
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: GPIO output enable clear register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: ENABLE1
          description: GPIO output enable register for GPIO32-34
          addressOffset: 44
          size: 32
          fields:
            - name: DATA
              description: GPIO output enable register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: ENABLE1_W1TS
          description: GPIO output enable set register for GPIO32-34
          addressOffset: 48
          size: 32
          fields:
            - name: ENABLE1_W1TS
              description: GPIO output enable set register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: ENABLE1_W1TC
          description: GPIO output enable clear register for GPIO32-34
          addressOffset: 52
          size: 32
          fields:
            - name: ENABLE1_W1TC
              description: GPIO output enable clear register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: STRAP
          description: pad strapping register
          addressOffset: 56
          size: 32
          fields:
            - name: STRAPPING
              description: pad strapping register
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IN
          description: GPIO input register for GPIO0-31
          addressOffset: 60
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO input register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN1
          description: GPIO input register for GPIO32-34
          addressOffset: 64
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO input register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: STATUS
          description: GPIO interrupt status register for GPIO0-31
          addressOffset: 68
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO interrupt status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATUS_W1TS
          description: GPIO interrupt status set register for GPIO0-31
          addressOffset: 72
          size: 32
          fields:
            - name: STATUS_W1TS
              description: GPIO interrupt status set register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: STATUS_W1TC
          description: GPIO interrupt status clear register for GPIO0-31
          addressOffset: 76
          size: 32
          fields:
            - name: STATUS_W1TC
              description: GPIO interrupt status clear register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: STATUS1
          description: GPIO interrupt status register for GPIO32-34
          addressOffset: 80
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO interrupt status register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: STATUS1_W1TS
          description: GPIO interrupt status set register for GPIO32-34
          addressOffset: 84
          size: 32
          fields:
            - name: STATUS1_W1TS
              description: GPIO interrupt status set register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: STATUS1_W1TC
          description: GPIO interrupt status clear register for GPIO32-34
          addressOffset: 88
          size: 32
          fields:
            - name: STATUS1_W1TC
              description: GPIO interrupt status clear register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: PCPU_INT
          description: GPIO PRO_CPU interrupt status register for GPIO0-31
          addressOffset: 92
          size: 32
          fields:
            - name: PROCPU_INT
              description: GPIO PRO_CPU interrupt status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PCPU_NMI_INT
          description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
          addressOffset: 96
          size: 32
          fields:
            - name: PROCPU_NMI_INT
              description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPUSDIO_INT
          description: GPIO CPUSDIO interrupt status register for GPIO0-31
          addressOffset: 100
          size: 32
          fields:
            - name: SDIO_INT
              description: GPIO CPUSDIO interrupt status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PCPU_INT1
          description: GPIO PRO_CPU interrupt status register for GPIO32-34
          addressOffset: 104
          size: 32
          fields:
            - name: PROCPU_INT1
              description: GPIO PRO_CPU interrupt status register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: PCPU_NMI_INT1
          description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-34
          addressOffset: 108
          size: 32
          fields:
            - name: PROCPU_NMI_INT1
              description: GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: CPUSDIO_INT1
          description: GPIO CPUSDIO interrupt status register for GPIO32-34
          addressOffset: 112
          size: 32
          fields:
            - name: SDIO_INT1
              description: GPIO CPUSDIO interrupt status register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          dim: 35
          dimIncrement: 4
          name: PIN%s
          description: GPIO pin configuration register
          addressOffset: 116
          size: 32
          fields:
            - name: SYNC2_BYPASS
              description: "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: "set this bit to select pad driver. 1:open-drain. 0:normal."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SYNC1_BYPASS
              description: "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: INT_TYPE
              description: "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level"
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CONFIG
              description: reserved
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: INT_ENA
              description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt.
              bitOffset: 13
              bitWidth: 5
              access: read-write
      - register:
          name: STATUS_NEXT
          description: GPIO interrupt source register for GPIO0-31
          addressOffset: 332
          size: 32
          fields:
            - name: STATUS_INTERRUPT_NEXT
              description: GPIO interrupt source register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: STATUS_NEXT1
          description: GPIO interrupt source register for GPIO32-34
          addressOffset: 336
          size: 32
          fields:
            - name: STATUS_INTERRUPT_NEXT1
              description: GPIO interrupt source register for GPIO32-34
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          dim: 128
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127"
          name: FUNC%s_IN_SEL_CFG
          description: GPIO input function configuration register
          addressOffset: 340
          size: 32
          resetValue: 60
          fields:
            - name: IN_SEL
              description: "set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always high level. s=0x3C: set this port always low level."
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: IN_INV_SEL
              description: "set this bit to invert input signal. 1:invert. 0:not invert."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SEL
              description: "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          dim: 30
          dimIncrement: 4
          name: FUNC%s_OUT_SEL_CFG
          description: GPIO output function select register
          addressOffset: 1364
          size: 32
          resetValue: 128
          fields:
            - name: OUT_SEL
              description: "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127: output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals GPIO_OUT_REG[n]."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: INV_SEL
              description: "set this bit to invert output signal.1:invert.0:not invert."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OEN_SEL
              description: "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OEN_INV_SEL
              description: "set this bit to invert output enable signal.1:invert.0:not invert."
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: GPIO clock gate register
          addressOffset: 1580
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: set this bit to enable GPIO clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: GPIO version register
          addressOffset: 1788
          size: 32
          resetValue: 35655968
          fields:
            - name: DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: GPIO_SD
    description: Sigma-Delta Modulation
    groupName: GPIOSD
    baseAddress: 1611210496
    addressBlock:
      - offset: 0
        size: 124
        usage: registers
    registers:
      - register:
          dim: 4
          dimIncrement: 4
          name: SIGMADELTA%s
          description: Duty Cycle Configure Register of SDM%s
          addressOffset: 0
          size: 32
          resetValue: 65280
          fields:
            - name: SD0_IN
              description: This field is used to configure the duty cycle of sigma delta modulation output.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SD0_PRESCALE
              description: This field is used to set a divider value to divide APB clock.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: CLOCK_GATE
          description: Clock Gating Configure Register
          addressOffset: 32
          size: 32
          fields:
            - name: CLK_EN
              description: Clock enable bit of configuration registers for sigma delta modulation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SIGMADELTA_MISC
          description: MISC Register
          addressOffset: 36
          size: 32
          fields:
            - name: FUNCTION_CLK_EN
              description: Clock enable bit of sigma delta modulation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_SWAP
              description: Reserved.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: GLITCH_FILTER_CH%s
          description: Glitch Filter Configure Register of Channel%s
          addressOffset: 48
          size: 32
          fields:
            - name: FILTER_CH0_EN
              description: Glitch Filter channel enable bit.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FILTER_CH0_INPUT_IO_NUM
              description: Glitch Filter input io number.
              bitOffset: 1
              bitWidth: 6
              access: read-write
            - name: FILTER_CH0_WINDOW_THRES
              description: Glitch Filter window threshold.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: FILTER_CH0_WINDOW_WIDTH
              description: Glitch Filter window width.
              bitOffset: 13
              bitWidth: 6
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: ETM_EVENT_CH%s_CFG
          description: Etm Config register of Channel%s
          addressOffset: 96
          size: 32
          fields:
            - name: ETM_CH0_EVENT_SEL
              description: Etm event channel select gpio.
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: ETM_CH0_EVENT_EN
              description: Etm event send enable bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: ETM_TASK_P0_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 160
          size: 32
          fields:
            - name: ETM_TASK_GPIO0_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO0_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO1_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO1_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO2_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO2_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO3_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO3_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P1_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 164
          size: 32
          fields:
            - name: ETM_TASK_GPIO4_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO4_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO5_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO5_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO6_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO6_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO7_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO7_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P2_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 168
          size: 32
          fields:
            - name: ETM_TASK_GPIO8_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO8_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO9_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO9_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO10_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO10_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO11_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO11_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P3_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 172
          size: 32
          fields:
            - name: ETM_TASK_GPIO12_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO12_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO13_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO13_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO14_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO14_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO15_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO15_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P4_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 176
          size: 32
          fields:
            - name: ETM_TASK_GPIO16_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO16_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO17_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO17_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO18_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO18_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO19_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO19_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P5_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 180
          size: 32
          fields:
            - name: ETM_TASK_GPIO20_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO20_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO21_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO21_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO22_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO22_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO23_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO23_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P6_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 184
          size: 32
          fields:
            - name: ETM_TASK_GPIO24_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO24_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO25_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO25_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO26_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO26_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO27_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO27_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P7_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 188
          size: 32
          fields:
            - name: ETM_TASK_GPIO28_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO28_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO29_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO29_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO30_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO30_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
      - register:
          name: VERSION
          description: Version Control Register
          addressOffset: 252
          size: 32
          resetValue: 35663952
          fields:
            - name: GPIO_SD_DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: HINF
    description: HINF Peripheral
    groupName: HINF
    baseAddress: 1610702848
    addressBlock:
      - offset: 0
        size: 84
        usage: registers
    registers:
      - register:
          name: CFG_DATA0
          description: Configure sdio cis content
          addressOffset: 0
          size: 32
          resetValue: 9594470
          fields:
            - name: DEVICE_ID_FN1
              description: configure device id of function1 in cis
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USER_ID_FN1
              description: configure user id of function1 in cis
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: CFG_DATA1
          description: SDIO configuration register
          addressOffset: 4
          size: 32
          resetValue: 2301969
          fields:
            - name: SDIO_ENABLE
              description: Sdio clock enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SDIO_IOREADY1
              description: sdio function1 io ready signal in cis
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HIGHSPEED_ENABLE
              description: Highspeed enable in cccr
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: HIGHSPEED_MODE
              description: highspeed mode status in cccr
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SDIO_CD_ENABLE
              description: sdio card detect enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SDIO_IOREADY2
              description: sdio function1 io ready signal in cis
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SDIO_INT_MASK
              description: "mask sdio interrupt in cccr, high active"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: IOENABLE2
              description: ioe2 status in cccr
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: CD_DISABLE
              description: card disable status in cccr
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FUNC1_EPS
              description: function1 eps status in fbr
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: EMP
              description: empc status in cccr
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: IOENABLE1
              description: ioe1 status in cccr
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SDIO_VER
              description: sdio version in cccr
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: FUNC2_EPS
              description: function2 eps status in fbr
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SDIO20_CONF
              description: "[29],sdio negedge sample enablel.[30],sdio posedge sample enable.[31],sdio cmd/dat in delayed cycles control,0:no delay, 1:delay 1 cycle.\n[25]: sdio1.1 dat/cmd sending out edge control,1:negedge,0:posedge when highseed mode. \n[26]: sdio2.0 dat/cmd sending out edge control,1:negedge when [12]=0,0:negedge when [12]=0,posedge when highspeed mode enable.\n[27]: sdio interrupt sending out delay control,1:delay one cycle, 0: no delay.\n[28]: sdio data pad pull up enable"
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: CFG_TIMING
          description: Timing configuration registers
          addressOffset: 8
          size: 32
          resetValue: 360187922
          fields:
            - name: NCRC
              description: "configure Ncrc parameter in sdr50/104 mode, no more than 6."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: PST_END_CMD_LOW_VALUE
              description: configure cycles to lower cmd after voltage is changed to 1.8V.
              bitOffset: 3
              bitWidth: 7
              access: read-write
            - name: PST_END_DATA_LOW_VALUE
              description: configure cycles to lower data after voltage is changed to 1.8V.
              bitOffset: 10
              bitWidth: 6
              access: read-write
            - name: SDCLK_STOP_THRES
              description: Configure the number of cycles of module clk to judge sdclk has stopped
              bitOffset: 16
              bitWidth: 11
              access: read-write
            - name: SAMPLE_CLK_DIVIDER
              description: module clk divider to sample sdclk
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: CFG_UPDATE
          description: update sdio configurations
          addressOffset: 12
          size: 32
          fields:
            - name: CONF_UPDATE
              description: update the timing configurations
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CFG_DATA7
          description: SDIO configuration register
          addressOffset: 28
          size: 32
          resetValue: 595722240
          fields:
            - name: PIN_STATE
              description: configure cis addr 318 and 574
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHIP_STATE
              description: "configure cis addr 312, 315, 568 and 571"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SDIO_RST
              description: soft reset control for sdio module
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SDIO_IOREADY0
              description: "sdio io ready, high enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SDIO_MEM_PD
              description: "sdio memory power down, high active"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: ESDIO_DATA1_INT_EN
              description: enable sdio interrupt on data1 line
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SDIO_SWITCH_VOLT_SW
              description: "control switch voltage change to 1.8V by software. 0:3.3V,1:1.8V"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: DDR50_BLK_LEN_FIX_EN
              description: enable block length to be fixed to 512 bytes in ddr50 mode
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "sdio apb clock for configuration force on control:0-gating,1-force on."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDDR50
              description: configure if support sdr50 mode in cccr
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SSDR104
              description: configure if support sdr104 mode in cccr
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SSDR50
              description: configure if support ddr50 mode in cccr
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SDTD
              description: configure if support driver type D in cccr
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SDTA
              description: configure if support driver type A in cccr
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SDTC
              description: configure if support driver type C in cccr
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SAI
              description: configure if support asynchronous interrupt in cccr
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SDIO_WAKEUP_CLR
              description: clear sdio_wake_up signal after the chip wakes up
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: CIS_CONF_W0
          description: SDIO cis configuration register
          addressOffset: 32
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W0
              description: Configure cis addr 39~36
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF_W1
          description: SDIO cis configuration register
          addressOffset: 36
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W1
              description: Configure cis addr 43~40
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF_W2
          description: SDIO cis configuration register
          addressOffset: 40
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W2
              description: Configure cis addr 47~44
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF_W3
          description: SDIO cis configuration register
          addressOffset: 44
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W3
              description: Configure cis addr 51~48
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF_W4
          description: SDIO cis configuration register
          addressOffset: 48
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W4
              description: Configure cis addr 55~52
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF_W5
          description: SDIO cis configuration register
          addressOffset: 52
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W5
              description: Configure cis addr 59~56
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF_W6
          description: SDIO cis configuration register
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W6
              description: Configure cis addr 63~60
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CIS_CONF_W7
          description: SDIO cis configuration register
          addressOffset: 60
          size: 32
          resetValue: 4294967295
          fields:
            - name: CIS_CONF_W7
              description: Configure cis addr 67~64
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CFG_DATA16
          description: SDIO cis configuration register
          addressOffset: 64
          size: 32
          resetValue: 9598839
          fields:
            - name: DEVICE_ID_FN2
              description: configure device id of function2 in cis
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: USER_ID_FN2
              description: configure user id of function2 in cis
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: CFG_UHS1_INT_MODE
          description: configure int to start and end ahead of time in uhs1 mode
          addressOffset: 68
          size: 32
          fields:
            - name: INTOE_END_AHEAD_MODE
              description: "intoe on dat1 end ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: INT_END_AHEAD_MODE
              description: "int on dat1 end ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: INTOE_ST_AHEAD_MODE
              description: "intoe on dat1 start ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: INT_ST_AHEAD_MODE
              description: "int on dat1 start ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk"
              bitOffset: 6
              bitWidth: 2
              access: read-write
      - register:
          name: CONF_STATUS
          description: func0 config0 status
          addressOffset: 84
          size: 32
          fields:
            - name: FUNC0_CONFIG0
              description: "func0 config0 (addr: 0x20f0 ) status"
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: SDR25_ST
              description: sdr25 status
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SDR50_ST
              description: sdr50 status
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SDR104_ST
              description: sdr104 status
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DDR50_ST
              description: ddr50 status
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TUNE_ST
              description: tune_st fsm status
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: SDIO_SWITCH_VOLT_ST
              description: "sdio switch voltage status:0-3.3V, 1-1.8V."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SDIO_SWITCH_END
              description: sdio switch voltage ldo ready
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: SDIO_SLAVE_ECO_LOW
          description: sdio_slave redundant control registers
          addressOffset: 164
          size: 32
          fields:
            - name: RDN_ECO_LOW
              description: redundant registers for sdio_slave
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SDIO_SLAVE_ECO_HIGH
          description: sdio_slave redundant control registers
          addressOffset: 168
          size: 32
          resetValue: 4294967295
          fields:
            - name: RDN_ECO_HIGH
              description: redundant registers for sdio_slave
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SDIO_SLAVE_ECO_CONF
          description: sdio_slave redundant control registers
          addressOffset: 172
          size: 32
          fields:
            - name: SDIO_SLAVE_RDN_RESULT
              description: redundant registers for sdio_slave
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SDIO_SLAVE_RDN_ENA
              description: redundant registers for sdio_slave
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SDIO_SLAVE_SDIO_CLK_RDN_RESULT
              description: redundant registers for sdio_slave
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SDIO_SLAVE_SDIO_CLK_RDN_ENA
              description: redundant registers for sdio_slave
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SDIO_SLAVE_SDCLK_PAD_RDN_RESULT
              description: redundant registers for sdio_slave
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SDIO_SLAVE_SDCLK_PAD_RDN_ENA
              description: redundant registers for sdio_slave
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SDIO_SLAVE_LDO_CONF
          description: sdio slave ldo control register
          addressOffset: 176
          size: 32
          resetValue: 20
          fields:
            - name: LDO_READY_CTL_IN_EN
              description: control ldo ready signal by sdio slave itself
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LDO_READY_THRES
              description: "configure ldo ready counting threshold value, the actual counting target is 2^(ldo_ready_thres)-1"
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: LDO_READY_IGNORE_EN
              description: ignore ldo ready signal
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: SDIO_DATE
          description: "******* Description ***********"
          addressOffset: 252
          size: 32
          resetValue: 35664208
          fields:
            - name: SDIO_DATE
              description: sdio version date.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: HMAC
    description: HMAC (Hash-based Message Authentication Code) Accelerator
    groupName: HMAC
    baseAddress: 1611190272
    addressBlock:
      - offset: 0
        size: 164
        usage: registers
    registers:
      - register:
          name: SET_START
          description: Process control register 0.
          addressOffset: 64
          size: 32
          fields:
            - name: SET_START
              description: Start hmac operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_PARA_PURPOSE
          description: Configure purpose.
          addressOffset: 68
          size: 32
          fields:
            - name: PURPOSE_SET
              description: Set hmac parameter purpose.
              bitOffset: 0
              bitWidth: 4
              access: write-only
      - register:
          name: SET_PARA_KEY
          description: Configure key.
          addressOffset: 72
          size: 32
          fields:
            - name: KEY_SET
              description: Set hmac parameter key.
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: SET_PARA_FINISH
          description: Finish initial configuration.
          addressOffset: 76
          size: 32
          fields:
            - name: SET_PARA_END
              description: Finish hmac configuration.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ONE
          description: Process control register 1.
          addressOffset: 80
          size: 32
          fields:
            - name: SET_TEXT_ONE
              description: Call SHA to calculate one message block.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ING
          description: Process control register 2.
          addressOffset: 84
          size: 32
          fields:
            - name: SET_TEXT_ING
              description: Continue typical hmac.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_END
          description: Process control register 3.
          addressOffset: 88
          size: 32
          fields:
            - name: SET_TEXT_END
              description: Start hardware padding.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_RESULT_FINISH
          description: Process control register 4.
          addressOffset: 92
          size: 32
          fields:
            - name: SET_RESULT_END
              description: "After read result from upstream, then let hmac back to idle."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_JTAG
          description: Invalidate register 0.
          addressOffset: 96
          size: 32
          fields:
            - name: SET_INVALIDATE_JTAG
              description: Clear result from hmac downstream JTAG.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_DS
          description: Invalidate register 1.
          addressOffset: 100
          size: 32
          fields:
            - name: SET_INVALIDATE_DS
              description: Clear result from hmac downstream DS.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_ERROR
          description: Error register.
          addressOffset: 104
          size: 32
          fields:
            - name: QUERY_CHECK
              description: "Hmac configuration state. 0: key are agree with purpose. 1: error"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_BUSY
          description: Busy register.
          addressOffset: 108
          size: 32
          fields:
            - name: BUSY_STATE
              description: "Hmac state. 1'b0: idle. 1'b1: busy"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          dim: 16
          dimIncrement: 4
          name: "WR_MESSAGE_MEM[%s]"
          description: Message block memory.
          addressOffset: 128
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "RD_RESULT_MEM[%s]"
          description: Result from upstream.
          addressOffset: 192
          size: 32
      - register:
          name: SET_MESSAGE_PAD
          description: Process control register 5.
          addressOffset: 240
          size: 32
          fields:
            - name: SET_TEXT_PAD
              description: Start software padding.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: ONE_BLOCK
          description: Process control register 6.
          addressOffset: 244
          size: 32
          fields:
            - name: SET_ONE_BLOCK
              description: "Don't have to do padding."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SOFT_JTAG_CTRL
          description: Jtag register 0.
          addressOffset: 248
          size: 32
          fields:
            - name: SOFT_JTAG_CTRL
              description: Turn on JTAG verification.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: WR_JTAG
          description: Jtag register 1.
          addressOffset: 252
          size: 32
          fields:
            - name: WR_JTAG
              description: 32-bit of key to be compared.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: DATE
          description: Date register.
          addressOffset: 508
          size: 32
          resetValue: 538969624
          fields:
            - name: DATE
              description: Hmac date information/ hmac version information.
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: HP_APM
    description: HP_APM Peripheral
    groupName: HP_APM
    baseAddress: 1611239424
    addressBlock:
      - offset: 0
        size: 276
        usage: registers
    interrupt:
      - name: HP_APM_M0
        value: 35
      - name: HP_APM_M1
        value: 36
      - name: HP_APM_M2
        value: 37
      - name: HP_APM_M3
        value: 38
    registers:
      - register:
          name: REGION_FILTER_EN
          description: Region filter enable register
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: REGION_FILTER_EN
              description: Region filter enable
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: REGION0_ADDR_START
          description: Region address register
          addressOffset: 4
          size: 32
          fields:
            - name: REGION0_ADDR_START
              description: Start address of region0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION0_ADDR_END
          description: Region address register
          addressOffset: 8
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION0_ADDR_END
              description: End address of region0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION0_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 12
          size: 32
          fields:
            - name: REGION0_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION0_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION0_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION0_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION0_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION0_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION0_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION0_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION0_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION1_ADDR_START
          description: Region address register
          addressOffset: 16
          size: 32
          fields:
            - name: REGION1_ADDR_START
              description: Start address of region1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION1_ADDR_END
          description: Region address register
          addressOffset: 20
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION1_ADDR_END
              description: End address of region1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION1_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 24
          size: 32
          fields:
            - name: REGION1_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION1_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION1_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION1_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION1_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION1_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION1_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION1_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION1_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION2_ADDR_START
          description: Region address register
          addressOffset: 28
          size: 32
          fields:
            - name: REGION2_ADDR_START
              description: Start address of region2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION2_ADDR_END
          description: Region address register
          addressOffset: 32
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION2_ADDR_END
              description: End address of region2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION2_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 36
          size: 32
          fields:
            - name: REGION2_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION2_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION2_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION2_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION2_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION2_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION2_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION2_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION2_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION3_ADDR_START
          description: Region address register
          addressOffset: 40
          size: 32
          fields:
            - name: REGION3_ADDR_START
              description: Start address of region3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION3_ADDR_END
          description: Region address register
          addressOffset: 44
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION3_ADDR_END
              description: End address of region3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION3_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 48
          size: 32
          fields:
            - name: REGION3_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION3_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION3_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION3_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION3_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION3_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION3_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION3_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION3_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION4_ADDR_START
          description: Region address register
          addressOffset: 52
          size: 32
          fields:
            - name: REGION4_ADDR_START
              description: Start address of region4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION4_ADDR_END
          description: Region address register
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION4_ADDR_END
              description: End address of region4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION4_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 60
          size: 32
          fields:
            - name: REGION4_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION4_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION4_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION4_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION4_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION4_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION4_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION4_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION4_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION5_ADDR_START
          description: Region address register
          addressOffset: 64
          size: 32
          fields:
            - name: REGION5_ADDR_START
              description: Start address of region5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION5_ADDR_END
          description: Region address register
          addressOffset: 68
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION5_ADDR_END
              description: End address of region5
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION5_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 72
          size: 32
          fields:
            - name: REGION5_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION5_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION5_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION5_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION5_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION5_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION5_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION5_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION5_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION6_ADDR_START
          description: Region address register
          addressOffset: 76
          size: 32
          fields:
            - name: REGION6_ADDR_START
              description: Start address of region6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION6_ADDR_END
          description: Region address register
          addressOffset: 80
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION6_ADDR_END
              description: End address of region6
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION6_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 84
          size: 32
          fields:
            - name: REGION6_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION6_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION6_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION6_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION6_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION6_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION6_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION6_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION6_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION7_ADDR_START
          description: Region address register
          addressOffset: 88
          size: 32
          fields:
            - name: REGION7_ADDR_START
              description: Start address of region7
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION7_ADDR_END
          description: Region address register
          addressOffset: 92
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION7_ADDR_END
              description: End address of region7
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION7_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 96
          size: 32
          fields:
            - name: REGION7_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION7_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION7_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION7_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION7_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION7_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION7_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION7_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION7_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION8_ADDR_START
          description: Region address register
          addressOffset: 100
          size: 32
          fields:
            - name: REGION8_ADDR_START
              description: Start address of region8
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION8_ADDR_END
          description: Region address register
          addressOffset: 104
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION8_ADDR_END
              description: End address of region8
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION8_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 108
          size: 32
          fields:
            - name: REGION8_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION8_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION8_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION8_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION8_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION8_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION8_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION8_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION8_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION9_ADDR_START
          description: Region address register
          addressOffset: 112
          size: 32
          fields:
            - name: REGION9_ADDR_START
              description: Start address of region9
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION9_ADDR_END
          description: Region address register
          addressOffset: 116
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION9_ADDR_END
              description: End address of region9
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION9_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 120
          size: 32
          fields:
            - name: REGION9_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION9_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION9_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION9_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION9_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION9_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION9_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION9_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION9_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION10_ADDR_START
          description: Region address register
          addressOffset: 124
          size: 32
          fields:
            - name: REGION10_ADDR_START
              description: Start address of region10
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION10_ADDR_END
          description: Region address register
          addressOffset: 128
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION10_ADDR_END
              description: End address of region10
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION10_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 132
          size: 32
          fields:
            - name: REGION10_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION10_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION10_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION10_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION10_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION10_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION10_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION10_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION10_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION11_ADDR_START
          description: Region address register
          addressOffset: 136
          size: 32
          fields:
            - name: REGION11_ADDR_START
              description: Start address of region11
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION11_ADDR_END
          description: Region address register
          addressOffset: 140
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION11_ADDR_END
              description: End address of region11
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION11_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 144
          size: 32
          fields:
            - name: REGION11_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION11_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION11_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION11_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION11_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION11_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION11_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION11_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION11_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION12_ADDR_START
          description: Region address register
          addressOffset: 148
          size: 32
          fields:
            - name: REGION12_ADDR_START
              description: Start address of region12
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION12_ADDR_END
          description: Region address register
          addressOffset: 152
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION12_ADDR_END
              description: End address of region12
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION12_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 156
          size: 32
          fields:
            - name: REGION12_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION12_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION12_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION12_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION12_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION12_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION12_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION12_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION12_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION13_ADDR_START
          description: Region address register
          addressOffset: 160
          size: 32
          fields:
            - name: REGION13_ADDR_START
              description: Start address of region13
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION13_ADDR_END
          description: Region address register
          addressOffset: 164
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION13_ADDR_END
              description: End address of region13
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION13_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 168
          size: 32
          fields:
            - name: REGION13_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION13_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION13_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION13_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION13_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION13_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION13_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION13_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION13_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION14_ADDR_START
          description: Region address register
          addressOffset: 172
          size: 32
          fields:
            - name: REGION14_ADDR_START
              description: Start address of region14
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION14_ADDR_END
          description: Region address register
          addressOffset: 176
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION14_ADDR_END
              description: End address of region14
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION14_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 180
          size: 32
          fields:
            - name: REGION14_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION14_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION14_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION14_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION14_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION14_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION14_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION14_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION14_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION15_ADDR_START
          description: Region address register
          addressOffset: 184
          size: 32
          fields:
            - name: REGION15_ADDR_START
              description: Start address of region15
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION15_ADDR_END
          description: Region address register
          addressOffset: 188
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION15_ADDR_END
              description: End address of region15
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION15_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 192
          size: 32
          fields:
            - name: REGION15_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION15_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION15_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION15_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION15_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION15_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION15_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION15_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION15_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: FUNC_CTRL
          description: PMS function control register
          addressOffset: 196
          size: 32
          resetValue: 15
          fields:
            - name: M0_PMS_FUNC_EN
              description: PMS M0 function enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: M1_PMS_FUNC_EN
              description: PMS M1 function enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: M2_PMS_FUNC_EN
              description: PMS M2 function enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: M3_PMS_FUNC_EN
              description: PMS M3 function enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: M0_STATUS
          description: M0 status register
          addressOffset: 200
          size: 32
          fields:
            - name: M0_EXCEPTION_STATUS
              description: Exception status
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: M0_STATUS_CLR
          description: M0 status clear register
          addressOffset: 204
          size: 32
          fields:
            - name: M0_REGION_STATUS_CLR
              description: Clear exception status
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: M0_EXCEPTION_INFO0
          description: M0 exception_info0 register
          addressOffset: 208
          size: 32
          fields:
            - name: M0_EXCEPTION_REGION
              description: Exception region
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: M0_EXCEPTION_MODE
              description: Exception mode
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: M0_EXCEPTION_ID
              description: Exception id information
              bitOffset: 18
              bitWidth: 5
              access: read-only
      - register:
          name: M0_EXCEPTION_INFO1
          description: M0 exception_info1 register
          addressOffset: 212
          size: 32
          fields:
            - name: M0_EXCEPTION_ADDR
              description: Exception addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: M1_STATUS
          description: M1 status register
          addressOffset: 216
          size: 32
          fields:
            - name: M1_EXCEPTION_STATUS
              description: Exception status
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: M1_STATUS_CLR
          description: M1 status clear register
          addressOffset: 220
          size: 32
          fields:
            - name: M1_REGION_STATUS_CLR
              description: Clear exception status
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: M1_EXCEPTION_INFO0
          description: M1 exception_info0 register
          addressOffset: 224
          size: 32
          fields:
            - name: M1_EXCEPTION_REGION
              description: Exception region
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: M1_EXCEPTION_MODE
              description: Exception mode
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: M1_EXCEPTION_ID
              description: Exception id information
              bitOffset: 18
              bitWidth: 5
              access: read-only
      - register:
          name: M1_EXCEPTION_INFO1
          description: M1 exception_info1 register
          addressOffset: 228
          size: 32
          fields:
            - name: M1_EXCEPTION_ADDR
              description: Exception addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: M2_STATUS
          description: M2 status register
          addressOffset: 232
          size: 32
          fields:
            - name: M2_EXCEPTION_STATUS
              description: Exception status
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: M2_STATUS_CLR
          description: M2 status clear register
          addressOffset: 236
          size: 32
          fields:
            - name: M2_REGION_STATUS_CLR
              description: Clear exception status
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: M2_EXCEPTION_INFO0
          description: M2 exception_info0 register
          addressOffset: 240
          size: 32
          fields:
            - name: M2_EXCEPTION_REGION
              description: Exception region
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: M2_EXCEPTION_MODE
              description: Exception mode
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: M2_EXCEPTION_ID
              description: Exception id information
              bitOffset: 18
              bitWidth: 5
              access: read-only
      - register:
          name: M2_EXCEPTION_INFO1
          description: M2 exception_info1 register
          addressOffset: 244
          size: 32
          fields:
            - name: M2_EXCEPTION_ADDR
              description: Exception addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: M3_STATUS
          description: M3 status register
          addressOffset: 248
          size: 32
          fields:
            - name: M3_EXCEPTION_STATUS
              description: Exception status
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: M3_STATUS_CLR
          description: M3 status clear register
          addressOffset: 252
          size: 32
          fields:
            - name: M3_REGION_STATUS_CLR
              description: Clear exception status
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: M3_EXCEPTION_INFO0
          description: M3 exception_info0 register
          addressOffset: 256
          size: 32
          fields:
            - name: M3_EXCEPTION_REGION
              description: Exception region
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: M3_EXCEPTION_MODE
              description: Exception mode
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: M3_EXCEPTION_ID
              description: Exception id information
              bitOffset: 18
              bitWidth: 5
              access: read-only
      - register:
          name: M3_EXCEPTION_INFO1
          description: M3 exception_info1 register
          addressOffset: 260
          size: 32
          fields:
            - name: M3_EXCEPTION_ADDR
              description: Exception addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INT_EN
          description: APM interrupt enable register
          addressOffset: 264
          size: 32
          fields:
            - name: M0_APM_INT_EN
              description: APM M0 interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: M1_APM_INT_EN
              description: APM M1 interrupt enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: M2_APM_INT_EN
              description: APM M2 interrupt enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: M3_APM_INT_EN
              description: APM M3 interrupt enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: clock gating register
          addressOffset: 268
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 2044
          size: 32
          resetValue: 35672640
          fields:
            - name: DATE
              description: reg_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: HP_SYS
    description: High-Power System
    groupName: HP_SYS
    baseAddress: 1611223040
    addressBlock:
      - offset: 0
        size: 92
        usage: registers
    interrupt:
      - name: HP_PERI_TIMEOUT
        value: 33
      - name: MODEM_PERI_TIMEOUT
        value: 34
    registers:
      - register:
          name: EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL
          description: EXTERNAL DEVICE ENCRYPTION/DECRYPTION configuration register
          addressOffset: 0
          size: 32
          fields:
            - name: ENABLE_SPI_MANUAL_ENCRYPT
              description: Set this bit as 1 to enable mspi xts manual encrypt in spi boot mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_DB_ENCRYPT
              description: reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_G0CB_DECRYPT
              description: Set this bit as 1 to enable mspi xts auto decrypt in download boot mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ENABLE_DOWNLOAD_MANUAL_ENCRYPT
              description: Set this bit as 1 to enable mspi xts manual encrypt in download boot mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: SRAM_USAGE_CONF
          description: HP memory usage configuration register
          addressOffset: 4
          size: 32
          fields:
            - name: CACHE_USAGE
              description: reserved
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SRAM_USAGE
              description: "0: cpu use hp-memory. 1:mac-dump accessing hp-memory."
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: MAC_DUMP_ALLOC
              description: Set this bit as 1 to add an offset (64KB) when mac-dump accessing hp-memory.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: SEC_DPA_CONF
          description: HP anti-DPA security configuration register
          addressOffset: 8
          size: 32
          fields:
            - name: SEC_DPA_LEVEL
              description: "0: anti-DPA disable. 1~3: anti-DPA enable with different security level. The larger the number, the stronger the ability to resist DPA attacks and the higher the security level, but it will increase the computational overhead of the hardware crypto-accelerators. Only avaliable if HP_SYS_SEC_DPA_CFG_SEL is 0."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SEC_DPA_CFG_SEL
              description: "This field is used to select either HP_SYS_SEC_DPA_LEVEL or EFUSE_SEC_DPA_LEVEL (from efuse) to control dpa_level. 0: EFUSE_SEC_DPA_LEVEL, 1: HP_SYS_SEC_DPA_LEVEL."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERI_TIMEOUT_CONF
          description: CPU_PERI_TIMEOUT configuration register
          addressOffset: 12
          size: 32
          resetValue: 196607
          fields:
            - name: CPU_PERI_TIMEOUT_THRES
              description: "Set the timeout threshold for bus access, corresponding to the number of clock cycles of the clock domain."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CPU_PERI_TIMEOUT_INT_CLEAR
              description: Set this bit as 1 to clear timeout interrupt
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CPU_PERI_TIMEOUT_PROTECT_EN
              description: Set this bit as 1 to enable timeout protection for accessing cpu peripheral registers
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_PERI_TIMEOUT_ADDR
          description: CPU_PERI_TIMEOUT_ADDR register
          addressOffset: 16
          size: 32
          fields:
            - name: CPU_PERI_TIMEOUT_ADDR
              description: Record the address information of abnormal access
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPU_PERI_TIMEOUT_UID
          description: CPU_PERI_TIMEOUT_UID register
          addressOffset: 20
          size: 32
          fields:
            - name: CPU_PERI_TIMEOUT_UID
              description: "Record master id[4:0] & master permission[6:5] when trigger timeout. This register will be cleared after the interrupt is cleared."
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: HP_PERI_TIMEOUT_CONF
          description: HP_PERI_TIMEOUT configuration register
          addressOffset: 24
          size: 32
          resetValue: 196607
          fields:
            - name: HP_PERI_TIMEOUT_THRES
              description: "Set the timeout threshold for bus access, corresponding to the number of clock cycles of the clock domain."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: HP_PERI_TIMEOUT_INT_CLEAR
              description: Set this bit as 1 to clear timeout interrupt
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: HP_PERI_TIMEOUT_PROTECT_EN
              description: Set this bit as 1 to enable timeout protection for accessing hp peripheral registers
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: HP_PERI_TIMEOUT_ADDR
          description: HP_PERI_TIMEOUT_ADDR register
          addressOffset: 28
          size: 32
          fields:
            - name: HP_PERI_TIMEOUT_ADDR
              description: Record the address information of abnormal access
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HP_PERI_TIMEOUT_UID
          description: HP_PERI_TIMEOUT_UID register
          addressOffset: 32
          size: 32
          fields:
            - name: HP_PERI_TIMEOUT_UID
              description: "Record master id[4:0] & master permission[6:5] when trigger timeout. This register will be cleared after the interrupt is cleared."
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: MODEM_PERI_TIMEOUT_CONF
          description: MODEM_PERI_TIMEOUT configuration register
          addressOffset: 36
          size: 32
          resetValue: 196607
          fields:
            - name: MODEM_PERI_TIMEOUT_THRES
              description: "Set the timeout threshold for bus access, corresponding to the number of clock cycles of the clock domain."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MODEM_PERI_TIMEOUT_INT_CLEAR
              description: Set this bit as 1 to clear timeout interrupt
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MODEM_PERI_TIMEOUT_PROTECT_EN
              description: Set this bit as 1 to enable timeout protection for accessing modem registers
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: MODEM_PERI_TIMEOUT_ADDR
          description: MODEM_PERI_TIMEOUT_ADDR register
          addressOffset: 40
          size: 32
          fields:
            - name: MODEM_PERI_TIMEOUT_ADDR
              description: Record the address information of abnormal access
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MODEM_PERI_TIMEOUT_UID
          description: MODEM_PERI_TIMEOUT_UID register
          addressOffset: 44
          size: 32
          fields:
            - name: MODEM_PERI_TIMEOUT_UID
              description: "Record master id[4:0] & master permission[6:5] when trigger timeout. This register will be cleared after the interrupt is cleared."
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: SDIO_CTRL
          description: SDIO Control configuration register
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: DIS_SDIO_PROB
              description: Set this bit as 1 to disable SDIO_PROB function. disable by default.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SDIO_WIN_ACCESS_EN
              description: Enable sdio slave to access other peripherals on the chip
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: RETENTION_CONF
          description: Retention configuration register
          addressOffset: 52
          size: 32
          fields:
            - name: RETENTION_DISABLE
              description: Set this bit as 1 to disable retention function. Not disable by default.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ROM_TABLE_LOCK
          description: Rom-Table lock register
          addressOffset: 56
          size: 32
          fields:
            - name: ROM_TABLE_LOCK
              description: XXXX
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ROM_TABLE
          description: Rom-Table register
          addressOffset: 60
          size: 32
          fields:
            - name: ROM_TABLE
              description: XXXX
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_DEBUG_RUNSTALL_CONF
          description: Core Debug runstall configure register
          addressOffset: 64
          size: 32
          fields:
            - name: CORE_DEBUG_RUNSTALL_ENABLE
              description: Set this field to 1 to enable debug runstall feature between HP-core and LP-core.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_TEST_CONF
          description: MEM_TEST configuration register
          addressOffset: 68
          size: 32
          resetValue: 32
          fields:
            - name: HP_MEM_WPULSE
              description: This field controls hp system memory WPULSE parameter.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: HP_MEM_WA
              description: This field controls hp system memory WA parameter.
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: HP_MEM_RA
              description: This field controls hp system memory RA parameter.
              bitOffset: 6
              bitWidth: 2
              access: read-write
      - register:
          name: RND_ECO
          description: redcy eco register.
          addressOffset: 992
          size: 32
          fields:
            - name: REDCY_ENA
              description: Only reserved for ECO.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REDCY_RESULT
              description: Only reserved for ECO.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: RND_ECO_LOW
          description: redcy eco low register.
          addressOffset: 996
          size: 32
          fields:
            - name: REDCY_LOW
              description: Only reserved for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_HIGH
          description: redcy eco high register.
          addressOffset: 1000
          size: 32
          resetValue: 4294967295
          fields:
            - name: REDCY_HIGH
              description: Only reserved for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLOCK_GATE
          description: HP-SYSTEM clock gating configure register
          addressOffset: 1016
          size: 32
          fields:
            - name: CLK_EN
              description: Set this bit as 1 to force on clock gating.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Date register.
          addressOffset: 1020
          size: 32
          resetValue: 35676432
          fields:
            - name: DATE
              description: HP-SYSTEM date information/ HP-SYSTEM version information.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: I2C0
    description: I2C (Inter-Integrated Circuit) Controller 0
    groupName: I2C
    baseAddress: 1610629120
    addressBlock:
      - offset: 0
        size: 144
        usage: registers
    interrupt:
      - name: I2C_MASTER
        value: 11
      - name: I2C_EXT0
        value: 50
    registers:
      - register:
          name: SCL_LOW_PERIOD
          description: "Configures the low level width of the SCL\nClock"
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: "This register is used to configure for how long SCL remains low in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: CTR
          description: Transmission setting
          addressOffset: 4
          size: 32
          resetValue: 520
          fields:
            - name: SDA_FORCE_OUT
              description: "1: direct output, 0: open drain output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "1: direct output, 0: open drain output."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SCL_LEVEL
              description: "This register is used to select the sample mode.\n1: sample SDA data on the SCL low level.\n0: sample SDA data on the SCL high level."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FULL_ACK_LEVEL
              description: This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: "Set this bit to configure the module as an I2C Master. Clear this bit to configure the\nmodule as an I2C Slave."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: Set this bit to start sending the data in txfifo.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TX_LSB_FIRST
              description: "This bit is used to control the sending mode for data needing to be sent. \n1: send data from the least significant bit,\n0: send data from the most significant bit."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: "This bit is used to control the storage mode for received data.\n1: receive data from the least significant bit,\n0: receive data from the most significant bit."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_EN
              description: This is the enable bit for arbitration_lost.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FSM_RST
              description: This register is used to reset the scl FMS.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CONF_UPGATE
              description: synchronization bit
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLV_TX_AUTO_START_EN
              description: This is the enable bit for slave to send data automatically
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: ADDR_10BIT_RW_CHECK_EN
              description: This is the enable bit to check if the r/w bit of 10bit addressing consists with I2C protocol
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ADDR_BROADCASTING_EN
              description: This is the enable bit to support the 7bit general call function.
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: SR
          description: Describe I2C work status.
          addressOffset: 8
          size: 32
          resetValue: 49152
          fields:
            - name: RESP_REC
              description: "The received ACK value in master mode or slave mode. 0: ACK, 1: NACK."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLAVE_RW
              description: "When in slave mode, 1: master reads from slave, 0: master writes to slave."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: "When the I2C controller loses control of SCL line, this register changes to 1."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: "1: the I2C bus is busy transferring data, 0: the I2C bus is in idle state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDRESSED
              description: "When configured as an I2C Slave, and the address sent by the master is\nequal to the address of the slave, then this bit will be of high level."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RXFIFO_CNT
              description: This field represents the amount of data needed to be sent.
              bitOffset: 8
              bitWidth: 6
              access: read-only
            - name: STRETCH_CAUSE
              description: "The cause of stretching SCL low in slave mode. 0:  stretching SCL low at the beginning of I2C read data state. 1: stretching SCL low when I2C Tx FIFO is empty in slave mode. 2: stretching SCL low when I2C Rx FIFO is full in slave mode."
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: TXFIFO_CNT
              description: This field stores the amount of received data in RAM.
              bitOffset: 18
              bitWidth: 6
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: "This field indicates the states of the I2C module state machine. \n0: Idle, 1: Address shift, 2: ACK address, 3: Rx data, 4: Tx data, 5: Send ACK, 6: Wait ACK"
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: "This field indicates the states of the state machine used to produce SCL.\n0: Idle, 1: Start, 2: Negative edge, 3: Low, 4: Positive edge, 5: High, 6: Stop"
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: Setting time out control for receiving data.
          addressOffset: 12
          size: 32
          resetValue: 16
          fields:
            - name: TIME_OUT_VALUE
              description: "This register is used to configure the timeout for receiving a data bit in APB\nclock cycles."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TIME_OUT_EN
              description: This is the enable bit for time out control.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE_ADDR
          description: Local slave address setting
          addressOffset: 16
          size: 32
          fields:
            - name: SLAVE_ADDR
              description: "When configured as an I2C Slave, this field is used to configure the slave address."
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: ADDR_10BIT_EN
              description: This field is used to enable the slave 10-bit addressing mode in master mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_ST
          description: FIFO status register.
          addressOffset: 20
          size: 32
          fields:
            - name: RXFIFO_RADDR
              description: This is the offset address of the APB reading from rxfifo
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: RXFIFO_WADDR
              description: This is the offset address of i2c module receiving data and writing to rxfifo.
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: TXFIFO_RADDR
              description: This is the offset address of i2c module reading from txfifo.
              bitOffset: 10
              bitWidth: 5
              access: read-only
            - name: TXFIFO_WADDR
              description: This is the offset address of APB bus writing to txfifo.
              bitOffset: 15
              bitWidth: 5
              access: read-only
            - name: SLAVE_RW_POINT
              description: The received data in I2C slave mode.
              bitOffset: 22
              bitWidth: 8
              access: read-only
      - register:
          name: FIFO_CONF
          description: FIFO configuration register.
          addressOffset: 24
          size: 32
          resetValue: 16523
          fields:
            - name: RXFIFO_WM_THRHD
              description: "The water mark threshold of rx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[4:0], reg_rxfifo_wm_int_raw bit will be valid."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TXFIFO_WM_THRHD
              description: "The water mark threshold of tx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[4:0], reg_txfifo_wm_int_raw bit will be valid."
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: NONFIFO_EN
              description: Set this bit to enable APB nonfifo access.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FIFO_ADDR_CFG_EN
              description: "When this bit is set to 1, the byte received after the I2C address byte represents the offset address in the I2C Slave RAM."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: Set this bit to reset rx-fifo.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: Set this bit to reset tx-fifo.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FIFO_PRT_EN
              description: "The control enable bit of FIFO pointer in non-fifo access mode. This bit controls the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty."
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: Rx FIFO read data.
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_RDATA
              description: The value of rx FIFO read data.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 32
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_RAW
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_RAW
              description: The raw interrupt bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_RAW
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GENERAL_CALL_INT_RAW
              description: The raw interrupt bit for I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDR_UNMATCH_INT_RAW
              description: The raw interrupt bit for I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 36
          size: 32
          fields:
            - name: RXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: END_DETECT_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BYTE_TRANS_DONE_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MST_TXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: Set this bit to clear the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TRANS_START_INT_CLR
              description: Set this bit to clear the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: NACK_INT_CLR
              description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: TXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SCL_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SCL_MAIN_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: DET_START_INT_CLR
              description: Set this bit to clear I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLAVE_STRETCH_INT_CLR
              description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: GENERAL_CALL_INT_CLR
              description: Set this bit to clear I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SLAVE_ADDR_UNMATCH_INT_CLR
              description: Set this bit to clear I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 40
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_WM_INT_ENA
              description: The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: END_DETECT_INT_ENA
              description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BYTE_TRANS_DONE_INT_ENA
              description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MST_TXFIFO_UDF_INT_ENA
              description: The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: The interrupt enable bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TRANS_START_INT_ENA
              description: The interrupt enable bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: NACK_INT_ENA
              description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TXFIFO_OVF_INT_ENA
              description: The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_UDF_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCL_ST_TO_INT_ENA
              description: The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCL_MAIN_ST_TO_INT_ENA
              description: The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DET_START_INT_ENA
              description: The interrupt enable bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLAVE_STRETCH_INT_ENA
              description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: GENERAL_CALL_INT_ENA
              description: The interrupt enable bit for I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLAVE_ADDR_UNMATCH_INT_ENA
              description: The interrupt enable bit for I2C_SLAVE_ADDR_UNMATCH_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: INT_STATUS
          description: Status of captured I2C communication events
          addressOffset: 44
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_ST
              description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_ST
              description: The masked interrupt status bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_ST
              description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GENERAL_CALL_INT_ST
              description: The masked interrupt status bit for I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDR_UNMATCH_INT_ST
              description: The masked interrupt status bit for I2C_SLAVE_ADDR_UNMATCH_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: SDA_HOLD
          description: Configures the hold time after a negative SCL edge.
          addressOffset: 48
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure the time to hold the data after the negative\nedge of SCL, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SDA_SAMPLE
          description: Configures the sample time after a positive SCL edge.
          addressOffset: 52
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure for how long SDA is sampled, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          description: Configures the high level width of SCL
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: "This register is used to configure for how long SCL remains high in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SCL_WAIT_HIGH_PERIOD
              description: "This register is used to configure for the SCL_FSM's waiting period for SCL high level in master mode, in I2C module clock cycles."
              bitOffset: 9
              bitWidth: 7
              access: read-write
      - register:
          name: SCL_START_HOLD
          description: Configures the delay between the SDA and SCL negative edge for a start condition
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the negative edge\nof SDA and the negative edge of SCL for a START condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          description: "Configures the delay between the positive\nedge of SCL and the negative edge of SDA"
          addressOffset: 68
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the positive\nedge of SCL and the negative edge of SDA for a RESTART condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          description: "Configures the delay after the SCL clock\nedge for a stop condition"
          addressOffset: 72
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the delay after the STOP condition,\nin I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          description: "Configures the delay between the SDA and\nSCL positive edge for a stop condition"
          addressOffset: 76
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the positive edge\nof SCL and the positive edge of SDA, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FILTER_CFG
          description: SCL and SDA filter configuration register
          addressOffset: 80
          size: 32
          resetValue: 768
          fields:
            - name: SCL_FILTER_THRES
              description: "When a pulse on the SCL input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SDA_FILTER_THRES
              description: "When a pulse on the SDA input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: SCL_FILTER_EN
              description: This is the filter enable bit for SCL.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SDA_FILTER_EN
              description: This is the filter enable bit for SDA.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF
          description: I2C CLK configuration register
          addressOffset: 84
          size: 32
          resetValue: 2097152
          fields:
            - name: SCLK_DIV_NUM
              description: the integral part of the fractional divisor for i2c module
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: the numerator of the fractional part of the fractional divisor for i2c module
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: the denominator of the fractional part of the fractional divisor for i2c module
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: "The clock selection for i2c module:0-XTAL,1-CLK_8MHz."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SCLK_ACTIVE
              description: The clock switch for i2c module
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7"
          name: COMD%s
          description: I2C command register %s
          addressOffset: 88
          size: 32
          fields:
            - name: COMMAND
              description: "This is the content of command 0. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND_DONE
              description: "When command 0 is done in I2C Master mode, this bit changes to high\nlevel."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_ST_TIME_OUT
          description: SCL status time out register
          addressOffset: 120
          size: 32
          resetValue: 16
          fields:
            - name: SCL_ST_TO_I2C
              description: The threshold value of SCL_FSM state unchanged period. It should be o more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_MAIN_ST_TIME_OUT
          description: SCL main status time out register
          addressOffset: 124
          size: 32
          resetValue: 16
          fields:
            - name: SCL_MAIN_ST_TO_I2C
              description: The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_SP_CONF
          description: Power configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: SCL_RST_SLV_EN
              description: "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_RST_SLV_NUM
              description: Configure the pulses of SCL generated in I2C master mode. Valid when reg_scl_rst_slv_en is 1.
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: SCL_PD_EN
              description: "The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDA_PD_EN
              description: "The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_STRETCH_CONF
          description: Set SCL stretch of I2C slave
          addressOffset: 132
          size: 32
          fields:
            - name: STRETCH_PROTECT_NUM
              description: Configure the period of I2C slave stretching SCL line.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: SLAVE_SCL_STRETCH_EN
              description: "The enable bit for slave SCL stretch function. 1: Enable. 0: Disable. The SCL output line will be stretched low when reg_slave_scl_stretch_en is 1 and stretch event happens. The stretch cause can be seen in reg_stretch_cause."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLAVE_SCL_STRETCH_CLR
              description: Set this bit to clear the I2C slave SCL stretch function.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLAVE_BYTE_ACK_CTL_EN
              description: The enable bit for slave to control ACK level function.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLAVE_BYTE_ACK_LVL
              description: Set the ACK level when slave controlling ACK level function enables.
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 248
          size: 32
          resetValue: 35656050
          fields:
            - name: DATE
              description: This is the the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TXFIFO_START_ADDR
          description: I2C TXFIFO base address register
          addressOffset: 256
          size: 32
          fields:
            - name: TXFIFO_START_ADDR
              description: This is the I2C txfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RXFIFO_START_ADDR
          description: I2C RXFIFO base address register
          addressOffset: 384
          size: 32
          fields:
            - name: RXFIFO_START_ADDR
              description: This is the I2C rxfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
  - name: I2S0
    description: I2S (Inter-IC Sound) Controller 0
    groupName: I2S
    baseAddress: 1610661888
    addressBlock:
      - offset: 0
        size: 96
        usage: registers
    interrupt:
      - name: I2S0
        value: 41
    registers:
      - register:
          name: INT_RAW
          description: "I2S interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: RX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: I2S interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: RX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: I2S interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: RX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: I2S interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: RX_DONE_INT_CLR
              description: Set this bit to clear the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RX_CONF
          description: I2S RX configure register
          addressOffset: 32
          size: 32
          resetValue: 38400
          fields:
            - name: RX_RESET
              description: Set this bit to reset receiver
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_FIFO_RESET
              description: Set this bit to reset Rx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_START
              description: Set this bit to start receiving data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_SLAVE_MOD
              description: Set this bit to enable slave receiver mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_MONO
              description: Set this bit to enable receiver  in mono mode
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_BIG_ENDIAN
              description: "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_UPDATE
              description: Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_PCM_CONF
              description: "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: RX_PCM_BYPASS
              description: Set this bit to bypass Compress/Decompress module for received data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_STOP_MODE
              description: "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RX_LEFT_ALIGN
              description: "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_24_FILL_EN
              description: "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RX_WS_IDLE_POL
              description: "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RX_BIT_ORDER
              description: "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_TDM_EN
              description: "1: Enable I2S TDM Rx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_PDM_EN
              description: "1: Enable I2S PDM Rx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CONF
          description: I2S TX configure register
          addressOffset: 36
          size: 32
          resetValue: 45568
          fields:
            - name: TX_RESET
              description: Set this bit to reset transmitter
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_FIFO_RESET
              description: Set this bit to reset Tx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TX_START
              description: Set this bit to start transmitting data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_SLAVE_MOD
              description: Set this bit to enable slave transmitter mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_MONO
              description: Set this bit to enable transmitter in mono mode
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_CHAN_EQUAL
              description: "1: The value of Left channel data is equal to the value of right channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select mode."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_BIG_ENDIAN
              description: "I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_UPDATE
              description: Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S TX mono mode.   0: The second channel data value is valid in I2S TX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_PCM_CONF
              description: "I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TX_PCM_BYPASS
              description: Set this bit to bypass  Compress/Decompress module for transmitted data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_STOP_EN
              description: Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_LEFT_ALIGN
              description: "1: I2S TX left alignment mode. 0: I2S TX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_24_FILL_EN
              description: "1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TX_WS_IDLE_POL
              description: "0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1: WS should be 1 when sending left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TX_BIT_ORDER
              description: "I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is sent first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TX_TDM_EN
              description: "1: Enable I2S TDM Tx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TX_PDM_EN
              description: "1: Enable I2S PDM Tx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TX_CHAN_MOD
              description: I2S transmitter channel mode configuration bits.
              bitOffset: 24
              bitWidth: 3
              access: read-write
            - name: SIG_LOOPBACK
              description: Enable signal loop back mode with transmitter module and receiver module sharing the same WS and BCK signals.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CONF1
          description: I2S RX configure register 1
          addressOffset: 40
          size: 32
          resetValue: 792584960
          fields:
            - name: RX_TDM_WS_WIDTH
              description: "The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: RX_BCK_DIV_NUM
              description: Bit clock configuration bits in receiver mode.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: RX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: RX_HALF_SAMPLE_BITS
              description: I2S Rx half sample bits -1.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: RX_TDM_CHAN_BITS
              description: The Rx bit number for each channel minus 1in TDM mode.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: RX_MSB_SHIFT
              description: Set this bit to enable receiver in Phillips standard mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CONF1
          description: I2S TX configure register 1
          addressOffset: 44
          size: 32
          resetValue: 1866326784
          fields:
            - name: TX_TDM_WS_WIDTH
              description: "The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: TX_BCK_DIV_NUM
              description: Bit clock configuration bits in transmitter mode.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: TX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: TX_HALF_SAMPLE_BITS
              description: I2S Tx half sample bits -1.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: TX_TDM_CHAN_BITS
              description: The Tx bit number for each channel minus 1in TDM mode.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: TX_MSB_SHIFT
              description: Set this bit to enable transmitter in Phillips standard mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TX_BCK_NO_DLY
              description: "1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to generate pos/neg edge in master mode."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CLKM_CONF
          description: I2S RX clock configure register
          addressOffset: 48
          size: 32
          resetValue: 2
          fields:
            - name: RX_CLKM_DIV_NUM
              description: Integral I2S clock divider value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RX_CLK_ACTIVE
              description: I2S Rx module clock enable signal.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_CLK_SEL
              description: "Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: MCLK_SEL
              description: "0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as I2S_MCLK_OUT."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CLKM_CONF
          description: I2S TX clock configure register
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: TX_CLKM_DIV_NUM
              description: "Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x * (n+1)-div] + y * (n+1)-div."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TX_CLK_ACTIVE
              description: I2S Tx module clock enable signal.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TX_CLK_SEL
              description: "Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CLKM_DIV_CONF
          description: I2S RX module clock divider configure register
          addressOffset: 56
          size: 32
          resetValue: 512
          fields:
            - name: RX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_RX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: RX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_RX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CLKM_DIV_CONF
          description: I2S TX module clock divider configure register
          addressOffset: 60
          size: 32
          resetValue: 512
          fields:
            - name: TX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: TX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: TX_PCM2PDM_CONF
          description: I2S TX PCM2PDM configuration register
          addressOffset: 64
          size: 32
          resetValue: 4890628
          fields:
            - name: TX_PDM_HP_BYPASS
              description: I2S TX PDM bypass hp filter or not. The option has been removed.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_PDM_SINC_OSR2
              description: I2S TX PDM OSR2 value
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: TX_PDM_PRESCALE
              description: I2S TX PDM prescale for sigmadelta
              bitOffset: 5
              bitWidth: 8
              access: read-write
            - name: TX_PDM_HP_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: TX_PDM_LP_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 15
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SINC_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SIGMADELTA_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 19
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SIGMADELTA_DITHER2
              description: I2S TX PDM sigmadelta dither2 value
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TX_PDM_SIGMADELTA_DITHER
              description: I2S TX PDM sigmadelta dither value
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TX_PDM_DAC_2OUT_EN
              description: I2S TX PDM dac mode enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TX_PDM_DAC_MODE_EN
              description: I2S TX PDM dac 2channel enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PCM2PDM_CONV_EN
              description: I2S TX PDM Converter enable
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: TX_PCM2PDM_CONF1
          description: I2S TX PCM2PDM configuration register
          addressOffset: 68
          size: 32
          resetValue: 66552768
          fields:
            - name: TX_PDM_FP
              description: I2S TX PDM Fp
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_PDM_FS
              description: I2S TX PDM Fs
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: TX_IIR_HP_MULT12_5
              description: "The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 + I2S_TX_IIR_HP_MULT12_5[2:0])"
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: TX_IIR_HP_MULT12_0
              description: "The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 + I2S_TX_IIR_HP_MULT12_0[2:0])"
              bitOffset: 23
              bitWidth: 3
              access: read-write
      - register:
          name: RX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 80
          size: 32
          resetValue: 65535
          fields:
            - name: RX_TDM_PDM_CHAN0_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN1_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN2_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 2. 0:  Disable, just input 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN3_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 3. 0:  Disable, just input 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN4_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 4. 0:  Disable, just input 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN5_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 5. 0:  Disable, just input 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN6_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 6. 0:  Disable, just input 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN7_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 7. 0:  Disable, just input 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN8_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable, just input 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN9_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable, just input 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN10_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable, just input 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN11_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable, just input 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN12_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable, just input 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN13_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable, just input 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN14_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable, just input 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN15_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable, just input 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
      - register:
          name: TX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 84
          size: 32
          resetValue: 65535
          fields:
            - name: TX_TDM_CHAN0_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable, just output 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN1_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable, just output 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN2_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable, just output 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN3_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable, just output 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN4_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable, just output 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN5_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable, just output 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN6_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable, just output 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN7_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable, just output 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN8_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable, just output 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN9_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable, just output 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN10_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable, just output 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN11_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable, just output 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN12_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable, just output 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN13_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable, just output 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN14_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable, just output 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN15_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable, just output 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: TX_TDM_SKIP_MSK_EN
              description: "When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and only the data of the enabled channels is sent, then this bit should be set. Clear it when all the data stored in DMA TX buffer is for enabled channels."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: RX_TIMING
          description: I2S RX timing control register
          addressOffset: 88
          size: 32
          fields:
            - name: RX_SD_IN_DM
              description: "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RX_WS_OUT_DM
              description: "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: RX_BCK_OUT_DM
              description: "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: RX_WS_IN_DM
              description: "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: RX_BCK_IN_DM
              description: "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: TX_TIMING
          description: I2S TX timing control register
          addressOffset: 92
          size: 32
          fields:
            - name: TX_SD_OUT_DM
              description: "The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TX_SD1_OUT_DM
              description: "The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TX_WS_OUT_DM
              description: "The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TX_BCK_OUT_DM
              description: "The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TX_WS_IN_DM
              description: "The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: TX_BCK_IN_DM
              description: "The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: LC_HUNG_CONF
          description: I2S HUNG configure register.
          addressOffset: 96
          size: 32
          resetValue: 2064
          fields:
            - name: LC_FIFO_TIMEOUT
              description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LC_FIFO_TIMEOUT_SHIFT
              description: The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: LC_FIFO_TIMEOUT_ENA
              description: The enable bit for FIFO timeout
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: RXEOF_NUM
          description: I2S RX data number control register.
          addressOffset: 100
          size: 32
          resetValue: 64
          fields:
            - name: RX_EOF_NUM
              description: "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel."
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: CONF_SIGLE_DATA
          description: I2S signal data register
          addressOffset: 104
          size: 32
          fields:
            - name: SINGLE_DATA
              description: The configured constant channel data to be sent out.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATE
          description: I2S TX status register
          addressOffset: 108
          size: 32
          resetValue: 1
          fields:
            - name: TX_IDLE
              description: "1: i2s_tx is idle state. 0: i2s_tx is working."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: ETM_CONF
          description: I2S ETM configure register
          addressOffset: 112
          size: 32
          resetValue: 65600
          fields:
            - name: ETM_TX_SEND_WORD_NUM
              description: "I2S ETM send x words event. When sending word number of reg_etm_tx_send_word_num[9:0], i2s will trigger an etm event."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: ETM_RX_RECEIVE_WORD_NUM
              description: "I2S ETM receive x words event. When receiving word number of reg_etm_rx_receive_word_num[9:0], i2s will trigger an etm event."
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 128
          size: 32
          resetValue: 35655792
          fields:
            - name: DATE
              description: I2S version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: INTERRUPT_CORE0
    description: Interrupt Controller (Core 0)
    groupName: INTMTX_CORE0
    baseAddress: 1610678272
    addressBlock:
      - offset: 0
        size: 328
        usage: registers
    interrupt:
      - name: WIFI_MAC
        value: 0
      - name: WIFI_MAC_NMI
        value: 1
      - name: WIFI_PWR
        value: 2
      - name: WIFI_BB
        value: 3
      - name: BT_MAC
        value: 4
      - name: BT_BB
        value: 5
      - name: BT_BB_NMI
        value: 6
      - name: LP_TIMER
        value: 7
      - name: COEX
        value: 8
      - name: BLE_TIMER
        value: 9
      - name: BLE_SEC
        value: 10
      - name: ZB_MAC
        value: 12
      - name: FROM_CPU_INTR0
        value: 22
      - name: FROM_CPU_INTR1
        value: 23
      - name: FROM_CPU_INTR2
        value: 24
      - name: FROM_CPU_INTR3
        value: 25
      - name: CACHE
        value: 28
      - name: CPU_PERI_TIMEOUT
        value: 29
    registers:
      - register:
          name: WIFI_MAC_INTR_MAP
          description: register description
          addressOffset: 0
          size: 32
          fields:
            - name: WIFI_MAC_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: WIFI_MAC_NMI_MAP
          description: register description
          addressOffset: 4
          size: 32
          fields:
            - name: WIFI_MAC_NMI_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: WIFI_PWR_INTR_MAP
          description: register description
          addressOffset: 8
          size: 32
          fields:
            - name: WIFI_PWR_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: WIFI_BB_INTR_MAP
          description: register description
          addressOffset: 12
          size: 32
          fields:
            - name: WIFI_BB_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_MAC_INTR_MAP
          description: register description
          addressOffset: 16
          size: 32
          fields:
            - name: BT_MAC_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_INTR_MAP
          description: register description
          addressOffset: 20
          size: 32
          fields:
            - name: BT_BB_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BT_BB_NMI_MAP
          description: register description
          addressOffset: 24
          size: 32
          fields:
            - name: BT_BB_NMI_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_TIMER_INTR_MAP
          description: register description
          addressOffset: 28
          size: 32
          fields:
            - name: LP_TIMER_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: COEX_INTR_MAP
          description: register description
          addressOffset: 32
          size: 32
          fields:
            - name: COEX_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BLE_TIMER_INTR_MAP
          description: register description
          addressOffset: 36
          size: 32
          fields:
            - name: BLE_TIMER_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: BLE_SEC_INTR_MAP
          description: register description
          addressOffset: 40
          size: 32
          fields:
            - name: BLE_SEC_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_MST_INTR_MAP
          description: register description
          addressOffset: 44
          size: 32
          fields:
            - name: I2C_MST_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ZB_MAC_INTR_MAP
          description: register description
          addressOffset: 48
          size: 32
          fields:
            - name: ZB_MAC_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PMU_INTR_MAP
          description: register description
          addressOffset: 52
          size: 32
          fields:
            - name: PMU_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: EFUSE_INTR_MAP
          description: register description
          addressOffset: 56
          size: 32
          fields:
            - name: EFUSE_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_RTC_TIMER_INTR_MAP
          description: register description
          addressOffset: 60
          size: 32
          fields:
            - name: LP_RTC_TIMER_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_UART_INTR_MAP
          description: register description
          addressOffset: 64
          size: 32
          fields:
            - name: LP_UART_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_I2C_INTR_MAP
          description: register description
          addressOffset: 68
          size: 32
          fields:
            - name: LP_I2C_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_WDT_INTR_MAP
          description: register description
          addressOffset: 72
          size: 32
          fields:
            - name: LP_WDT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_PERI_TIMEOUT_INTR_MAP
          description: register description
          addressOffset: 76
          size: 32
          fields:
            - name: LP_PERI_TIMEOUT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_APM_M0_INTR_MAP
          description: register description
          addressOffset: 80
          size: 32
          fields:
            - name: LP_APM_M0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_APM_M1_INTR_MAP
          description: register description
          addressOffset: 84
          size: 32
          fields:
            - name: LP_APM_M1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0_MAP
          description: register description
          addressOffset: 88
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1_MAP
          description: register description
          addressOffset: 92
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2_MAP
          description: register description
          addressOffset: 96
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3_MAP
          description: register description
          addressOffset: 100
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ASSIST_DEBUG_INTR_MAP
          description: register description
          addressOffset: 104
          size: 32
          fields:
            - name: ASSIST_DEBUG_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TRACE_INTR_MAP
          description: register description
          addressOffset: 108
          size: 32
          fields:
            - name: TRACE_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CACHE_INTR_MAP
          description: register description
          addressOffset: 112
          size: 32
          fields:
            - name: CACHE_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CPU_PERI_TIMEOUT_INTR_MAP
          description: register description
          addressOffset: 116
          size: 32
          fields:
            - name: CPU_PERI_TIMEOUT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_MAP
          description: register description
          addressOffset: 120
          size: 32
          fields:
            - name: GPIO_INTERRUPT_PRO_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPIO_INTERRUPT_PRO_NMI_MAP
          description: register description
          addressOffset: 124
          size: 32
          fields:
            - name: GPIO_INTERRUPT_PRO_NMI_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PAU_INTR_MAP
          description: register description
          addressOffset: 128
          size: 32
          fields:
            - name: PAU_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: HP_PERI_TIMEOUT_INTR_MAP
          description: register description
          addressOffset: 132
          size: 32
          fields:
            - name: HP_PERI_TIMEOUT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: MODEM_PERI_TIMEOUT_INTR_MAP
          description: register description
          addressOffset: 136
          size: 32
          fields:
            - name: MODEM_PERI_TIMEOUT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: HP_APM_M0_INTR_MAP
          description: register description
          addressOffset: 140
          size: 32
          fields:
            - name: HP_APM_M0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: HP_APM_M1_INTR_MAP
          description: register description
          addressOffset: 144
          size: 32
          fields:
            - name: HP_APM_M1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: HP_APM_M2_INTR_MAP
          description: register description
          addressOffset: 148
          size: 32
          fields:
            - name: HP_APM_M2_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: HP_APM_M3_INTR_MAP
          description: register description
          addressOffset: 152
          size: 32
          fields:
            - name: HP_APM_M3_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LP_APM0_INTR_MAP
          description: register description
          addressOffset: 156
          size: 32
          fields:
            - name: LP_APM0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: MSPI_INTR_MAP
          description: register description
          addressOffset: 160
          size: 32
          fields:
            - name: MSPI_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2S1_INTR_MAP
          description: register description
          addressOffset: 164
          size: 32
          fields:
            - name: I2S1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UHCI0_INTR_MAP
          description: register description
          addressOffset: 168
          size: 32
          fields:
            - name: UHCI0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART0_INTR_MAP
          description: register description
          addressOffset: 172
          size: 32
          fields:
            - name: UART0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: UART1_INTR_MAP
          description: register description
          addressOffset: 176
          size: 32
          fields:
            - name: UART1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: LEDC_INTR_MAP
          description: register description
          addressOffset: 180
          size: 32
          fields:
            - name: LEDC_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CAN0_INTR_MAP
          description: register description
          addressOffset: 184
          size: 32
          fields:
            - name: CAN0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: CAN1_INTR_MAP
          description: register description
          addressOffset: 188
          size: 32
          fields:
            - name: CAN1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: USB_INTR_MAP
          description: register description
          addressOffset: 192
          size: 32
          fields:
            - name: USB_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RMT_INTR_MAP
          description: register description
          addressOffset: 196
          size: 32
          fields:
            - name: RMT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: I2C_EXT0_INTR_MAP
          description: register description
          addressOffset: 200
          size: 32
          fields:
            - name: I2C_EXT0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG0_T0_INTR_MAP
          description: register description
          addressOffset: 204
          size: 32
          fields:
            - name: TG0_T0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG0_T1_INTR_MAP
          description: register description
          addressOffset: 208
          size: 32
          fields:
            - name: TG0_T1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG0_WDT_INTR_MAP
          description: register description
          addressOffset: 212
          size: 32
          fields:
            - name: TG0_WDT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_T0_INTR_MAP
          description: register description
          addressOffset: 216
          size: 32
          fields:
            - name: TG1_T0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_T1_INTR_MAP
          description: register description
          addressOffset: 220
          size: 32
          fields:
            - name: TG1_T1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: TG1_WDT_INTR_MAP
          description: register description
          addressOffset: 224
          size: 32
          fields:
            - name: TG1_WDT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET0_INTR_MAP
          description: register description
          addressOffset: 228
          size: 32
          fields:
            - name: SYSTIMER_TARGET0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET1_INTR_MAP
          description: register description
          addressOffset: 232
          size: 32
          fields:
            - name: SYSTIMER_TARGET1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SYSTIMER_TARGET2_INTR_MAP
          description: register description
          addressOffset: 236
          size: 32
          fields:
            - name: SYSTIMER_TARGET2_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: APB_ADC_INTR_MAP
          description: register description
          addressOffset: 240
          size: 32
          fields:
            - name: APB_ADC_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PWM_INTR_MAP
          description: register description
          addressOffset: 244
          size: 32
          fields:
            - name: PWM_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PCNT_INTR_MAP
          description: register description
          addressOffset: 248
          size: 32
          fields:
            - name: PCNT_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: PARL_IO_INTR_MAP
          description: register description
          addressOffset: 252
          size: 32
          fields:
            - name: PARL_IO_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SLC0_INTR_MAP
          description: register description
          addressOffset: 256
          size: 32
          fields:
            - name: SLC0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SLC1_INTR_MAP
          description: register description
          addressOffset: 260
          size: 32
          fields:
            - name: SLC1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH0_INTR_MAP
          description: register description
          addressOffset: 264
          size: 32
          fields:
            - name: DMA_IN_CH0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH1_INTR_MAP
          description: register description
          addressOffset: 268
          size: 32
          fields:
            - name: DMA_IN_CH1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_IN_CH2_INTR_MAP
          description: register description
          addressOffset: 272
          size: 32
          fields:
            - name: DMA_IN_CH2_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH0_INTR_MAP
          description: register description
          addressOffset: 276
          size: 32
          fields:
            - name: DMA_OUT_CH0_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH1_INTR_MAP
          description: register description
          addressOffset: 280
          size: 32
          fields:
            - name: DMA_OUT_CH1_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DMA_OUT_CH2_INTR_MAP
          description: register description
          addressOffset: 284
          size: 32
          fields:
            - name: DMA_OUT_CH2_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: GPSPI2_INTR_MAP
          description: register description
          addressOffset: 288
          size: 32
          fields:
            - name: GPSPI2_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: AES_INTR_MAP
          description: register description
          addressOffset: 292
          size: 32
          fields:
            - name: AES_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SHA_INTR_MAP
          description: register description
          addressOffset: 296
          size: 32
          fields:
            - name: SHA_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: RSA_INTR_MAP
          description: register description
          addressOffset: 300
          size: 32
          fields:
            - name: RSA_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: ECC_INTR_MAP
          description: register description
          addressOffset: 304
          size: 32
          fields:
            - name: ECC_INTR_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: INTR_STATUS_REG_0
          description: register description
          addressOffset: 308
          size: 32
          fields:
            - name: INTR_STATUS_0
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR_STATUS_REG_1
          description: register description
          addressOffset: 312
          size: 32
          fields:
            - name: INTR_STATUS_1
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INT_STATUS_REG_2
          description: register description
          addressOffset: 316
          size: 32
          fields:
            - name: INT_STATUS_2
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: register description
          addressOffset: 320
          size: 32
          resetValue: 1
          fields:
            - name: REG_CLK_EN
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INTERRUPT_REG_DATE
          description: register description
          addressOffset: 2044
          size: 32
          resetValue: 35664144
          fields:
            - name: INTERRUPT_REG_DATE
              description: Need add description
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: INTPRI
    description: INTPRI Peripheral
    groupName: INTPRI
    baseAddress: 1611419648
    addressBlock:
      - offset: 0
        size: 184
        usage: registers
    registers:
      - register:
          name: CPU_INT_ENABLE
          description: register description
          addressOffset: 0
          size: 32
          fields:
            - name: CPU_INT_ENABLE
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_INT_TYPE
          description: register description
          addressOffset: 4
          size: 32
          fields:
            - name: CPU_INT_TYPE
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CPU_INT_EIP_STATUS
          description: register description
          addressOffset: 8
          size: 32
          fields:
            - name: CPU_INT_EIP_STATUS
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPU_INT_PRI_0
          description: register description
          addressOffset: 12
          size: 32
          fields:
            - name: CPU_PRI_0_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_1
          description: register description
          addressOffset: 16
          size: 32
          fields:
            - name: CPU_PRI_1_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_2
          description: register description
          addressOffset: 20
          size: 32
          fields:
            - name: CPU_PRI_2_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_3
          description: register description
          addressOffset: 24
          size: 32
          fields:
            - name: CPU_PRI_3_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_4
          description: register description
          addressOffset: 28
          size: 32
          fields:
            - name: CPU_PRI_4_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_5
          description: register description
          addressOffset: 32
          size: 32
          fields:
            - name: CPU_PRI_5_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_6
          description: register description
          addressOffset: 36
          size: 32
          fields:
            - name: CPU_PRI_6_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_7
          description: register description
          addressOffset: 40
          size: 32
          fields:
            - name: CPU_PRI_7_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_8
          description: register description
          addressOffset: 44
          size: 32
          fields:
            - name: CPU_PRI_8_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_9
          description: register description
          addressOffset: 48
          size: 32
          fields:
            - name: CPU_PRI_9_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_10
          description: register description
          addressOffset: 52
          size: 32
          fields:
            - name: CPU_PRI_10_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_11
          description: register description
          addressOffset: 56
          size: 32
          fields:
            - name: CPU_PRI_11_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_12
          description: register description
          addressOffset: 60
          size: 32
          fields:
            - name: CPU_PRI_12_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_13
          description: register description
          addressOffset: 64
          size: 32
          fields:
            - name: CPU_PRI_13_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_14
          description: register description
          addressOffset: 68
          size: 32
          fields:
            - name: CPU_PRI_14_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_15
          description: register description
          addressOffset: 72
          size: 32
          fields:
            - name: CPU_PRI_15_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_16
          description: register description
          addressOffset: 76
          size: 32
          fields:
            - name: CPU_PRI_16_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_17
          description: register description
          addressOffset: 80
          size: 32
          fields:
            - name: CPU_PRI_17_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_18
          description: register description
          addressOffset: 84
          size: 32
          fields:
            - name: CPU_PRI_18_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_19
          description: register description
          addressOffset: 88
          size: 32
          fields:
            - name: CPU_PRI_19_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_20
          description: register description
          addressOffset: 92
          size: 32
          fields:
            - name: CPU_PRI_20_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_21
          description: register description
          addressOffset: 96
          size: 32
          fields:
            - name: CPU_PRI_21_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_22
          description: register description
          addressOffset: 100
          size: 32
          fields:
            - name: CPU_PRI_22_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_23
          description: register description
          addressOffset: 104
          size: 32
          fields:
            - name: CPU_PRI_23_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_24
          description: register description
          addressOffset: 108
          size: 32
          fields:
            - name: CPU_PRI_24_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_25
          description: register description
          addressOffset: 112
          size: 32
          fields:
            - name: CPU_PRI_25_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_26
          description: register description
          addressOffset: 116
          size: 32
          fields:
            - name: CPU_PRI_26_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_27
          description: register description
          addressOffset: 120
          size: 32
          fields:
            - name: CPU_PRI_27_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_28
          description: register description
          addressOffset: 124
          size: 32
          fields:
            - name: CPU_PRI_28_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_29
          description: register description
          addressOffset: 128
          size: 32
          fields:
            - name: CPU_PRI_29_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_30
          description: register description
          addressOffset: 132
          size: 32
          fields:
            - name: CPU_PRI_30_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_PRI_31
          description: register description
          addressOffset: 136
          size: 32
          fields:
            - name: CPU_PRI_31_MAP
              description: Need add description
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_INT_THRESH
          description: register description
          addressOffset: 140
          size: 32
          fields:
            - name: CPU_INT_THRESH
              description: Need add description
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0
          description: register description
          addressOffset: 144
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1
          description: register description
          addressOffset: 148
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2
          description: register description
          addressOffset: 152
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3
          description: register description
          addressOffset: 156
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: register description
          addressOffset: 160
          size: 32
          resetValue: 35655824
          fields:
            - name: DATE
              description: Need add description
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: CLOCK_GATE
          description: register description
          addressOffset: 164
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: Need add description
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INT_CLEAR
          description: register description
          addressOffset: 168
          size: 32
          fields:
            - name: CPU_INT_CLEAR
              description: Need add description
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO
          description: redcy eco register.
          addressOffset: 172
          size: 32
          fields:
            - name: REDCY_ENA
              description: Only reserved for ECO.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REDCY_RESULT
              description: Only reserved for ECO.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: RND_ECO_LOW
          description: redcy eco low register.
          addressOffset: 176
          size: 32
          fields:
            - name: REDCY_LOW
              description: Only reserved for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_HIGH
          description: redcy eco high register.
          addressOffset: 1020
          size: 32
          resetValue: 4294967295
          fields:
            - name: REDCY_HIGH
              description: Only reserved for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: IO_MUX
    description: Input/Output Multiplexer
    groupName: IO_MUX
    baseAddress: 1611202560
    addressBlock:
      - offset: 0
        size: 136
        usage: registers
    registers:
      - register:
          name: PIN_CTRL
          description: Clock Output Configuration Register
          addressOffset: 0
          size: 32
          resetValue: 7663
          fields:
            - name: CLK_OUT1
              description: "If you want to output clock for I2S to CLK_OUT_out1, set this register to 0x0. CLK_OUT_out1 can be found in peripheral output signals."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: CLK_OUT2
              description: "If you want to output clock for I2S to CLK_OUT_out2, set this register to 0x0. CLK_OUT_out2 can be found in peripheral output signals."
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: CLK_OUT3
              description: "If you want to output clock for I2S to CLK_OUT_out3, set this register to 0x0. CLK_OUT_out3 can be found in peripheral output signals."
              bitOffset: 10
              bitWidth: 5
              access: read-write
      - register:
          dim: 31
          dimIncrement: 4
          name: GPIO%s
          description: IO MUX Configure Register for pad XTAL_32K_P
          addressOffset: 4
          size: 32
          resetValue: 2048
          fields:
            - name: MCU_OE
              description: "Output enable of the pad in sleep mode. 1: output enabled. 0: output disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: Sleep mode selection of this pad. Set to 1 to put the pad in pad mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: "Pull-down enable of the pad in sleep mode. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: "Pull-up enable of the pad during sleep mode. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: "Input enable of the pad during sleep mode. 1: input enabled. 0: input disabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: "Select the drive strength of the pad during sleep mode. 0: ~5 mA. 1: ~10mA. 2: ~20mA. 3: ~40mA."
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: "Pull-down enable of the pad. 1: internal pull-down enabled. 0: internal pull-down disabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: "Pull-up enable of the pad. 1: internal pull-up enabled. 0: internal pull-up disabled."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: "Input enable of the pad. 1: input enabled. 0: input disabled."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: "Select the drive strength of the pad. 0: ~5 mA. 1: ~10mA. 2: ~20mA. 3: ~40mA."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: "Select IO MUX function for this signal. 0: Select Function 1. 1: Select Function 2. etc."
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: FILTER_EN
              description: "Enable filter for pin input signals. 1: Filter enabled. 0: Filter disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: MODEM_DIAG_EN
          description: GPIO MATRIX Configure Register for modem diag
          addressOffset: 188
          size: 32
          fields:
            - name: MODEM_DIAG_EN
              description: "bit i to enable modem_diag[i] into gpio matrix. 1:enable modem_diag[i] into gpio matrix. 0:enable other signals into gpio matrix"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DATE
          description: IO MUX Version Control Register
          addressOffset: 252
          size: 32
          resetValue: 35655776
          fields:
            - name: REG_DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LEDC
    description: LED Control PWM (Pulse Width Modulation)
    groupName: LEDC
    baseAddress: 1610641408
    addressBlock:
      - offset: 0
        size: 340
        usage: registers
    interrupt:
      - name: LEDC
        value: 45
    registers:
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_CONF0
          description: Configuration register 0 for channel %s
          addressOffset: 0
          size: 32
          fields:
            - name: TIMER_SEL
              description: "This field is used to select one of timers for channel %s.\n\n0: select timer0, 1: select timer1, 2: select timer2, 3: select timer3"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SIG_OUT_EN
              description: Set this bit to enable signal output on channel %s.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IDLE_LV
              description: This bit is used to control the output value when channel %s is inactive (when LEDC_SIG_OUT_EN_CH%s is 0).
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: "This bit is used to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s, LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s, LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields for channel %s, and will be automatically cleared by hardware."
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OVF_NUM
              description: "This register is used to configure the maximum times of overflow minus 1.\n\nThe LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times."
              bitOffset: 5
              bitWidth: 10
              access: read-write
            - name: OVF_CNT_EN
              description: This bit is used to enable the ovf_cnt of channel %s.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_RESET
              description: Set this bit to reset the ovf_cnt of channel %s.
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_HPOINT
          description: High point register for channel %s
          addressOffset: 4
          size: 32
          fields:
            - name: HPOINT
              description: The output value changes to high when the selected timers has reached the value specified by this register.
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_DUTY
          description: Initial duty cycle for channel %s
          addressOffset: 8
          size: 32
          fields:
            - name: DUTY
              description: "This register is used to change the output duty by controlling the Lpoint.\n\nThe output value turns to low when the selected timers has reached the Lpoint."
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_CONF1
          description: Configuration register 1 for channel %s
          addressOffset: 12
          size: 32
          fields:
            - name: DUTY_START
              description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take effect when this bit is set to 1.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 6
          dimIncrement: 20
          name: CH%s_DUTY_R
          description: Current duty cycle for channel %s
          addressOffset: 16
          size: 32
          fields:
            - name: DUTY_CH_R
              description: This register stores the current duty of output signal on channel %s.
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_CONF
          description: Timer %s configuration
          addressOffset: 160
          size: 32
          resetValue: 16777216
          fields:
            - name: DUTY_RES
              description: This register is used to control the range of the counter in timer %s.
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: CLK_DIV
              description: "This register is used to configure the divisor for the divider in timer %s.\n\nThe least significant eight bits represent the fractional part."
              bitOffset: 5
              bitWidth: 18
              access: read-write
            - name: PAUSE
              description: This bit is used to suspend the counter in timer %s.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RST
              description: This bit is used to reset timer %s. The counter will show 0 after reset.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TICK_SEL
              description: "This bit is used to select clock for timer %s. When this bit is set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.\n\n1'h0: SLOW_CLK 1'h1: REF_TICK"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PARA_UP
              description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
              bitOffset: 26
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_VALUE
          description: Timer %s current counter value
          addressOffset: 164
          size: 32
          fields:
            - name: TIMER_CNT
              description: This register stores the current counter value of timer %s.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 192
          size: 32
          fields:
            - name: TIMER0_OVF_INT_RAW
              description: Triggered when the timer0 has reached its maximum counter value.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_OVF_INT_RAW
              description: Triggered when the timer1 has reached its maximum counter value.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_OVF_INT_RAW
              description: Triggered when the timer2 has reached its maximum counter value.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER3_OVF_INT_RAW
              description: Triggered when the timer3 has reached its maximum counter value.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH0_INT_RAW
              description: Interrupt raw bit for channel 0. Triggered when the gradual change of duty has finished.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH1_INT_RAW
              description: Interrupt raw bit for channel 1. Triggered when the gradual change of duty has finished.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH2_INT_RAW
              description: Interrupt raw bit for channel 2. Triggered when the gradual change of duty has finished.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH3_INT_RAW
              description: Interrupt raw bit for channel 3. Triggered when the gradual change of duty has finished.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH4_INT_RAW
              description: Interrupt raw bit for channel 4. Triggered when the gradual change of duty has finished.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH5_INT_RAW
              description: Interrupt raw bit for channel 5. Triggered when the gradual change of duty has finished.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH0_INT_RAW
              description: Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH1_INT_RAW
              description: Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH2_INT_RAW
              description: Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH3_INT_RAW
              description: Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH4_INT_RAW
              description: Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH5_INT_RAW
              description: Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 196
          size: 32
          fields:
            - name: TIMER0_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER3_OVF_INT_ST
              description: This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH0_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENA is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH1_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENA is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH2_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENA is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH3_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENA is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH4_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENA is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH5_INT_ST
              description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENA is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH0_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH1_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH2_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH3_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH4_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH5_INT_ST
              description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 200
          size: 32
          fields:
            - name: TIMER0_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER3_OVF_INT_ENA
              description: The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH0_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH1_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH2_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH3_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH4_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH5_INT_ENA
              description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH0_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH1_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH2_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH3_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH4_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH5_INT_ENA
              description: The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 204
          size: 32
          fields:
            - name: TIMER0_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIMER1_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIMER2_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIMER3_OVF_INT_CLR
              description: Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH0_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH1_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH2_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH3_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH4_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH5_INT_CLR
              description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH0_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH1_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH2_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH3_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH4_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH5_INT_CLR
              description: Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
      - register:
          dim: 6
          dimIncrement: 16
          name: CH%s_GAMMA_WR
          description: Ledc ch%s gamma ram write register.
          addressOffset: 256
          size: 32
          fields:
            - name: CH_GAMMA_DUTY_INC
              description: "Ledc ch%s gamma duty inc of current ram write address.This register is used to increase or decrease the duty of output signal on channel %s. \n\n1: Increase  0: Decrease."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH_GAMMA_DUTY_CYCLE
              description: Ledc ch%s gamma duty cycle of current ram write address.The duty will change every LEDC_CH%s_GAMMA_DUTY_CYCLE on channel %s.
              bitOffset: 1
              bitWidth: 10
              access: read-write
            - name: CH_GAMMA_SCALE
              description: Ledc ch%s gamma scale of current ram write address.This register is used to configure the changing step scale of duty on channel %s.
              bitOffset: 11
              bitWidth: 10
              access: read-write
            - name: CH_GAMMA_DUTY_NUM
              description: Ledc ch%s gamma duty num of current ram write address.This register is used to control the number of times the duty cycle will be changed.
              bitOffset: 21
              bitWidth: 10
              access: read-write
      - register:
          dim: 6
          dimIncrement: 16
          name: CH%s_GAMMA_WR_ADDR
          description: Ledc ch%s gamma ram write address register.
          addressOffset: 260
          size: 32
          fields:
            - name: CH_GAMMA_WR_ADDR
              description: Ledc ch%s gamma ram write address.
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          dim: 6
          dimIncrement: 16
          name: CH%s_GAMMA_RD_ADDR
          description: Ledc ch%s gamma ram read address register.
          addressOffset: 264
          size: 32
          fields:
            - name: CH_GAMMA_RD_ADDR
              description: Ledc ch%s gamma ram read address.
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          dim: 6
          dimIncrement: 16
          name: CH%s_GAMMA_RD_DATA
          description: Ledc ch%s gamma ram read data register.
          addressOffset: 268
          size: 32
          fields:
            - name: CH_GAMMA_RD_DATA
              description: Ledc ch%s gamma ram read data.
              bitOffset: 0
              bitWidth: 31
              access: read-only
      - register:
          dim: 6
          dimIncrement: 4
          name: CH%s_GAMMA_CONF
          description: Ledc ch%s gamma config register.
          addressOffset: 384
          size: 32
          fields:
            - name: CH_GAMMA_ENTRY_NUM
              description: Ledc ch%s gamma entry num.
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: CH_GAMMA_PAUSE
              description: "Ledc ch%s gamma pause, write 1 to pause."
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_GAMMA_RESUME
              description: "Ledc ch%s gamma resume, write 1 to resume."
              bitOffset: 6
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_TASK_EN0
          description: Ledc event task enable bit register0.
          addressOffset: 416
          size: 32
          fields:
            - name: EVT_DUTY_CHNG_END_CH0_EN
              description: "Ledc ch0 duty change end event enable register, write 1 to enable this event."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH1_EN
              description: "Ledc ch1 duty change end event enable register, write 1 to enable this event."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH2_EN
              description: "Ledc ch2 duty change end event enable register, write 1 to enable this event."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH3_EN
              description: "Ledc ch3 duty change end event enable register, write 1 to enable this event."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH4_EN
              description: "Ledc ch4 duty change end event enable register, write 1 to enable this event."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH5_EN
              description: "Ledc ch5 duty change end event enable register, write 1 to enable this event."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH0_EN
              description: "Ledc ch0 overflow count pulse event enable register, write 1 to enable this event."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH1_EN
              description: "Ledc ch1 overflow count pulse event enable register, write 1 to enable this event."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH2_EN
              description: "Ledc ch2 overflow count pulse event enable register, write 1 to enable this event."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH3_EN
              description: "Ledc ch3 overflow count pulse event enable register, write 1 to enable this event."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH4_EN
              description: "Ledc ch4 overflow count pulse event enable register, write 1 to enable this event."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH5_EN
              description: "Ledc ch5 overflow count pulse event enable register, write 1 to enable this event."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EVT_TIME_OVF_TIMER0_EN
              description: "Ledc timer0 overflow event enable register, write 1 to enable this event."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: EVT_TIME_OVF_TIMER1_EN
              description: "Ledc timer1 overflow event enable register, write 1 to enable this event."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: EVT_TIME_OVF_TIMER2_EN
              description: "Ledc timer2 overflow event enable register, write 1 to enable this event."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: EVT_TIME_OVF_TIMER3_EN
              description: "Ledc timer3 overflow event enable register, write 1 to enable this event."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: EVT_TIME0_CMP_EN
              description: "Ledc timer0 compare event enable register, write 1 to enable this event."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: EVT_TIME1_CMP_EN
              description: "Ledc timer1 compare event enable register, write 1 to enable this event."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: EVT_TIME2_CMP_EN
              description: "Ledc timer2 compare event enable register, write 1 to enable this event."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: EVT_TIME3_CMP_EN
              description: "Ledc timer3 compare event enable register, write 1 to enable this event."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH0_EN
              description: "Ledc ch0 duty scale update task enable register, write 1 to enable this task."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH1_EN
              description: "Ledc ch1 duty scale update task enable register, write 1 to enable this task."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH2_EN
              description: "Ledc ch2 duty scale update task enable register, write 1 to enable this task."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH3_EN
              description: "Ledc ch3 duty scale update task enable register, write 1 to enable this task."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH4_EN
              description: "Ledc ch4 duty scale update task enable register, write 1 to enable this task."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH5_EN
              description: "Ledc ch5 duty scale update task enable register, write 1 to enable this task."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_TASK_EN1
          description: Ledc event task enable bit register1.
          addressOffset: 420
          size: 32
          fields:
            - name: TASK_TIMER0_RES_UPDATE_EN
              description: "Ledc timer0 res update task enable register, write 1 to enable this task."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_RES_UPDATE_EN
              description: "Ledc timer1 res update task enable register, write 1 to enable this task."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_RES_UPDATE_EN
              description: "Ledc timer2 res update task enable register, write 1 to enable this task."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER3_RES_UPDATE_EN
              description: "Ledc timer3 res update task enable register, write 1 to enable this task."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_CAP_EN
              description: "Ledc timer0 capture task enable register, write 1 to enable this task."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_CAP_EN
              description: "Ledc timer1 capture task enable register, write 1 to enable this task."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_CAP_EN
              description: "Ledc timer2 capture task enable register, write 1 to enable this task."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER3_CAP_EN
              description: "Ledc timer3 capture task enable register, write 1 to enable this task."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH0_EN
              description: "Ledc ch0 signal out disable task enable register, write 1 to enable this task."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH1_EN
              description: "Ledc ch1 signal out disable task enable register, write 1 to enable this task."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH2_EN
              description: "Ledc ch2 signal out disable task enable register, write 1 to enable this task."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH3_EN
              description: "Ledc ch3 signal out disable task enable register, write 1 to enable this task."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH4_EN
              description: "Ledc ch4 signal out disable task enable register, write 1 to enable this task."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH5_EN
              description: "Ledc ch5 signal out disable task enable register, write 1 to enable this task."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH0_EN
              description: "Ledc ch0 overflow count reset task enable register, write 1 to enable this task."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH1_EN
              description: "Ledc ch1 overflow count reset task enable register, write 1 to enable this task."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH2_EN
              description: "Ledc ch2 overflow count reset task enable register, write 1 to enable this task."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH3_EN
              description: "Ledc ch3 overflow count reset task enable register, write 1 to enable this task."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH4_EN
              description: "Ledc ch4 overflow count reset task enable register, write 1 to enable this task."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH5_EN
              description: "Ledc ch5 overflow count reset task enable register, write 1 to enable this task."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_RST_EN
              description: "Ledc timer0 reset task enable register, write 1 to enable this task."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_RST_EN
              description: "Ledc timer1 reset task enable register, write 1 to enable this task."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_RST_EN
              description: "Ledc timer2 reset task enable register, write 1 to enable this task."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER3_RST_EN
              description: "Ledc timer3 reset task enable register, write 1 to enable this task."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_PAUSE_RESUME_EN
              description: "Ledc timer0 pause resume task enable register, write 1 to enable this task."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_PAUSE_RESUME_EN
              description: "Ledc timer1 pause resume task enable register, write 1 to enable this task."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_PAUSE_RESUME_EN
              description: "Ledc timer2 pause resume task enable register, write 1 to enable this task."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER3_PAUSE_RESUME_EN
              description: "Ledc timer3 pause resume task enable register, write 1 to enable this task."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_TASK_EN2
          description: Ledc event task enable bit register2.
          addressOffset: 424
          size: 32
          fields:
            - name: TASK_GAMMA_RESTART_CH0_EN
              description: "Ledc ch0 gamma restart task enable register, write 1 to enable this task."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH1_EN
              description: "Ledc ch1 gamma restart task enable register, write 1 to enable this task."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH2_EN
              description: "Ledc ch2 gamma restart task enable register, write 1 to enable this task."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH3_EN
              description: "Ledc ch3 gamma restart task enable register, write 1 to enable this task."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH4_EN
              description: "Ledc ch4 gamma restart task enable register, write 1 to enable this task."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH5_EN
              description: "Ledc ch5 gamma restart task enable register, write 1 to enable this task."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH0_EN
              description: "Ledc ch0 gamma pause task enable register, write 1 to enable this task."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH1_EN
              description: "Ledc ch1 gamma pause task enable register, write 1 to enable this task."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH2_EN
              description: "Ledc ch2 gamma pause task enable register, write 1 to enable this task."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH3_EN
              description: "Ledc ch3 gamma pause task enable register, write 1 to enable this task."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH4_EN
              description: "Ledc ch4 gamma pause task enable register, write 1 to enable this task."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH5_EN
              description: "Ledc ch5 gamma pause task enable register, write 1 to enable this task."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH0_EN
              description: "Ledc ch0 gamma resume task enable register, write 1 to enable this task."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH1_EN
              description: "Ledc ch1 gamma resume task enable register, write 1 to enable this task."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH2_EN
              description: "Ledc ch2 gamma resume task enable register, write 1 to enable this task."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH3_EN
              description: "Ledc ch3 gamma resume task enable register, write 1 to enable this task."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH4_EN
              description: "Ledc ch4 gamma resume task enable register, write 1 to enable this task."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH5_EN
              description: "Ledc ch5 gamma resume task enable register, write 1 to enable this task."
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: TIMER%s_CMP
          description: Ledc timer%s compare value register.
          addressOffset: 432
          size: 32
          fields:
            - name: TIMER_CMP
              description: This register stores ledc timer%s compare value.
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: TIMER%s_CNT_CAP
          description: Ledc timer%s count value capture register.
          addressOffset: 448
          size: 32
          fields:
            - name: TIMER_CNT_CAP
              description: This register stores ledc timer%s count value.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: CONF
          description: Global ledc configuration register
          addressOffset: 496
          size: 32
          fields:
            - name: APB_CLK_SEL
              description: "This bit is used to select clock source for the 4 timers .\n\n2'd1: APB_CLK 2'd2: RTC8M_CLK 2'd3: XTAL_CLK"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH0
              description: "This bit is used to control clock.\n\n1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application writes or read gamma ram."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH1
              description: "This bit is used to control clock.\n\n1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application writes or read gamma ram."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH2
              description: "This bit is used to control clock.\n\n1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application writes or read gamma ram."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH3
              description: "This bit is used to control clock.\n\n1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application writes or read gamma ram."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH4
              description: "This bit is used to control clock.\n\n1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application writes or read gamma ram."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH5
              description: "This bit is used to control clock.\n\n1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application writes or read gamma ram."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "This bit is used to control clock.\n\n1'b1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 508
          size: 32
          resetValue: 34672976
          fields:
            - name: LEDC_DATE
              description: This is the version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LP_PERI
    description: LP_PERI Peripheral
    groupName: LPPERI
    baseAddress: 1611343872
    addressBlock:
      - offset: 0
        size: 40
        usage: registers
    interrupt:
      - name: LP_PERI_TIMEOUT
        value: 19
    registers:
      - register:
          name: CLK_EN
          description: need_des
          addressOffset: 0
          size: 32
          resetValue: 2139095040
          fields:
            - name: LP_TOUCH_CK_EN
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RNG_CK_EN
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: OTP_DBG_CK_EN
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_UART_CK_EN
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LP_IO_CK_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_EXT_I2C_CK_EN
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_ANA_I2C_CK_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: EFUSE_CK_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_CPU_CK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RESET_EN
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: BUS_RESET_EN
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: LP_TOUCH_RESET_EN
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: OTP_DBG_RESET_EN
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_UART_RESET_EN
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LP_IO_RESET_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_EXT_I2C_RESET_EN
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_ANA_I2C_RESET_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: EFUSE_RESET_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_CPU_RESET_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: RNG_DATA
          description: need_des
          addressOffset: 8
          size: 32
          fields:
            - name: RND_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPU
          description: need_des
          addressOffset: 12
          size: 32
          resetValue: 2147483648
          fields:
            - name: LPCORE_DBGM_UNAVALIABLE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BUS_TIMEOUT
          description: need_des
          addressOffset: 16
          size: 32
          resetValue: 3221209088
          fields:
            - name: LP_PERI_TIMEOUT_THRES
              description: need_des
              bitOffset: 14
              bitWidth: 16
              access: read-write
            - name: LP_PERI_TIMEOUT_INT_CLEAR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: LP_PERI_TIMEOUT_PROTECT_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BUS_TIMEOUT_ADDR
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: LP_PERI_TIMEOUT_ADDR
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BUS_TIMEOUT_UID
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: LP_PERI_TIMEOUT_UID
              description: need_des
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: MEM_CTRL
          description: need_des
          addressOffset: 28
          size: 32
          resetValue: 2147483648
          fields:
            - name: UART_WAKEUP_FLAG_CLR
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: UART_WAKEUP_FLAG
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_WAKEUP_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: UART_MEM_FORCE_PD
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: UART_MEM_FORCE_PU
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INTERRUPT_SOURCE
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: LP_INTERRUPT_SOURCE
              description: "BIT5~BIT0: pmu_lp_int, modem_lp_int, lp_timer_lp_int, lp_uart_int, lp_i2c_int, lp_io_int"
              bitOffset: 0
              bitWidth: 6
              access: read-only
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 35676464
          fields:
            - name: LPPERI_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_ANA
    description: LP_ANA Peripheral
    groupName: LP_ANA
    baseAddress: 1611344896
    addressBlock:
      - offset: 0
        size: 52
        usage: registers
    registers:
      - register:
          name: BOD_MODE0_CNTL
          description: need_des
          addressOffset: 0
          size: 32
          resetValue: 268173568
          fields:
            - name: BOD_MODE0_CLOSE_FLASH_ENA
              description: need_des
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BOD_MODE0_PD_RF_ENA
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: BOD_MODE0_INTR_WAIT
              description: need_des
              bitOffset: 8
              bitWidth: 10
              access: read-write
            - name: BOD_MODE0_RESET_WAIT
              description: need_des
              bitOffset: 18
              bitWidth: 10
              access: read-write
            - name: BOD_MODE0_CNT_CLR
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: BOD_MODE0_INTR_ENA
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: BOD_MODE0_RESET_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: BOD_MODE0_RESET_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BOD_MODE1_CNTL
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: BOD_MODE1_RESET_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CK_GLITCH_CNTL
          description: need_des
          addressOffset: 8
          size: 32
          fields:
            - name: CK_GLITCH_RESET_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FIB_ENABLE
          description: need_des
          addressOffset: 12
          size: 32
          resetValue: 4294967295
          fields:
            - name: ANA_FIB_ENA
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INT_RAW
          description: need_des
          addressOffset: 16
          size: 32
          fields:
            - name: BOD_MODE0_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: BOD_MODE0_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: BOD_MODE0_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: need_des
          addressOffset: 28
          size: 32
          fields:
            - name: BOD_MODE0_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_INT_RAW
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: BOD_MODE0_LP_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_ST
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: BOD_MODE0_LP_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: LP_INT_ENA
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: BOD_MODE0_LP_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_CLR
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: BOD_MODE0_LP_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 35660384
          fields:
            - name: LP_ANA_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_AON
    description: LP_AON Peripheral
    groupName: LP_AON
    baseAddress: 1611337728
    addressBlock:
      - offset: 0
        size: 92
        usage: registers
    registers:
      - register:
          name: STORE0
          description: need_des
          addressOffset: 0
          size: 32
          fields:
            - name: LP_AON_STORE0
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE1
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: LP_AON_STORE1
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE2
          description: need_des
          addressOffset: 8
          size: 32
          fields:
            - name: LP_AON_STORE2
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE3
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: LP_AON_STORE3
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE4
          description: need_des
          addressOffset: 16
          size: 32
          fields:
            - name: LP_AON_STORE4
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE5
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: LP_AON_STORE5
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE6
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: LP_AON_STORE6
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE7
          description: need_des
          addressOffset: 28
          size: 32
          fields:
            - name: LP_AON_STORE7
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE8
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: LP_AON_STORE8
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STORE9
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: LP_AON_STORE9
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: GPIO_MUX
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: SEL
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: GPIO_HOLD0
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: GPIO_HOLD0
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: GPIO_HOLD1
          description: need_des
          addressOffset: 48
          size: 32
          fields:
            - name: GPIO_HOLD1
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SYS_CFG
          description: need_des
          addressOffset: 52
          size: 32
          fields:
            - name: FORCE_DOWNLOAD_BOOT
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HPSYS_SW_RESET
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CPUCORE0_CFG
          description: need_des
          addressOffset: 56
          size: 32
          resetValue: 1073741824
          fields:
            - name: CPU_CORE0_SW_STALL
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CPU_CORE0_SW_RESET
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: CPU_CORE0_OCD_HALT_ON_RESET
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CPU_CORE0_STAT_VECTOR_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CPU_CORE0_DRESET_MASK
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: IO_MUX
          description: need_des
          addressOffset: 60
          size: 32
          fields:
            - name: RESET_DISABLE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_WAKEUP_CNTL
          description: need_des
          addressOffset: 64
          size: 32
          fields:
            - name: EXT_WAKEUP_STATUS
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: EXT_WAKEUP_STATUS_CLR
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: EXT_WAKEUP_SEL
              description: need_des
              bitOffset: 15
              bitWidth: 8
              access: read-write
            - name: EXT_WAKEUP_LV
              description: need_des
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: EXT_WAKEUP_FILTER
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USB
          description: need_des
          addressOffset: 68
          size: 32
          fields:
            - name: RESET_DISABLE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LPBUS
          description: need_des
          addressOffset: 72
          size: 32
          resetValue: 2954887168
          fields:
            - name: FAST_MEM_WPULSE
              description: This field controls fast memory WPULSE parameter.
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: FAST_MEM_WA
              description: This field controls fast memory WA parameter.
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: FAST_MEM_RA
              description: This field controls fast memory RA parameter.
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: FAST_MEM_MUX_FSM_IDLE
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: FAST_MEM_MUX_SEL_STATUS
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: FAST_MEM_MUX_SEL_UPDATE
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: FAST_MEM_MUX_SEL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SDIO_ACTIVE
          description: need_des
          addressOffset: 76
          size: 32
          resetValue: 41943040
          fields:
            - name: SDIO_ACT_DNUM
              description: need_des
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: LPCORE
          description: need_des
          addressOffset: 80
          size: 32
          fields:
            - name: ETM_WAKEUP_FLAG_CLR
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ETM_WAKEUP_FLAG
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DISABLE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR_CCT
          description: need_des
          addressOffset: 84
          size: 32
          fields:
            - name: SAR2_PWDET_CCT
              description: need_des
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 35672704
          fields:
            - name: DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_APM
    description: Low-power Access Permission Management Controller
    groupName: LP_APM
    baseAddress: 1611347968
    addressBlock:
      - offset: 0
        size: 100
        usage: registers
    interrupt:
      - name: LP_APM_M0
        value: 20
      - name: LP_APM_M1
        value: 21
      - name: LP_APM0
        value: 39
    registers:
      - register:
          name: REGION_FILTER_EN
          description: Region filter enable register
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: REGION_FILTER_EN
              description: Region filter enable
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: REGION0_ADDR_START
          description: Region address register
          addressOffset: 4
          size: 32
          fields:
            - name: REGION0_ADDR_START
              description: Start address of region0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION0_ADDR_END
          description: Region address register
          addressOffset: 8
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION0_ADDR_END
              description: End address of region0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION0_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 12
          size: 32
          fields:
            - name: REGION0_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION0_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION0_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION0_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION0_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION0_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION0_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION0_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION0_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION1_ADDR_START
          description: Region address register
          addressOffset: 16
          size: 32
          fields:
            - name: REGION1_ADDR_START
              description: Start address of region1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION1_ADDR_END
          description: Region address register
          addressOffset: 20
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION1_ADDR_END
              description: End address of region1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION1_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 24
          size: 32
          fields:
            - name: REGION1_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION1_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION1_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION1_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION1_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION1_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION1_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION1_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION1_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION2_ADDR_START
          description: Region address register
          addressOffset: 28
          size: 32
          fields:
            - name: REGION2_ADDR_START
              description: Start address of region2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION2_ADDR_END
          description: Region address register
          addressOffset: 32
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION2_ADDR_END
              description: End address of region2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION2_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 36
          size: 32
          fields:
            - name: REGION2_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION2_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION2_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION2_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION2_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION2_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION2_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION2_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION2_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION3_ADDR_START
          description: Region address register
          addressOffset: 40
          size: 32
          fields:
            - name: REGION3_ADDR_START
              description: Start address of region3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION3_ADDR_END
          description: Region address register
          addressOffset: 44
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION3_ADDR_END
              description: End address of region3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION3_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 48
          size: 32
          fields:
            - name: REGION3_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION3_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION3_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION3_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION3_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION3_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION3_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION3_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION3_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: FUNC_CTRL
          description: PMS function control register
          addressOffset: 196
          size: 32
          resetValue: 3
          fields:
            - name: M0_PMS_FUNC_EN
              description: PMS M0 function enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: M1_PMS_FUNC_EN
              description: PMS M1 function enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: M0_STATUS
          description: M0 status register
          addressOffset: 200
          size: 32
          fields:
            - name: M0_EXCEPTION_STATUS
              description: Exception status
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: M0_STATUS_CLR
          description: M0 status clear register
          addressOffset: 204
          size: 32
          fields:
            - name: M0_REGION_STATUS_CLR
              description: Clear exception status
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: M0_EXCEPTION_INFO0
          description: M0 exception_info0 register
          addressOffset: 208
          size: 32
          fields:
            - name: M0_EXCEPTION_REGION
              description: Exception region
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: M0_EXCEPTION_MODE
              description: Exception mode
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: M0_EXCEPTION_ID
              description: Exception id information
              bitOffset: 18
              bitWidth: 5
              access: read-only
      - register:
          name: M0_EXCEPTION_INFO1
          description: M0 exception_info1 register
          addressOffset: 212
          size: 32
          fields:
            - name: M0_EXCEPTION_ADDR
              description: Exception addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: M1_STATUS
          description: M1 status register
          addressOffset: 216
          size: 32
          fields:
            - name: M1_EXCEPTION_STATUS
              description: Exception status
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: M1_STATUS_CLR
          description: M1 status clear register
          addressOffset: 220
          size: 32
          fields:
            - name: M1_REGION_STATUS_CLR
              description: Clear exception status
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: M1_EXCEPTION_INFO0
          description: M1 exception_info0 register
          addressOffset: 224
          size: 32
          fields:
            - name: M1_EXCEPTION_REGION
              description: Exception region
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: M1_EXCEPTION_MODE
              description: Exception mode
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: M1_EXCEPTION_ID
              description: Exception id information
              bitOffset: 18
              bitWidth: 5
              access: read-only
      - register:
          name: M1_EXCEPTION_INFO1
          description: M1 exception_info1 register
          addressOffset: 228
          size: 32
          fields:
            - name: M1_EXCEPTION_ADDR
              description: Exception addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INT_EN
          description: APM interrupt enable register
          addressOffset: 232
          size: 32
          fields:
            - name: M0_APM_INT_EN
              description: APM M0 interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: M1_APM_INT_EN
              description: APM M1 interrupt enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: clock gating register
          addressOffset: 236
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 252
          size: 32
          resetValue: 35672640
          fields:
            - name: DATE
              description: reg_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LP_APM0
    description: LP_APM0 Peripheral
    groupName: LP_APM0
    baseAddress: 1611241472
    addressBlock:
      - offset: 0
        size: 84
        usage: registers
    registers:
      - register:
          name: REGION_FILTER_EN
          description: Region filter enable register
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: REGION_FILTER_EN
              description: Region filter enable
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: REGION0_ADDR_START
          description: Region address register
          addressOffset: 4
          size: 32
          fields:
            - name: REGION0_ADDR_START
              description: Start address of region0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION0_ADDR_END
          description: Region address register
          addressOffset: 8
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION0_ADDR_END
              description: End address of region0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION0_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 12
          size: 32
          fields:
            - name: REGION0_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION0_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION0_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION0_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION0_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION0_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION0_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION0_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION0_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION1_ADDR_START
          description: Region address register
          addressOffset: 16
          size: 32
          fields:
            - name: REGION1_ADDR_START
              description: Start address of region1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION1_ADDR_END
          description: Region address register
          addressOffset: 20
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION1_ADDR_END
              description: End address of region1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION1_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 24
          size: 32
          fields:
            - name: REGION1_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION1_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION1_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION1_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION1_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION1_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION1_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION1_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION1_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION2_ADDR_START
          description: Region address register
          addressOffset: 28
          size: 32
          fields:
            - name: REGION2_ADDR_START
              description: Start address of region2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION2_ADDR_END
          description: Region address register
          addressOffset: 32
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION2_ADDR_END
              description: End address of region2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION2_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 36
          size: 32
          fields:
            - name: REGION2_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION2_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION2_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION2_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION2_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION2_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION2_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION2_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION2_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: REGION3_ADDR_START
          description: Region address register
          addressOffset: 40
          size: 32
          fields:
            - name: REGION3_ADDR_START
              description: Start address of region3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION3_ADDR_END
          description: Region address register
          addressOffset: 44
          size: 32
          resetValue: 4294967295
          fields:
            - name: REGION3_ADDR_END
              description: End address of region3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGION3_PMS_ATTR
          description: Region access authority attribute register
          addressOffset: 48
          size: 32
          fields:
            - name: REGION3_R0_PMS_X
              description: Region execute authority in REE_MODE0
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGION3_R0_PMS_W
              description: Region write authority in REE_MODE0
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGION3_R0_PMS_R
              description: Region read authority in REE_MODE0
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGION3_R1_PMS_X
              description: Region execute authority in REE_MODE1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REGION3_R1_PMS_W
              description: Region write authority in REE_MODE1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REGION3_R1_PMS_R
              description: Region read authority in REE_MODE1
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REGION3_R2_PMS_X
              description: Region execute authority in REE_MODE2
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REGION3_R2_PMS_W
              description: Region write authority in REE_MODE2
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REGION3_R2_PMS_R
              description: Region read authority in REE_MODE2
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: FUNC_CTRL
          description: PMS function control register
          addressOffset: 196
          size: 32
          resetValue: 1
          fields:
            - name: M0_PMS_FUNC_EN
              description: PMS M0 function enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: M0_STATUS
          description: M0 status register
          addressOffset: 200
          size: 32
          fields:
            - name: M0_EXCEPTION_STATUS
              description: Exception status
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: M0_STATUS_CLR
          description: M0 status clear register
          addressOffset: 204
          size: 32
          fields:
            - name: M0_REGION_STATUS_CLR
              description: Clear exception status
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: M0_EXCEPTION_INFO0
          description: M0 exception_info0 register
          addressOffset: 208
          size: 32
          fields:
            - name: M0_EXCEPTION_REGION
              description: Exception region
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: M0_EXCEPTION_MODE
              description: Exception mode
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: M0_EXCEPTION_ID
              description: Exception id information
              bitOffset: 18
              bitWidth: 5
              access: read-only
      - register:
          name: M0_EXCEPTION_INFO1
          description: M0 exception_info1 register
          addressOffset: 212
          size: 32
          fields:
            - name: M0_EXCEPTION_ADDR
              description: Exception addr
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INT_EN
          description: APM interrupt enable register
          addressOffset: 216
          size: 32
          fields:
            - name: M0_APM_INT_EN
              description: APM M0 interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: clock gating register
          addressOffset: 220
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 2044
          size: 32
          resetValue: 35672640
          fields:
            - name: DATE
              description: reg_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LP_CLKRST
    description: LP_CLKRST Peripheral
    groupName: LP_CLKRST
    baseAddress: 1611334656
    addressBlock:
      - offset: 0
        size: 52
        usage: registers
    registers:
      - register:
          name: LP_CLK_CONF
          description: need_des
          addressOffset: 0
          size: 32
          resetValue: 4
          fields:
            - name: SLOW_CLK_SEL
              description: need_des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: FAST_CLK_SEL
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LP_PERI_DIV_NUM
              description: need_des
              bitOffset: 3
              bitWidth: 8
              access: read-write
      - register:
          name: LP_CLK_PO_EN
          description: need_des
          addressOffset: 4
          size: 32
          resetValue: 2047
          fields:
            - name: AON_SLOW_OEN
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AON_FAST_OEN
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SOSC_OEN
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FOSC_OEN
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OSC32K_OEN
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: XTAL32K_OEN
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_EFUSE_OEN
              description: need_des
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLOW_OEN
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FAST_OEN
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RNG_OEN
              description: need_des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LPBUS_OEN
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: LP_CLK_EN
          description: need_des
          addressOffset: 8
          size: 32
          fields:
            - name: FAST_ORI_GATE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_RST_EN
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: AON_EFUSE_CORE_RESET_EN
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_TIMER_RESET_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: WDT_RESET_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ANA_PERI_RESET_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RESET_CAUSE
          description: need_des
          addressOffset: 16
          size: 32
          resetValue: 32
          fields:
            - name: RESET_CAUSE
              description: need_des
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: CORE0_RESET_FLAG
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE0_RESET_CAUSE_CLR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: CORE0_RESET_FLAG_SET
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: CORE0_RESET_FLAG_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CPU_RESET
          description: need_des
          addressOffset: 20
          size: 32
          resetValue: 71303168
          fields:
            - name: RTC_WDT_CPU_RESET_LENGTH
              description: need_des
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: RTC_WDT_CPU_RESET_EN
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CPU_STALL_WAIT
              description: need_des
              bitOffset: 26
              bitWidth: 5
              access: read-write
            - name: CPU_STALL_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FOSC_CNTL
          description: need_des
          addressOffset: 24
          size: 32
          resetValue: 721420288
          fields:
            - name: FOSC_DFREQ
              description: need_des
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: RC32K_CNTL
          description: need_des
          addressOffset: 28
          size: 32
          resetValue: 721420288
          fields:
            - name: RC32K_DFREQ
              description: need_des
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: CLK_TO_HP
          description: need_des
          addressOffset: 32
          size: 32
          resetValue: 4026531840
          fields:
            - name: ICG_HP_XTAL32K
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: ICG_HP_SOSC
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ICG_HP_OSC32K
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ICG_HP_FOSC
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LPMEM_FORCE
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: LPMEM_CLK_FORCE_ON
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LPPERI
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: LP_I2C_CLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_UART_CLK_SEL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: XTAL32K
          description: need_des
          addressOffset: 44
          size: 32
          resetValue: 1723858944
          fields:
            - name: DRES_XTAL32K
              description: need_des
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: DGM_XTAL32K
              description: need_des
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: DBUF_XTAL32K
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DAC_XTAL32K
              description: need_des
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 35676304
          fields:
            - name: CLKRST_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_I2C0
    description: Low-power I2C (Inter-Integrated Circuit) Controller 0
    groupName: LP_I2C0
    baseAddress: 1611339776
    addressBlock:
      - offset: 0
        size: 136
        usage: registers
    interrupt:
      - name: LP_I2C
        value: 17
    registers:
      - register:
          name: SCL_LOW_PERIOD
          description: "Configures the low level width of the SCL\nClock"
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: "This register is used to configure for how long SCL remains low in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: CTR
          description: Transmission setting
          addressOffset: 4
          size: 32
          resetValue: 520
          fields:
            - name: SDA_FORCE_OUT
              description: "1: direct output, 0: open drain output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "1: direct output, 0: open drain output."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SCL_LEVEL
              description: "This register is used to select the sample mode.\n1: sample SDA data on the SCL low level.\n0: sample SDA data on the SCL high level."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FULL_ACK_LEVEL
              description: This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: Set this bit to start sending the data in txfifo.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TX_LSB_FIRST
              description: "This bit is used to control the sending mode for data needing to be sent. \n1: send data from the least significant bit,\n0: send data from the most significant bit."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: "This bit is used to control the storage mode for received data.\n1: receive data from the least significant bit,\n0: receive data from the most significant bit."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_EN
              description: This is the enable bit for arbitration_lost.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FSM_RST
              description: This register is used to reset the scl FMS.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CONF_UPGATE
              description: synchronization bit
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: SR
          description: Describe I2C work status.
          addressOffset: 8
          size: 32
          fields:
            - name: RESP_REC
              description: "The received ACK value in master mode or slave mode. 0: ACK, 1: NACK."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: "When the I2C controller loses control of SCL line, this register changes to 1."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: "1: the I2C bus is busy transferring data, 0: the I2C bus is in idle state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: RXFIFO_CNT
              description: This field represents the amount of data needed to be sent.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: TXFIFO_CNT
              description: This field stores the amount of received data in RAM.
              bitOffset: 18
              bitWidth: 5
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: "This field indicates the states of the I2C module state machine. \n0: Idle, 1: Address shift, 2: ACK address, 3: Rx data, 4: Tx data, 5: Send ACK, 6: Wait ACK"
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: "This field indicates the states of the state machine used to produce SCL.\n0: Idle, 1: Start, 2: Negative edge, 3: Low, 4: Positive edge, 5: High, 6: Stop"
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: Setting time out control for receiving data.
          addressOffset: 12
          size: 32
          resetValue: 16
          fields:
            - name: TIME_OUT_VALUE
              description: "This register is used to configure the timeout for receiving a data bit in APB\nclock cycles."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TIME_OUT_EN
              description: This is the enable bit for time out control.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_ST
          description: FIFO status register.
          addressOffset: 20
          size: 32
          fields:
            - name: RXFIFO_RADDR
              description: This is the offset address of the APB reading from rxfifo
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: RXFIFO_WADDR
              description: This is the offset address of i2c module receiving data and writing to rxfifo.
              bitOffset: 5
              bitWidth: 4
              access: read-only
            - name: TXFIFO_RADDR
              description: This is the offset address of i2c module reading from txfifo.
              bitOffset: 10
              bitWidth: 4
              access: read-only
            - name: TXFIFO_WADDR
              description: This is the offset address of APB bus writing to txfifo.
              bitOffset: 15
              bitWidth: 4
              access: read-only
      - register:
          name: FIFO_CONF
          description: FIFO configuration register.
          addressOffset: 24
          size: 32
          resetValue: 16454
          fields:
            - name: RXFIFO_WM_THRHD
              description: "The water mark threshold of rx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[3:0], reg_rxfifo_wm_int_raw bit will be valid."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TXFIFO_WM_THRHD
              description: "The water mark threshold of tx FIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[3:0], reg_txfifo_wm_int_raw bit will be valid."
              bitOffset: 5
              bitWidth: 4
              access: read-write
            - name: NONFIFO_EN
              description: Set this bit to enable APB nonfifo access.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: Set this bit to reset rx-fifo.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: Set this bit to reset tx-fifo.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FIFO_PRT_EN
              description: "The control enable bit of FIFO pointer in non-fifo access mode. This bit controls the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty."
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: Rx FIFO read data.
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_RDATA
              description: The value of rx FIFO read data.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 32
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_RAW
              description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_RAW
              description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_RAW
              description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_RAW
              description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_RAW
              description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_RAW
              description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_RAW
              description: The raw interrupt bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 36
          size: 32
          fields:
            - name: RXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_WM_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: END_DETECT_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BYTE_TRANS_DONE_INT_CLR
              description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MST_TXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: Set this bit to clear the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TRANS_START_INT_CLR
              description: Set this bit to clear the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: NACK_INT_CLR
              description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: TXFIFO_OVF_INT_CLR
              description: Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RXFIFO_UDF_INT_CLR
              description: Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SCL_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SCL_MAIN_ST_TO_INT_CLR
              description: Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: DET_START_INT_CLR
              description: Set this bit to clear I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 40
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_WM_INT_ENA
              description: The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: END_DETECT_INT_ENA
              description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BYTE_TRANS_DONE_INT_ENA
              description: The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MST_TXFIFO_UDF_INT_ENA
              description: The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: The interrupt enable bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TRANS_START_INT_ENA
              description: The interrupt enable bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: NACK_INT_ENA
              description: The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TXFIFO_OVF_INT_ENA
              description: The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_UDF_INT_ENA
              description: The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCL_ST_TO_INT_ENA
              description: The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCL_MAIN_ST_TO_INT_ENA
              description: The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DET_START_INT_ENA
              description: The interrupt enable bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_STATUS
          description: Status of captured I2C communication events
          addressOffset: 44
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_ST
              description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_ST
              description: The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_ST
              description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_ST
              description: The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_ST
              description: The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_ST
              description: The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_ST
              description: The masked interrupt status bit for I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: SDA_HOLD
          description: Configures the hold time after a negative SCL edge.
          addressOffset: 48
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure the time to hold the data after the negative\nedge of SCL, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SDA_SAMPLE
          description: Configures the sample time after a positive SCL edge.
          addressOffset: 52
          size: 32
          fields:
            - name: TIME
              description: "This register is used to configure for how long SDA is sampled, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          description: Configures the high level width of SCL
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: "This register is used to configure for how long SCL setup to high level and remains high in master mode, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SCL_WAIT_HIGH_PERIOD
              description: "This register is used to configure for the SCL_FSM's waiting period for SCL high level in master mode, in I2C module clock cycles."
              bitOffset: 9
              bitWidth: 7
              access: read-write
      - register:
          name: SCL_START_HOLD
          description: Configures the delay between the SDA and SCL negative edge for a start condition
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the negative edge\nof SDA and the negative edge of SCL for a START condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          description: "Configures the delay between the positive\nedge of SCL and the negative edge of SDA"
          addressOffset: 68
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the positive\nedge of SCL and the negative edge of SDA for a RESTART condition, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          description: "Configures the delay after the SCL clock\nedge for a stop condition"
          addressOffset: 72
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the delay after the STOP condition,\nin I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          description: "Configures the delay between the SDA and\nSCL positive edge for a stop condition"
          addressOffset: 76
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "This register is used to configure the time between the positive edge\nof SCL and the positive edge of SDA, in I2C module clock cycles."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FILTER_CFG
          description: SCL and SDA filter configuration register
          addressOffset: 80
          size: 32
          resetValue: 768
          fields:
            - name: SCL_FILTER_THRES
              description: "When a pulse on the SCL input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SDA_FILTER_THRES
              description: "When a pulse on the SDA input has smaller width than this register value\nin I2C module clock cycles, the I2C controller will ignore that pulse."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: SCL_FILTER_EN
              description: This is the filter enable bit for SCL.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SDA_FILTER_EN
              description: This is the filter enable bit for SDA.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF
          description: I2C CLK configuration register
          addressOffset: 84
          size: 32
          resetValue: 2097152
          fields:
            - name: SCLK_DIV_NUM
              description: the integral part of the fractional divisor for i2c module
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: the numerator of the fractional part of the fractional divisor for i2c module
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: the denominator of the fractional part of the fractional divisor for i2c module
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: "The clock selection for i2c module:0-XTAL,1-CLK_8MHz."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SCLK_ACTIVE
              description: The clock switch for i2c module
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: COMD0
          description: I2C command register 0
          addressOffset: 88
          size: 32
          fields:
            - name: COMMAND0
              description: "This is the content of command 0. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND0_DONE
              description: "When command 0 is done in I2C Master mode, this bit changes to high\nlevel."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD1
          description: I2C command register 1
          addressOffset: 92
          size: 32
          fields:
            - name: COMMAND1
              description: "This is the content of command 1. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND1_DONE
              description: "When command 1 is done in I2C Master mode, this bit changes to high\nlevel."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD2
          description: I2C command register 2
          addressOffset: 96
          size: 32
          fields:
            - name: COMMAND2
              description: "This is the content of command 2. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND2_DONE
              description: "When command 2 is done in I2C Master mode, this bit changes to high\nLevel."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD3
          description: I2C command register 3
          addressOffset: 100
          size: 32
          fields:
            - name: COMMAND3
              description: "This is the content of command 3. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND3_DONE
              description: "When command 3 is done in I2C Master mode, this bit changes to high\nlevel."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD4
          description: I2C command register 4
          addressOffset: 104
          size: 32
          fields:
            - name: COMMAND4
              description: "This is the content of command 4. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND4_DONE
              description: "When command 4 is done in I2C Master mode, this bit changes to high\nlevel."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD5
          description: I2C command register 5
          addressOffset: 108
          size: 32
          fields:
            - name: COMMAND5
              description: "This is the content of command 5. It consists of three parts:\nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND5_DONE
              description: "When command 5 is done in I2C Master mode, this bit changes to high level."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD6
          description: I2C command register 6
          addressOffset: 112
          size: 32
          fields:
            - name: COMMAND6
              description: "This is the content of command 6. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND6_DONE
              description: "When command 6 is done in I2C Master mode, this bit changes to high level."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD7
          description: I2C command register 7
          addressOffset: 116
          size: 32
          fields:
            - name: COMMAND7
              description: "This is the content of command 7. It consists of three parts: \nop_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more\nInformation."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND7_DONE
              description: "When command 7 is done in I2C Master mode, this bit changes to high level."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_ST_TIME_OUT
          description: SCL status time out register
          addressOffset: 120
          size: 32
          resetValue: 16
          fields:
            - name: SCL_ST_TO_I2C
              description: The threshold value of SCL_FSM state unchanged period. It should be o more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_MAIN_ST_TIME_OUT
          description: SCL main status time out register
          addressOffset: 124
          size: 32
          resetValue: 16
          fields:
            - name: SCL_MAIN_ST_TO_I2C
              description: The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more than 23
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_SP_CONF
          description: Power configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: SCL_RST_SLV_EN
              description: "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_RST_SLV_NUM
              description: Configure the pulses of SCL generated in I2C master mode. Valid when reg_scl_rst_slv_en is 1.
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: SCL_PD_EN
              description: "The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDA_PD_EN
              description: "The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 248
          size: 32
          resetValue: 35656003
          fields:
            - name: DATE
              description: This is the the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TXFIFO_START_ADDR
          description: I2C TXFIFO base address register
          addressOffset: 256
          size: 32
          fields:
            - name: TXFIFO_START_ADDR
              description: This is the I2C txfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RXFIFO_START_ADDR
          description: I2C RXFIFO base address register
          addressOffset: 384
          size: 32
          fields:
            - name: RXFIFO_START_ADDR
              description: This is the I2C rxfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
  - name: LP_I2C_ANA_MST
    description: LP_I2C_ANA_MST Peripheral
    groupName: LP_I2C_ANA_MST
    baseAddress: 1611342848
    addressBlock:
      - offset: 0
        size: 28
        usage: registers
    registers:
      - register:
          name: I2C0_CTRL
          description: need_des
          addressOffset: 0
          size: 32
          fields:
            - name: LP_I2C_ANA_MAST_I2C0_CTRL
              description: need_des
              bitOffset: 0
              bitWidth: 25
              access: read-write
            - name: LP_I2C_ANA_MAST_I2C0_BUSY
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: I2C0_CONF
          description: need_des
          addressOffset: 4
          size: 32
          resetValue: 117440512
          fields:
            - name: LP_I2C_ANA_MAST_I2C0_CONF
              description: need_des
              bitOffset: 0
              bitWidth: 24
              access: read-write
            - name: LP_I2C_ANA_MAST_I2C0_STATUS
              description: reserved
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: I2C0_DATA
          description: need_des
          addressOffset: 8
          size: 32
          resetValue: 2304
          fields:
            - name: LP_I2C_ANA_MAST_I2C0_RDATA
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: LP_I2C_ANA_MAST_I2C0_CLK_SEL
              description: need_des
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: LP_I2C_ANA_MAST_I2C_MST_SEL
              description: need  des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: ANA_CONF1
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: LP_I2C_ANA_MAST_ANA_CONF1
              description: need_des
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: NOUSE
          description: need_des
          addressOffset: 16
          size: 32
          fields:
            - name: LP_I2C_ANA_MAST_I2C_MST_NOUSE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DEVICE_EN
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: LP_I2C_ANA_MAST_I2C_DEVICE_EN
              description: need_des
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 33583873
          fields:
            - name: LP_I2C_ANA_MAST_I2C_MAT_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: LP_I2C_ANA_MAST_I2C_MAT_CLK_EN
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
  - name: LP_IO
    description: LP_IO Peripheral
    groupName: LP_IO
    baseAddress: 1611341824
    addressBlock:
      - offset: 0
        size: 124
        usage: registers
    registers:
      - register:
          name: OUT_DATA
          description: need des
          addressOffset: 0
          size: 32
          fields:
            - name: OUT_DATA
              description: set lp gpio output data
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: OUT_DATA_W1TS
          description: need des
          addressOffset: 4
          size: 32
          fields:
            - name: OUT_DATA_W1TS
              description: set one time output data
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: OUT_DATA_W1TC
          description: need des
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_DATA_W1TC
              description: clear one time output data
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: OUT_ENABLE
          description: need des
          addressOffset: 12
          size: 32
          fields:
            - name: ENABLE
              description: set lp gpio output data
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: OUT_ENABLE_W1TS
          description: need des
          addressOffset: 16
          size: 32
          fields:
            - name: ENABLE_W1TS
              description: set one time output data
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: OUT_ENABLE_W1TC
          description: need des
          addressOffset: 20
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: clear one time output data
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: STATUS
          description: need des
          addressOffset: 24
          size: 32
          fields:
            - name: INTERRUPT
              description: set lp gpio output data
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: STATUS_W1TS
          description: need des
          addressOffset: 28
          size: 32
          fields:
            - name: STATUS_W1TS
              description: set one time output data
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: STATUS_W1TC
          description: need des
          addressOffset: 32
          size: 32
          fields:
            - name: STATUS_W1TC
              description: clear one time output data
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: IN
          description: need des
          addressOffset: 36
          size: 32
          fields:
            - name: DATA_NEXT
              description: need des
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: PIN0
          description: need des
          addressOffset: 40
          size: 32
          fields:
            - name: SYNC_BYPASS
              description: need des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INT_TYPE
              description: need des
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: need des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PIN1
          description: need des
          addressOffset: 44
          size: 32
          fields:
            - name: SYNC_BYPASS
              description: need des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INT_TYPE
              description: need des
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: need des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PIN2
          description: need des
          addressOffset: 48
          size: 32
          fields:
            - name: SYNC_BYPASS
              description: need des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INT_TYPE
              description: need des
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: need des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PIN3
          description: need des
          addressOffset: 52
          size: 32
          fields:
            - name: SYNC_BYPASS
              description: need des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INT_TYPE
              description: need des
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: need des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PIN4
          description: need des
          addressOffset: 56
          size: 32
          fields:
            - name: SYNC_BYPASS
              description: need des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INT_TYPE
              description: need des
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: need des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PIN5
          description: need des
          addressOffset: 60
          size: 32
          fields:
            - name: SYNC_BYPASS
              description: need des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INT_TYPE
              description: need des
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: need des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PIN6
          description: need des
          addressOffset: 64
          size: 32
          fields:
            - name: SYNC_BYPASS
              description: need des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INT_TYPE
              description: need des
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: need des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PIN7
          description: need des
          addressOffset: 68
          size: 32
          fields:
            - name: SYNC_BYPASS
              description: need des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INT_TYPE
              description: need des
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: need des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO0
          description: need des
          addressOffset: 72
          size: 32
          fields:
            - name: MCU_OE
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: need des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: need des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: need des
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: need des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: need des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: need des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: need des
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: need des
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO1
          description: need des
          addressOffset: 76
          size: 32
          fields:
            - name: MCU_OE
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: need des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: need des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: need des
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: need des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: need des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: need des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: need des
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: need des
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO2
          description: need des
          addressOffset: 80
          size: 32
          fields:
            - name: MCU_OE
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: need des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: need des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: need des
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: need des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: need des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: need des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: need des
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: need des
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO3
          description: need des
          addressOffset: 84
          size: 32
          fields:
            - name: MCU_OE
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: need des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: need des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: need des
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: need des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: need des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: need des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: need des
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: need des
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO4
          description: need des
          addressOffset: 88
          size: 32
          fields:
            - name: MCU_OE
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: need des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: need des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: need des
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: need des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: need des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: need des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: need des
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: need des
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO5
          description: need des
          addressOffset: 92
          size: 32
          fields:
            - name: MCU_OE
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: need des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: need des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: need des
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: need des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: need des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: need des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: need des
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: need des
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO6
          description: need des
          addressOffset: 96
          size: 32
          fields:
            - name: MCU_OE
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: need des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: need des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: need des
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: need des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: need des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: need des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: need des
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: need des
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: GPIO7
          description: need des
          addressOffset: 100
          size: 32
          fields:
            - name: MCU_OE
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLP_SEL
              description: need des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCU_WPD
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCU_WPU
              description: need des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCU_IE
              description: need des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCU_DRV
              description: need des
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: FUN_WPD
              description: need des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FUN_WPU
              description: need des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FUN_IE
              description: need des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FUN_DRV
              description: need des
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: MCU_SEL
              description: need des
              bitOffset: 12
              bitWidth: 3
              access: read-write
      - register:
          name: STATUS_INTERRUPT
          description: need des
          addressOffset: 104
          size: 32
          fields:
            - name: NEXT
              description: need des
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: DEBUG_SEL0
          description: need des
          addressOffset: 108
          size: 32
          fields:
            - name: LP_DEBUG_SEL0
              description: need des
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: LP_DEBUG_SEL1
              description: need des
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: LP_DEBUG_SEL2
              description: need des
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: LP_DEBUG_SEL3
              description: need des
              bitOffset: 21
              bitWidth: 7
              access: read-write
      - register:
          name: DEBUG_SEL1
          description: need des
          addressOffset: 112
          size: 32
          fields:
            - name: LP_DEBUG_SEL4
              description: need des
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: LPI2C
          description: need des
          addressOffset: 116
          size: 32
          resetValue: 3221225472
          fields:
            - name: LP_I2C_SDA_IE
              description: need des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_I2C_SCL_IE
              description: need des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: need des
          addressOffset: 1020
          size: 32
          resetValue: 35660032
          fields:
            - name: LP_IO_DATE
              description: need des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_TEE
    description: Low-power Trusted Execution Environment
    groupName: LP_TEE
    baseAddress: 1611346944
    addressBlock:
      - offset: 0
        size: 16
        usage: registers
    registers:
      - register:
          name: M0_MODE_CTRL
          description: Tee mode control register
          addressOffset: 0
          size: 32
          resetValue: 3
          fields:
            - name: M0_MODE
              description: "M0 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: CLOCK_GATE
          description: Clock gating register
          addressOffset: 4
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: FORCE_ACC_HP
          description: need_des
          addressOffset: 144
          size: 32
          fields:
            - name: LP_AON_FORCE_ACC_HPMEM_EN
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 252
          size: 32
          resetValue: 35672688
          fields:
            - name: DATE
              description: reg_tee_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LP_TIMER
    description: Low-power Timer
    groupName: LP_TIMER
    baseAddress: 1611336704
    addressBlock:
      - offset: 0
        size: 76
        usage: registers
    interrupt:
      - name: LP_RTC_TIMER
        value: 15
    registers:
      - register:
          name: TAR0_LOW
          description: need_des
          addressOffset: 0
          size: 32
          fields:
            - name: MAIN_TIMER_TAR_LOW0
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TAR0_HIGH
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: MAIN_TIMER_TAR_HIGH0
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MAIN_TIMER_TAR_EN0
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TAR1_LOW
          description: need_des
          addressOffset: 8
          size: 32
          fields:
            - name: MAIN_TIMER_TAR_LOW1
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TAR1_HIGH
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: MAIN_TIMER_TAR_HIGH1
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MAIN_TIMER_TAR_EN1
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: UPDATE
          description: need_des
          addressOffset: 16
          size: 32
          fields:
            - name: MAIN_TIMER_UPDATE
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_XTAL_OFF
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_SYS_STALL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_SYS_RST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MAIN_BUF0_LOW
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: MAIN_TIMER_BUF0_LOW
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MAIN_BUF0_HIGH
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: MAIN_TIMER_BUF0_HIGH
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: MAIN_BUF1_LOW
          description: need_des
          addressOffset: 28
          size: 32
          fields:
            - name: MAIN_TIMER_BUF1_LOW
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MAIN_BUF1_HIGH
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: MAIN_TIMER_BUF1_HIGH
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: MAIN_OVERFLOW
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: MAIN_TIMER_ALARM_LOAD
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: OVERFLOW_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SOC_WAKEUP_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: OVERFLOW_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SOC_WAKEUP_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: need_des
          addressOffset: 48
          size: 32
          fields:
            - name: OVERFLOW_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SOC_WAKEUP_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: need_des
          addressOffset: 52
          size: 32
          fields:
            - name: OVERFLOW_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SOC_WAKEUP_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_INT_RAW
          description: need_des
          addressOffset: 56
          size: 32
          fields:
            - name: MAIN_TIMER_OVERFLOW_LP_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_LP_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_ST
          description: need_des
          addressOffset: 60
          size: 32
          fields:
            - name: MAIN_TIMER_OVERFLOW_LP_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_LP_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: LP_INT_ENA
          description: need_des
          addressOffset: 64
          size: 32
          fields:
            - name: MAIN_TIMER_OVERFLOW_LP_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_LP_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_CLR
          description: need_des
          addressOffset: 68
          size: 32
          fields:
            - name: MAIN_TIMER_OVERFLOW_LP_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_LP_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 34672976
          fields:
            - name: DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_UART
    description: Low-power UART (Universal Asynchronous Receiver-Transmitter) Controller
    groupName: LP_UART
    baseAddress: 1611338752
    addressBlock:
      - offset: 0
        size: 132
        usage: registers
    interrupt:
      - name: LP_UART
        value: 16
    registers:
      - register:
          name: FIFO
          description: FIFO data register
          addressOffset: 0
          size: 32
          fields:
            - name: RXFIFO_RD_BYTE
              description: UART 0 accesses FIFO via this register.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_RAW
              description: This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error in the data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error .
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_RAW
              description: This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_RAW
              description: This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters after all data in Tx-FIFO are sent.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has send out all data in FIFO.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the configured at_cmd char.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_RAW
              description: This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_ST
              description: This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_ST
              description: This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_ST
              description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_ST
              description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_ST
              description: This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_ST
              description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_ST
              description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_ST
              description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_ST
              description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_ST
              description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_ST
              description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: WAKEUP_INT_ST
              description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: This is the enable bit for rxfifo_full_int_st register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: This is the enable bit for txfifo_empty_int_st register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_ENA
              description: This is the enable bit for parity_err_int_st register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_ENA
              description: This is the enable bit for frm_err_int_st register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: This is the enable bit for rxfifo_ovf_int_st register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_ENA
              description: This is the enable bit for dsr_chg_int_st register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_ENA
              description: This is the enable bit for cts_chg_int_st register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_ENA
              description: This is the enable bit for brk_det_int_st register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_ENA
              description: This is the enable bit for rxfifo_tout_int_st register.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_ENA
              description: This is the enable bit for sw_xon_int_st register.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_ENA
              description: This is the enable bit for sw_xoff_int_st register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: This is the enable bit for glitch_det_int_st register.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_ENA
              description: This is the enable bit for tx_brk_done_int_st register.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_ENA
              description: This is the enable bit for tx_brk_idle_done_int_st register.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: This is the enable bit for tx_done_int_st register.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_ENA
              description: This is the enable bit for at_cmd_char_det_int_st register.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_ENA
              description: This is the enable bit for uart_wakeup_int_st register.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear the rxfifo_full_int_raw interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear txfifo_empty_int_raw interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PARITY_ERR_INT_CLR
              description: Set this bit to clear parity_err_int_raw interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRM_ERR_INT_CLR
              description: Set this bit to clear frm_err_int_raw interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DSR_CHG_INT_CLR
              description: Set this bit to clear the dsr_chg_int_raw interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CTS_CHG_INT_CLR
              description: Set this bit to clear the cts_chg_int_raw interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BRK_DET_INT_CLR
              description: Set this bit to clear the brk_det_int_raw interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RXFIFO_TOUT_INT_CLR
              description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SW_XON_INT_CLR
              description: Set this bit to clear the sw_xon_int_raw interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SW_XOFF_INT_CLR
              description: Set this bit to clear the sw_xoff_int_raw interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Set this bit to clear the glitch_det_int_raw interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_BRK_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_done_int_raw interrupt..
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TX_BRK_IDLE_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the tx_done_int_raw interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: AT_CMD_CHAR_DET_INT_CLR
              description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: WAKEUP_INT_CLR
              description: Set this bit to clear the uart_wakeup_int_raw interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CLKDIV
          description: Clock divider configuration
          addressOffset: 20
          size: 32
          resetValue: 694
          fields:
            - name: CLKDIV
              description: The integral part of the frequency divider factor.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: FRAG
              description: The decimal part of the frequency divider factor.
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: RX_FILT
          description: Rx Filter configuration
          addressOffset: 24
          size: 32
          resetValue: 8
          fields:
            - name: GLITCH_FILT
              description: when input pulse width is lower than this value the pulse is ignored.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GLITCH_FILT_EN
              description: Set this bit to enable Rx signal filter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          description: UART status register
          addressOffset: 28
          size: 32
          resetValue: 3758145536
          fields:
            - name: RXFIFO_CNT
              description: Stores the byte number of valid data in Rx-FIFO.
              bitOffset: 3
              bitWidth: 5
              access: read-only
            - name: DSRN
              description: The register represent the level value of the internal uart dsr signal.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CTSN
              description: This register represent the level value of the internal uart cts signal.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RXD
              description: This register represent the  level value of the internal uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TXFIFO_CNT
              description: Stores the byte number of data in Tx-FIFO.
              bitOffset: 19
              bitWidth: 5
              access: read-only
            - name: DTRN
              description: This bit represents the level of the internal uart dtr signal.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RTSN
              description: This bit represents the level of the internal uart rts signal.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TXD
              description: This bit represents the  level of the internal uart txd signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF0
          description: Configuration register 0
          addressOffset: 32
          size: 32
          resetValue: 1048604
          fields:
            - name: PARITY
              description: This register is used to configure the parity check mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARITY_EN
              description: Set this bit to enable uart parity check.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BIT_NUM
              description: This register is used to set the length of data.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: STOP_BIT_NUM
              description: This register is used to set the length of  stop bit.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TXD_BRK
              description: Set this bit to enbale transmitter to  send NULL when the process of sending data is done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: Set this bit to enable uart loopback test mode.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FLOW_EN
              description: Set this bit to enable flow control function for transmitter.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RXD_INV
              description: Set this bit to inverse the level value of uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TXD_INV
              description: Set this bit to inverse the level value of uart txd signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DIS_RX_DAT_OVF
              description: Disable UART Rx data overflow detect.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ERR_WR_MASK
              description: "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_EN
              description: UART memory clock gate enable signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SW_RTS
              description: This register is used to configure the software rts signal which is used in software flow control.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RXFIFO_RST
              description: Set this bit to reset the uart receive-FIFO.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TXFIFO_RST
              description: Set this bit to reset the uart transmit-FIFO.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          description: Configuration register 1
          addressOffset: 36
          size: 32
          resetValue: 24672
          fields:
            - name: RXFIFO_FULL_THRHD
              description: It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.
              bitOffset: 3
              bitWidth: 5
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.
              bitOffset: 11
              bitWidth: 5
              access: read-write
            - name: CTS_INV
              description: Set this bit to inverse the level value of uart cts signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DSR_INV
              description: Set this bit to inverse the level value of uart dsr signal.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RTS_INV
              description: Set this bit to inverse the level value of uart rts signal.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DTR_INV
              description: Set this bit to inverse the level value of uart dtr signal.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SW_DTR
              description: This register is used to configure the software dtr signal which is used in software flow control.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: HWFC_CONF
          description: Hardware flow-control configuration
          addressOffset: 44
          size: 32
          fields:
            - name: RX_FLOW_THRHD
              description: This register is used to configure the maximum amount of data that can be received  when hardware flow control works.
              bitOffset: 3
              bitWidth: 5
              access: read-write
            - name: RX_FLOW_EN
              description: This is the flow enable bit for UART receiver.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SLEEP_CONF0
          description: UART sleep configure register 0
          addressOffset: 48
          size: 32
          fields:
            - name: WK_CHAR1
              description: This register restores the specified wake up char1 to wake up
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WK_CHAR2
              description: This register restores the specified wake up char2 to wake up
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: WK_CHAR3
              description: This register restores the specified wake up char3 to wake up
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: WK_CHAR4
              description: This register restores the specified wake up char4 to wake up
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SLEEP_CONF1
          description: UART sleep configure register 1
          addressOffset: 52
          size: 32
          fields:
            - name: WK_CHAR0
              description: This register restores the specified char0 to wake up
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: SLEEP_CONF2
          description: UART sleep configure register 2
          addressOffset: 56
          size: 32
          resetValue: 1319152
          fields:
            - name: ACTIVE_THRESHOLD
              description: The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: RX_WAKE_UP_THRHD
              description: In wake up mode 1 this field is used to set the received data number threshold to wake up chip.
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: WK_CHAR_NUM
              description: This register is used to select number of wake up char.
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WK_CHAR_MASK
              description: This register is used to mask  wake up char.
              bitOffset: 21
              bitWidth: 5
              access: read-write
            - name: WK_MODE_SEL
              description: "This register is used to select wake up mode. 0: RXD toggling to wake up. 1: received data number larger than"
              bitOffset: 26
              bitWidth: 2
              access: read-write
      - register:
          name: SWFC_CONF0
          description: Software flow-control character configuration
          addressOffset: 60
          size: 32
          resetValue: 4881
          fields:
            - name: XON_CHAR
              description: This register stores the Xon flow control char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: XOFF_CHAR
              description: This register stores the Xoff flow control char.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: XON_XOFF_STILL_SEND
              description: "In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In this status, UART Tx can not transmit XOFF even the received data number is larger than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when UART Tx is disabled."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SW_FLOW_CON_EN
              description: Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: XONOFF_DEL
              description: Set this bit to remove flow control char from the received data.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_XON
              description: Set this bit to enable the transmitter to go on sending data.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FORCE_XOFF
              description: Set this bit to stop the  transmitter from sending data.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SEND_XON
              description: Set this bit to send Xon char. It is cleared by hardware automatically.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SEND_XOFF
              description: Set this bit to send Xoff char. It is cleared by hardware automatically.
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: SWFC_CONF1
          description: Software flow-control character configuration
          addressOffset: 64
          size: 32
          resetValue: 24576
          fields:
            - name: XON_THRESHOLD
              description: When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1  it will send a Xon char.
              bitOffset: 3
              bitWidth: 5
              access: read-write
            - name: XOFF_THRESHOLD
              description: When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1  it will send a Xoff char.
              bitOffset: 11
              bitWidth: 5
              access: read-write
      - register:
          name: TXBRK_CONF
          description: Tx Break character configuration
          addressOffset: 68
          size: 32
          resetValue: 10
          fields:
            - name: TX_BRK_NUM
              description: This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: IDLE_CONF
          description: Frame-end idle configuration
          addressOffset: 72
          size: 32
          resetValue: 262400
          fields:
            - name: RX_IDLE_THRHD
              description: It will produce frame end signal when receiver takes more time to receive one byte data than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_IDLE_NUM
              description: This register is used to configure the duration time between transfers.
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: RS485_CONF
          description: RS485 mode configuration
          addressOffset: 76
          size: 32
          fields:
            - name: DL0_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DL1_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: AT_CMD_PRECNT
          description: Pre-sequence timing configuration
          addressOffset: 80
          size: 32
          resetValue: 2305
          fields:
            - name: PRE_IDLE_NUM
              description: This register is used to configure the idle duration time before the first at_cmd is received by receiver.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_POSTCNT
          description: Post-sequence timing configuration
          addressOffset: 84
          size: 32
          resetValue: 2305
          fields:
            - name: POST_IDLE_NUM
              description: This register is used to configure the duration time between the last at_cmd and the next data.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_GAPTOUT
          description: Timeout configuration
          addressOffset: 88
          size: 32
          resetValue: 11
          fields:
            - name: RX_GAP_TOUT
              description: This register is used to configure the duration time between the at_cmd chars.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_CHAR
          description: AT escape sequence detection configuration
          addressOffset: 92
          size: 32
          resetValue: 811
          fields:
            - name: AT_CMD_CHAR
              description: This register is used to configure the content of at_cmd char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHAR_NUM
              description: This register is used to configure the num of continuous at_cmd chars received by receiver.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: MEM_CONF
          description: UART memory power configuration
          addressOffset: 96
          size: 32
          fields:
            - name: MEM_FORCE_PD
              description: Set this bit to force power down UART memory.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force power up UART memory.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: TOUT_CONF
          description: UART threshold and allocation configuration
          addressOffset: 100
          size: 32
          resetValue: 40
          fields:
            - name: RX_TOUT_EN
              description: "This is the enble bit for uart receiver's timeout function."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_FLOW_DIS
              description: Set this bit to stop accumulating idle_cnt when hardware flow control works.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_THRHD
              description: This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.
              bitOffset: 2
              bitWidth: 10
              access: read-write
      - register:
          name: MEM_TX_STATUS
          description: Tx-SRAM write and read offset address.
          addressOffset: 104
          size: 32
          fields:
            - name: TX_SRAM_WADDR
              description: This register stores the offset write address in Tx-SRAM.
              bitOffset: 3
              bitWidth: 5
              access: read-only
            - name: TX_SRAM_RADDR
              description: This register stores the offset read address in Tx-SRAM.
              bitOffset: 12
              bitWidth: 5
              access: read-only
      - register:
          name: MEM_RX_STATUS
          description: Rx-SRAM write and read offset address.
          addressOffset: 108
          size: 32
          resetValue: 65664
          fields:
            - name: RX_SRAM_RADDR
              description: This register stores the offset read address in RX-SRAM.
              bitOffset: 3
              bitWidth: 5
              access: read-only
            - name: RX_SRAM_WADDR
              description: This register stores the offset write address in Rx-SRAM.
              bitOffset: 12
              bitWidth: 5
              access: read-only
      - register:
          name: FSM_STATUS
          description: UART transmit and receive status.
          addressOffset: 112
          size: 32
          fields:
            - name: ST_URX_OUT
              description: This is the status register of receiver.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: ST_UTX_OUT
              description: This is the status register of transmitter.
              bitOffset: 4
              bitWidth: 4
              access: read-only
      - register:
          name: CLK_CONF
          description: UART core clock configuration
          addressOffset: 136
          size: 32
          resetValue: 57675776
          fields:
            - name: SCLK_DIV_B
              description: The  denominator of the frequency divider factor.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_A
              description: The numerator of the frequency divider factor.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_NUM
              description: The integral part of the frequency divider factor.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: SCLK_SEL
              description: "UART clock source select. 1: 80Mhz.  2: 8Mhz.  3: XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: SCLK_EN
              description: Set this bit to enable UART Tx/Rx clock.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Tx/Rx.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TX_SCLK_EN
              description: Set this bit to enable UART Tx clock.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RX_SCLK_EN
              description: Set this bit to enable UART Rx clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TX_RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Tx.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Rx.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: UART Version register
          addressOffset: 140
          size: 32
          resetValue: 35656288
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: AFIFO_STATUS
          description: UART AFIFO Status
          addressOffset: 144
          size: 32
          resetValue: 10
          fields:
            - name: TX_AFIFO_FULL
              description: Full signal of APB TX AFIFO.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_AFIFO_EMPTY
              description: Empty signal of APB TX AFIFO.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_AFIFO_FULL
              description: Full signal of APB RX AFIFO.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_AFIFO_EMPTY
              description: Empty signal of APB RX AFIFO.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: REG_UPDATE
          description: UART Registers Configuration Update register
          addressOffset: 152
          size: 32
          fields:
            - name: REG_UPDATE
              description: Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ID
          description: UART ID register
          addressOffset: 156
          size: 32
          resetValue: 1280
          fields:
            - name: ID
              description: This register is used to configure the uart_id.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: LP_WDT
    description: Low-power Watchdog Timer
    groupName: LP_WDT
    baseAddress: 1611340800
    addressBlock:
      - offset: 0
        size: 56
        usage: registers
    interrupt:
      - name: LP_WDT
        value: 18
    registers:
      - register:
          name: WDTCONFIG0
          description: need_des
          addressOffset: 0
          size: 32
          resetValue: 78356
          fields:
            - name: WDT_CHIP_RESET_WIDTH
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WDT_CHIP_RESET_EN
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: WDT_PAUSE_IN_SLP
              description: need_des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: WDT_APPCPU_RESET_EN
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: need_des
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: WDT_STG3
              description: need_des
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: WDT_STG2
              description: need_des
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: WDT_STG1
              description: need_des
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: WDT_STG0
              description: need_des
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: WDT_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CONFIG1
          description: need_des
          addressOffset: 4
          size: 32
          resetValue: 200000
          fields:
            - name: WDT_STG0_HOLD
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONFIG2
          description: need_des
          addressOffset: 8
          size: 32
          resetValue: 80000
          fields:
            - name: WDT_STG1_HOLD
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONFIG3
          description: need_des
          addressOffset: 12
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG2_HOLD
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONFIG4
          description: need_des
          addressOffset: 16
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG3_HOLD
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: RTC_WDT_FEED
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: WDTWPROTECT
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: WDT_WKEY
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SWD_CONF
          description: need_des
          addressOffset: 28
          size: 32
          resetValue: 314572800
          fields:
            - name: SWD_RESET_FLAG
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SWD_AUTO_FEED_EN
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SWD_RST_FLAG_CLR
              description: need_des
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SWD_SIGNAL_WIDTH
              description: need_des
              bitOffset: 20
              bitWidth: 10
              access: read-write
            - name: SWD_DISABLE
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SWD_FEED
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SWD_WPROTECT
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: SWD_WKEY
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INT_RAW
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: SUPER_WDT_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_WDT_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_RTC
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: SUPER_WDT_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA_RTC
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: SUPER_WDT_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR_RTC
          description: need_des
          addressOffset: 48
          size: 32
          fields:
            - name: SUPER_WDT_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 34676864
          fields:
            - name: LP_WDT_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: MCPWM0
    description: Motor Control Pulse-Width Modulation 0
    groupName: MCPWM
    baseAddress: 1610694656
    addressBlock:
      - offset: 0
        size: 304
        usage: registers
    interrupt:
      - name: MCPWM0
        value: 61
    registers:
      - register:
          name: CLK_CFG
          description: PWM clock prescaler register.
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_PRESCALE
              description: Period of PWM_clk = 6.25ns * (PWM_CLK_PRESCALE + 1)
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TIMER0_CFG0
          description: PWM timer0 period and update method configuration register.
          addressOffset: 4
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER0_PRESCALE
              description: period of PT0_clk = Period of PWM_clk * (PWM_TIMER0_PRESCALE + 1)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER0_PERIOD
              description: period shadow register of PWM timer0
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER0_PERIOD_UPMETHOD
              description: "Update method for active register of PWM timer0 period, 0: immediate, 1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero event"
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER0_CFG1
          description: PWM timer0 working mode and start/stop control configuration register.
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER0_START
              description: "PWM timer0 start and stop control. 0: if PWM timer0 starts, then stops at TEZ, 1: if timer0 starts, then stops at TEP, 2: PWM timer0 starts and runs on, 3: timer0 starts and stops at the next TEZ, 4: timer0 starts and stops at the next TEP. TEP here and below means the event that happens when the timer equals to period"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER0_MOD
              description: "PWM timer0 working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down mode"
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER0_SYNC
          description: PWM timer0 sync function configuration register.
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER0_SYNCI_EN
              description: "When set, timer reloading with phase on sync input event is enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              description: Toggling this bit will trigger a software sync.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER0_SYNCO_SEL
              description: "PWM timer0 sync_out selection, 0: sync_in, 1: TEZ, 2: TEP, and sync out will always generate when toggling the reg_timer0_sync_sw bit"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER0_PHASE
              description: phase for timer reload on sync event
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER0_PHASE_DIRECTION
              description: "Configure the PWM timer0's direction when timer0 mode is up-down mode: 0-increase,1-decrease"
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER0_STATUS
          description: PWM timer0 status register.
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER0_VALUE
              description: current PWM timer0 counter value
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER0_DIRECTION
              description: "current PWM timer0 counter direction, 0: increment 1: decrement"
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER1_CFG0
          description: PWM timer1 period and update method configuration register.
          addressOffset: 20
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER1_PRESCALE
              description: period of PT0_clk = Period of PWM_clk * (PWM_timer1_PRESCALE + 1)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER1_PERIOD
              description: period shadow register of PWM timer1
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER1_PERIOD_UPMETHOD
              description: "Update method for active register of PWM timer1 period, 0: immediate, 1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero event"
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER1_CFG1
          description: PWM timer1 working mode and start/stop control configuration register.
          addressOffset: 24
          size: 32
          fields:
            - name: TIMER1_START
              description: "PWM timer1 start and stop control. 0: if PWM timer1 starts, then stops at TEZ, 1: if timer1 starts, then stops at TEP, 2: PWM timer1 starts and runs on, 3: timer1 starts and stops at the next TEZ, 4: timer1 starts and stops at the next TEP. TEP here and below means the event that happens when the timer equals to period"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER1_MOD
              description: "PWM timer1 working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down mode"
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER1_SYNC
          description: PWM timer1 sync function configuration register.
          addressOffset: 28
          size: 32
          fields:
            - name: TIMER1_SYNCI_EN
              description: "When set, timer reloading with phase on sync input event is enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              description: Toggling this bit will trigger a software sync.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER1_SYNCO_SEL
              description: "PWM timer1 sync_out selection, 0: sync_in, 1: TEZ, 2: TEP, and sync out will always generate when toggling the reg_timer1_sync_sw bit"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER1_PHASE
              description: phase for timer reload on sync event
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER1_PHASE_DIRECTION
              description: "Configure the PWM timer1's direction when timer1 mode is up-down mode: 0-increase,1-decrease"
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER1_STATUS
          description: PWM timer1 status register.
          addressOffset: 32
          size: 32
          fields:
            - name: TIMER1_VALUE
              description: current PWM timer1 counter value
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER1_DIRECTION
              description: "current PWM timer1 counter direction, 0: increment 1: decrement"
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER2_CFG0
          description: PWM timer2 period and update method configuration register.
          addressOffset: 36
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER2_PRESCALE
              description: period of PT0_clk = Period of PWM_clk * (PWM_timer2_PRESCALE + 1)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER2_PERIOD
              description: period shadow register of PWM timer2
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER2_PERIOD_UPMETHOD
              description: "Update method for active register of PWM timer2 period, 0: immediate, 1: TEZ, 2: sync, 3: TEZ | sync. TEZ here and below means timer equal zero event"
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER2_CFG1
          description: PWM timer2 working mode and start/stop control configuration register.
          addressOffset: 40
          size: 32
          fields:
            - name: TIMER2_START
              description: "PWM timer2 start and stop control. 0: if PWM timer2 starts, then stops at TEZ, 1: if timer2 starts, then stops at TEP, 2: PWM timer2 starts and runs on, 3: timer2 starts and stops at the next TEZ, 4: timer2 starts and stops at the next TEP. TEP here and below means the event that happens when the timer equals to period"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER2_MOD
              description: "PWM timer2 working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down mode"
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          name: TIMER2_SYNC
          description: PWM timer2 sync function configuration register.
          addressOffset: 44
          size: 32
          fields:
            - name: TIMER2_SYNCI_EN
              description: "When set, timer reloading with phase on sync input event is enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              description: Toggling this bit will trigger a software sync.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_SYNCO_SEL
              description: "PWM timer2 sync_out selection, 0: sync_in, 1: TEZ, 2: TEP, and sync out will always generate when toggling the reg_timer0_sync_sw bit"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER2_PHASE
              description: phase for timer reload on sync event
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER2_PHASE_DIRECTION
              description: "Configure the PWM timer2's direction when timer2 mode is up-down mode: 0-increase,1-decrease"
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: TIMER2_STATUS
          description: PWM timer2 status register.
          addressOffset: 48
          size: 32
          fields:
            - name: TIMER2_VALUE
              description: current PWM timer2 counter value
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER2_DIRECTION
              description: "current PWM timer2 counter direction, 0: increment 1: decrement"
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER_SYNCI_CFG
          description: Synchronization input selection for three PWM timers.
          addressOffset: 52
          size: 32
          fields:
            - name: TIMER0_SYNCISEL
              description: "select sync input for PWM timer0, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER1_SYNCISEL
              description: "select sync input for PWM timer1, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: TIMER2_SYNCISEL
              description: "select sync input for PWM timer2, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out, 3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6: SYNC2 from GPIO matrix, other values: no sync input selected"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: EXTERNAL_SYNCI0_INVERT
              description: invert SYNC0 from GPIO matrix
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EXTERNAL_SYNCI1_INVERT
              description: invert SYNC1 from GPIO matrix
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: EXTERNAL_SYNCI2_INVERT
              description: invert SYNC2 from GPIO matrix
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: OPERATOR_TIMERSEL
          description: Select specific timer for PWM operators.
          addressOffset: 56
          size: 32
          fields:
            - name: OPERATOR0_TIMERSEL
              description: "Select which PWM timer's is the timing reference for PWM operator0, 0: timer0, 1: timer1, 2: timer2"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: OPERATOR1_TIMERSEL
              description: "Select which PWM timer's is the timing reference for PWM operator1, 0: timer0, 1: timer1, 2: timer2"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: OPERATOR2_TIMERSEL
              description: "Select which PWM timer's is the timing reference for PWM operator2, 0: timer0, 1: timer1, 2: timer2"
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: GEN0_STMP_CFG
          description: Transfer status and update method for time stamp registers A and B
          addressOffset: 60
          size: 32
          fields:
            - name: CMPR0_A_UPMETHOD
              description: "Update method for PWM generator 0 time stamp A's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CMPR0_B_UPMETHOD
              description: "Update method for PWM generator 0 time stamp B's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CMPR0_A_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 0 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg. If cleared, A's active reg has been updated with shadow register latest value"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CMPR0_B_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 0 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg. If cleared, B's active reg has been updated with shadow register latest value"
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: GEN0_TSTMP_A
          description: Shadow register for register A.
          addressOffset: 64
          size: 32
          fields:
            - name: CMPR0_A
              description: "PWM generator 0 time stamp A's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN0_TSTMP_B
          description: Shadow register for register B.
          addressOffset: 68
          size: 32
          fields:
            - name: CMPR0_B
              description: "PWM generator 0 time stamp B's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN0_CFG0
          description: Fault event T0 and T1 handling
          addressOffset: 72
          size: 32
          fields:
            - name: GEN0_CFG_UPMETHOD
              description: "Update method for PWM generator 0's active register of configuration. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1:TEP,when bit2 is set to 1:sync,when bit3 is set to 1:disable the update"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN0_T0_SEL
              description: "Source selection for PWM generator 0 event_t0, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN0_T1_SEL
              description: "Source selection for PWM generator 0 event_t1, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          name: GEN0_FORCE
          description: Permissives to force PWM0A and PWM0B outputs by software
          addressOffset: 76
          size: 32
          resetValue: 32
          fields:
            - name: GEN0_CNTUFORCE_UPMETHOD
              description: "Updating method for continuous software force of PWM generator0. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B here and below means an event generated when the timer's value equals to that of register A/B.)"
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN0_A_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM0A. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN0_B_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM0B. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN0_A_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM0A, a toggle will trigger a force event."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN0_A_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM0A, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN0_B_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM0B, a toggle will trigger a force event."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN0_B_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM0B, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: GEN0_A
          description: Actions triggered by events on PWM0A
          addressOffset: 80
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM0A triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM0A triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM0A triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM0A triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM0A triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM0A triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM0A triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM0A triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM0A triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM0A triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM0A triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM0A triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: GEN0_B
          description: Actions triggered by events on PWM0B
          addressOffset: 84
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM0B triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM0B triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM0B triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM0B triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM0B triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM0B triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM0B triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM0B triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM0B triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM0B triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM0B triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM0B triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: DT0_CFG
          description: dead time type selection and configuration
          addressOffset: 88
          size: 32
          resetValue: 98304
          fields:
            - name: DB0_FED_UPMETHOD
              description: "Update method for FED (rising edge delay) active register. 0: immediate, when bit0 is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when bit3 is set to 1: disable the update"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DB0_RED_UPMETHOD
              description: "Update method for RED (rising edge delay) active register. 0: immediate, when bit0 is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when bit3 is set to 1: disable the update"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DB0_DEB_MODE
              description: "S8 in table, dual-edge B mode, 0: fed/red take effect on different path separately, 1: fed/red take effect on B path, A out is in bypass or dulpB mode"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DB0_A_OUTSWAP
              description: S6 in table
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DB0_B_OUTSWAP
              description: S7 in table
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DB0_RED_INSEL
              description: S4 in table
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DB0_FED_INSEL
              description: S5 in table
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DB0_RED_OUTINVERT
              description: S2 in table
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DB0_FED_OUTINVERT
              description: S3 in table
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DB0_A_OUTBYPASS
              description: S1 in table
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DB0_B_OUTBYPASS
              description: S0 in table
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DB0_CLK_SEL
              description: "Dead time generator 0 clock selection. 0: PWM_clk, 1: PT_clk"
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DT0_FED_CFG
          description: Shadow register for falling edge delay (FED).
          addressOffset: 92
          size: 32
          fields:
            - name: DB0_FED
              description: Shadow register for FED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DT0_RED_CFG
          description: Shadow register for rising edge delay (RED).
          addressOffset: 96
          size: 32
          fields:
            - name: DB0_RED
              description: Shadow register for RED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CARRIER0_CFG
          description: Carrier enable and configuratoin
          addressOffset: 100
          size: 32
          fields:
            - name: CHOPPER0_EN
              description: "When set, carrier0 function is enabled. When cleared, carrier0 is bypassed"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHOPPER0_PRESCALE
              description: PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CHOPPER0_DUTY
              description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CHOPPER0_OSHTWTH
              description: width of the first pulse in number of periods of the carrier
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CHOPPER0_OUT_INVERT
              description: "when set, invert the output of PWM0A and PWM0B for this submodule"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CHOPPER0_IN_INVERT
              description: "when set, invert the input of PWM0A and PWM0B for this submodule"
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: FH0_CFG0
          description: Actions on PWM0A and PWM0B trip events
          addressOffset: 104
          size: 32
          fields:
            - name: TZ0_SW_CBC
              description: "Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ0_F2_CBC
              description: "event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TZ0_F1_CBC
              description: "event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TZ0_F0_CBC
              description: "event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ0_SW_OST
              description: "Enable register for software force one-shot mode action. 0: disable, 1: enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TZ0_F2_OST
              description: "event_f2 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TZ0_F1_OST
              description: "event_f1 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TZ0_F0_OST
              description: "event_f0 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TZ0_A_CBC_D
              description: "Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TZ0_A_CBC_U
              description: "Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TZ0_A_OST_D
              description: "One-shot mode action on PWM0A when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TZ0_A_OST_U
              description: "One-shot mode action on PWM0A when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: TZ0_B_CBC_D
              description: "Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TZ0_B_CBC_U
              description: "Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is increasing. 0: do nothing,1: force low, 2: force high, 3: toggle"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TZ0_B_OST_D
              description: "One-shot mode action on PWM0B when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TZ0_B_OST_U
              description: "One-shot mode action on PWM0B when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: FH0_CFG1
          description: Software triggers for fault handler actions
          addressOffset: 108
          size: 32
          fields:
            - name: TZ0_CLR_OST
              description: a rising edge will clear on going one-shot mode action
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ0_CBCPULSE
              description: "cycle-by-cycle mode action refresh moment selection. When bit0 is set to 1: TEZ, when bit1 is set to 1:TEP"
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: TZ0_FORCE_CBC
              description: a toggle trigger a cycle-by-cycle mode action
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ0_FORCE_OST
              description: a toggle (software negate its value) triggers a one-shot mode action
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: FH0_STATUS
          description: Status of fault events.
          addressOffset: 112
          size: 32
          fields:
            - name: TZ0_CBC_ON
              description: "Set and reset by hardware. If set, a cycle-by-cycle mode action is on going"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TZ0_OST_ON
              description: "Set and reset by hardware. If set, an one-shot mode action is on going"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: GEN1_STMP_CFG
          description: Transfer status and update method for time stamp registers A and B
          addressOffset: 116
          size: 32
          fields:
            - name: CMPR1_A_UPMETHOD
              description: "Update method for PWM generator 1 time stamp A's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CMPR1_B_UPMETHOD
              description: "Update method for PWM generator 1 time stamp B's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CMPR1_A_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 1 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg. If cleared, A's active reg has been updated with shadow register latest value"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CMPR1_B_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 1 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg. If cleared, B's active reg has been updated with shadow register latest value"
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: GEN1_TSTMP_A
          description: Shadow register for register A.
          addressOffset: 120
          size: 32
          fields:
            - name: CMPR1_A
              description: "PWM generator 1 time stamp A's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN1_TSTMP_B
          description: Shadow register for register B.
          addressOffset: 124
          size: 32
          fields:
            - name: CMPR1_B
              description: "PWM generator 1 time stamp B's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN1_CFG0
          description: Fault event T0 and T1 handling
          addressOffset: 128
          size: 32
          fields:
            - name: GEN1_CFG_UPMETHOD
              description: "Update method for PWM generator 1's active register of configuration. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1:sync;when bit3 is set to 1:disable the update."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN1_T0_SEL
              description: "Source selection for PWM generator 1 event_t0, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN1_T1_SEL
              description: "Source selection for PWM generator 1 event_t1, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          name: GEN1_FORCE
          description: Permissives to force PWM1A and PWM1B outputs by software
          addressOffset: 132
          size: 32
          resetValue: 32
          fields:
            - name: GEN1_CNTUFORCE_UPMETHOD
              description: "Updating method for continuous software force of PWM generator 1. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,,when bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B here and below means an event generated when the timer's value equals to that of register A/B.)"
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN1_A_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM1A. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN1_B_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM1B. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN1_A_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM1A, a toggle will trigger a force event."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN1_A_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM1A, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN1_B_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM1B, a toggle will trigger a force event."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN1_B_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM1B, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: GEN1_A
          description: Actions triggered by events on PWM1A
          addressOffset: 136
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM1A triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM1A triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM1A triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM1A triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM1A triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM1A triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM1A triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM1A triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM1A triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM1A triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM1A triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM1A triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: GEN1_B
          description: Actions triggered by events on PWM1B
          addressOffset: 140
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM1B triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM1B triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM1B triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM1B triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM1B triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM1B triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM1B triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM1B triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM1B triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM1B triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM1B triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM1B triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: DT1_CFG
          description: dead time type selection and configuration
          addressOffset: 144
          size: 32
          resetValue: 98304
          fields:
            - name: DB1_FED_UPMETHOD
              description: "Update method for FED (falling edge delay) active register. 0: immediate, when bit0 is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when bit3 is set to 1: disable the update"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DB1_RED_UPMETHOD
              description: "Update method for RED (rising edge delay) active register. 0: immediate,when bit0 is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when bit3 is set to 1: disable the update"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DB1_DEB_MODE
              description: "S8 in table, dual-edge B mode, 0: fed/red take effect on different path separately, 1: fed/red take effect on B path, A out is in bypass or dulpB mode"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DB1_A_OUTSWAP
              description: S6 in table
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DB1_B_OUTSWAP
              description: S7 in table
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DB1_RED_INSEL
              description: S4 in table
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DB1_FED_INSEL
              description: S5 in table
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DB1_RED_OUTINVERT
              description: S2 in table
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DB1_FED_OUTINVERT
              description: S3 in table
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DB1_A_OUTBYPASS
              description: S1 in table
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DB1_B_OUTBYPASS
              description: S0 in table
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DB1_CLK_SEL
              description: "Dead time generator 1 clock selection. 0: PWM_clk, 1: PT_clk"
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DT1_FED_CFG
          description: Shadow register for falling edge delay (FED).
          addressOffset: 148
          size: 32
          fields:
            - name: DB1_FED
              description: Shadow register for FED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DT1_RED_CFG
          description: Shadow register for rising edge delay (RED).
          addressOffset: 152
          size: 32
          fields:
            - name: DB1_RED
              description: Shadow register for RED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CARRIER1_CFG
          description: Carrier enable and configuratoin
          addressOffset: 156
          size: 32
          fields:
            - name: CHOPPER1_EN
              description: "When set, carrier1 function is enabled. When cleared, carrier1 is bypassed"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHOPPER1_PRESCALE
              description: PWM carrier1 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CHOPPER1_DUTY
              description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CHOPPER1_OSHTWTH
              description: width of the first pulse in number of periods of the carrier
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CHOPPER1_OUT_INVERT
              description: "when set, invert the output of PWM1A and PWM1B for this submodule"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CHOPPER1_IN_INVERT
              description: "when set, invert the input of PWM1A and PWM1B for this submodule"
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: FH1_CFG0
          description: Actions on PWM1A and PWM1B trip events
          addressOffset: 160
          size: 32
          fields:
            - name: TZ1_SW_CBC
              description: "Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ1_F2_CBC
              description: "event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TZ1_F1_CBC
              description: "event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TZ1_F0_CBC
              description: "event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ1_SW_OST
              description: "Enable register for software force one-shot mode action. 0: disable, 1: enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TZ1_F2_OST
              description: "event_f2 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TZ1_F1_OST
              description: "event_f1 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TZ1_F0_OST
              description: "event_f0 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TZ1_A_CBC_D
              description: "Cycle-by-cycle mode action on PWM1A when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TZ1_A_CBC_U
              description: "Cycle-by-cycle mode action on PWM1A when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TZ1_A_OST_D
              description: "One-shot mode action on PWM1A when fault event occurs and timer is decreasing. 0: do nothing,1: force low, 2: force high, 3: toggle"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TZ1_A_OST_U
              description: "One-shot mode action on PWM1A when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: TZ1_B_CBC_D
              description: "Cycle-by-cycle mode action on PWM1B when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TZ1_B_CBC_U
              description: "Cycle-by-cycle mode action on PWM1B when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TZ1_B_OST_D
              description: "One-shot mode action on PWM1B when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TZ1_B_OST_U
              description: "One-shot mode action on PWM1B when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: FH1_CFG1
          description: Software triggers for fault handler actions
          addressOffset: 164
          size: 32
          fields:
            - name: TZ1_CLR_OST
              description: a rising edge will clear on going one-shot mode action
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ1_CBCPULSE
              description: "cycle-by-cycle mode action refresh moment selection. When bit0 is set to 1: TEZ, when bit1 is set to 1:TEP"
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: TZ1_FORCE_CBC
              description: a toggle trigger a cycle-by-cycle mode action
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ1_FORCE_OST
              description: a toggle (software negate its value) triggers a one-shot mode action
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: FH1_STATUS
          description: Status of fault events.
          addressOffset: 168
          size: 32
          fields:
            - name: TZ1_CBC_ON
              description: "Set and reset by hardware. If set, a cycle-by-cycle mode action is on going"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TZ1_OST_ON
              description: "Set and reset by hardware. If set, an one-shot mode action is on going"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: GEN2_STMP_CFG
          description: Transfer status and update method for time stamp registers A and B
          addressOffset: 172
          size: 32
          fields:
            - name: CMPR2_A_UPMETHOD
              description: "Update method for PWM generator 2 time stamp A's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CMPR2_B_UPMETHOD
              description: "Update method for PWM generator 2 time stamp B's active register. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when bit2 is set to 1: sync, when bit3 is set to 1: disable the update."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CMPR2_A_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 2 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg. If cleared, A's active reg has been updated with shadow register latest value"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CMPR2_B_SHDW_FULL
              description: "Set and reset by hardware. If set, PWM generator 2 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg. If cleared, B's active reg has been updated with shadow register latest value"
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: GEN2_TSTMP_A
          description: Shadow register for register A.
          addressOffset: 176
          size: 32
          fields:
            - name: CMPR2_A
              description: "PWM generator 2 time stamp A's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN2_TSTMP_B
          description: Shadow register for register B.
          addressOffset: 180
          size: 32
          fields:
            - name: CMPR2_B
              description: "PWM generator 2 time stamp B's shadow register"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: GEN2_CFG0
          description: Fault event T0 and T1 handling
          addressOffset: 184
          size: 32
          fields:
            - name: GEN2_CFG_UPMETHOD
              description: "Update method for PWM generator 2's active register of configuration. 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1:sync;when bit3 is set to 1:disable the update."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN2_T0_SEL
              description: "Source selection for PWM generator 2 event_t0, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN2_T1_SEL
              description: "Source selection for PWM generator 2 event_t1, take effect immediately, 0: fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none"
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          name: GEN2_FORCE
          description: Permissives to force PWM2A and PWM2B outputs by software
          addressOffset: 188
          size: 32
          resetValue: 32
          fields:
            - name: GEN2_CNTUFORCE_UPMETHOD
              description: "Updating method for continuous software force of PWM generator 2. When all bits are set to 0: immediately, when bit0 is set to 1: TEZ,when bit1 is set to 1: TEP, when bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync, when bit5 is set to 1: disable update. (TEA/B here and below means an event generated when the timer's value equals to that of register A/B.)"
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN2_A_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM2A. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN2_B_CNTUFORCE_MODE
              description: "Continuous software force mode for PWM2B. 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN2_A_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM2A, a toggle will trigger a force event."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN2_A_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM2A, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN2_B_NCIFORCE
              description: "Trigger of non-continuous immediate software-force event for PWM2B, a toggle will trigger a force event."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN2_B_NCIFORCE_MODE
              description: "non-continuous immediate software force mode for PWM2B, 0: disabled, 1: low, 2: high, 3: disabled"
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: GEN2_A
          description: Actions triggered by events on PWM2A
          addressOffset: 192
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM2A triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM2A triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM2A triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM2A triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM2A triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM2A triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM2A triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM2A triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM2A triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM2A triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM2A triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM2A triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: GEN2_B
          description: Actions triggered by events on PWM2B
          addressOffset: 196
          size: 32
          fields:
            - name: UTEZ
              description: Action on PWM2B triggered by event TEZ when timer increasing
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: Action on PWM2B triggered by event TEP when timer increasing
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: Action on PWM2B triggered by event TEA when timer increasing
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: Action on PWM2B triggered by event TEB when timer increasing
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: Action on PWM2B triggered by event_t0 when timer increasing
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: Action on PWM2B triggered by event_t1 when timer increasing
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: Action on PWM2B triggered by event TEZ when timer decreasing
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: Action on PWM2B triggered by event TEP when timer decreasing
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: Action on PWM2B triggered by event TEA when timer decreasing
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: Action on PWM2B triggered by event TEB when timer decreasing
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: Action on PWM2B triggered by event_t0 when timer decreasing
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Action on PWM2B triggered by event_t1 when timer decreasing. 0: no change, 1: low, 2: high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: DT2_CFG
          description: dead time type selection and configuration
          addressOffset: 200
          size: 32
          resetValue: 98304
          fields:
            - name: DB2_FED_UPMETHOD
              description: "Update method for FED (falling edge delay) active register.  0: immediate,when bit0 is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when bit3 is set to 1: disable the update"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DB2_RED_UPMETHOD
              description: "Update method for RED (rising edge delay) active register.  0: immediate,when bit0 is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when bit3 is set to 1: disable the update"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DB2_DEB_MODE
              description: "S8 in table, dual-edge B mode, 0: fed/red take effect on different path separately, 1: fed/red take effect on B path, A out is in bypass or dulpB mode"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DB2_A_OUTSWAP
              description: S6 in table
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DB2_B_OUTSWAP
              description: S7 in table
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DB2_RED_INSEL
              description: S4 in table
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DB2_FED_INSEL
              description: S5 in table
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DB2_RED_OUTINVERT
              description: S2 in table
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DB2_FED_OUTINVERT
              description: S3 in table
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DB2_A_OUTBYPASS
              description: S1 in table
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DB2_B_OUTBYPASS
              description: S0 in table
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DB2_CLK_SEL
              description: "Dead time generator 2 clock selection. 0: PWM_clk, 1: PT_clk"
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DT2_FED_CFG
          description: Shadow register for falling edge delay (FED).
          addressOffset: 204
          size: 32
          fields:
            - name: DB2_FED
              description: Shadow register for FED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DT2_RED_CFG
          description: Shadow register for rising edge delay (RED).
          addressOffset: 208
          size: 32
          fields:
            - name: DB2_RED
              description: Shadow register for RED
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CARRIER2_CFG
          description: Carrier enable and configuratoin
          addressOffset: 212
          size: 32
          fields:
            - name: CHOPPER2_EN
              description: "When set, carrier2 function is enabled. When cleared, carrier2 is bypassed"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHOPPER2_PRESCALE
              description: PWM carrier2 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CHOPPER2_DUTY
              description: carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CHOPPER2_OSHTWTH
              description: width of the first pulse in number of periods of the carrier
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CHOPPER2_OUT_INVERT
              description: "when set, invert the output of PWM2A and PWM2B for this submodule"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CHOPPER2_IN_INVERT
              description: "when set, invert the input of PWM2A and PWM2B for this submodule"
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: FH2_CFG0
          description: Actions on PWM2A and PWM2B trip events
          addressOffset: 216
          size: 32
          fields:
            - name: TZ2_SW_CBC
              description: "Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ2_F2_CBC
              description: "event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TZ2_F1_CBC
              description: "event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TZ2_F0_CBC
              description: "event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ2_SW_OST
              description: "Enable register for software force one-shot mode action. 0: disable, 1: enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TZ2_F2_OST
              description: "event_f2 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TZ2_F1_OST
              description: "event_f1 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TZ2_F0_OST
              description: "event_f0 will trigger one-shot mode action. 0: disable, 1: enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TZ2_A_CBC_D
              description: "Cycle-by-cycle mode action on PWM2A when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TZ2_A_CBC_U
              description: "Cycle-by-cycle mode action on PWM2A when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TZ2_A_OST_D
              description: "One-shot mode action on PWM2A when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TZ2_A_OST_U
              description: "One-shot mode action on PWM2A when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: TZ2_B_CBC_D
              description: "Cycle-by-cycle mode action on PWM2B when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TZ2_B_CBC_U
              description: "Cycle-by-cycle mode action on PWM2B when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TZ2_B_OST_D
              description: "One-shot mode action on PWM2B when fault event occurs and timer is decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TZ2_B_OST_U
              description: "One-shot mode action on PWM2B when fault event occurs and timer is increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: FH2_CFG1
          description: Software triggers for fault handler actions
          addressOffset: 220
          size: 32
          fields:
            - name: TZ2_CLR_OST
              description: a rising edge will clear on going one-shot mode action
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ2_CBCPULSE
              description: "cycle-by-cycle mode action refresh moment selection. When bit0 is set to 1: TEZ, when bit1 is set to 1:TEP"
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: TZ2_FORCE_CBC
              description: a toggle trigger a cycle-by-cycle mode action
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ2_FORCE_OST
              description: a toggle (software negate its value) triggers a one-shot mode action
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: FH2_STATUS
          description: Status of fault events.
          addressOffset: 224
          size: 32
          fields:
            - name: TZ2_CBC_ON
              description: "Set and reset by hardware. If set, a cycle-by-cycle mode action is on going"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TZ2_OST_ON
              description: "Set and reset by hardware. If set, an one-shot mode action is on going"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: FAULT_DETECT
          description: Fault detection configuration and status
          addressOffset: 228
          size: 32
          fields:
            - name: F0_EN
              description: "When set, event_f0 generation is enabled"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: F1_EN
              description: "When set, event_f1 generation is enabled"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: F2_EN
              description: "When set, event_f2 generation is enabled"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: F0_POLE
              description: "Set event_f0 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: F1_POLE
              description: "Set event_f1 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: F2_POLE
              description: "Set event_f2 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EVENT_F0
              description: "Set and reset by hardware. If set, event_f0 is on going"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: EVENT_F1
              description: "Set and reset by hardware. If set, event_f1 is on going"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: EVENT_F2
              description: "Set and reset by hardware. If set, event_f2 is on going"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: CAP_TIMER_CFG
          description: Configure capture timer
          addressOffset: 232
          size: 32
          fields:
            - name: CAP_TIMER_EN
              description: "When set, capture timer incrementing under APB_clk is enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP_SYNCI_EN
              description: "When set, capture timer sync is enabled."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CAP_SYNCI_SEL
              description: "capture module sync input selection. 0: none, 1: timer0 sync_out, 2: timer1 sync_out, 3: timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6: SYNC2 from GPIO matrix"
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: CAP_SYNC_SW
              description: "When reg_cap_synci_en is 1,  write 1 will trigger a capture timer sync, capture timer is loaded with value in phase register."
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_TIMER_PHASE
          description: Phase for capture timer sync
          addressOffset: 236
          size: 32
          fields:
            - name: CAP_PHASE
              description: Phase value for capture timer sync operation.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CAP_CH0_CFG
          description: Capture channel 0 configuration and enable
          addressOffset: 240
          size: 32
          fields:
            - name: CAP0_EN
              description: "When set, capture on channel 0 is enabled"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP0_MODE
              description: "Edge of capture on channel 0 after prescaling. When bit0 is set to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture on the positive edge."
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP0_PRESCALE
              description: Value of prescaling on possitive edge of CAP0. Prescale value = PWM_CAP0_PRESCALE + 1
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP0_IN_INVERT
              description: "when set, CAP0 form GPIO matrix is inverted before prescale"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP0_SW
              description: Write 1 will trigger a software forced capture on channel 0
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_CH1_CFG
          description: Capture channel 1 configuration and enable
          addressOffset: 244
          size: 32
          fields:
            - name: CAP1_EN
              description: "When set, capture on channel 2 is enabled"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP1_MODE
              description: "Edge of capture on channel 1 after prescaling. When bit0 is set to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture on the positive edge."
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP1_PRESCALE
              description: Value of prescaling on possitive edge of CAP1. Prescale value = PWM_CAP1_PRESCALE + 1
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP1_IN_INVERT
              description: "when set, CAP1 form GPIO matrix is inverted before prescale"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP1_SW
              description: Write 1 will trigger a software forced capture on channel 1
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_CH2_CFG
          description: Capture channel 2 configuration and enable
          addressOffset: 248
          size: 32
          fields:
            - name: CAP2_EN
              description: "When set, capture on channel 2 is enabled"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP2_MODE
              description: "Edge of capture on channel 2 after prescaling. When bit0 is set to 1: enable capture on the negative edge, When bit1 is set to 1: enable capture on the positive edge."
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP2_PRESCALE
              description: Value of prescaling on possitive edge of CAP2. Prescale value = PWM_CAP2_PRESCALE + 1
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP2_IN_INVERT
              description: "when set, CAP2 form GPIO matrix is inverted before prescale"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP2_SW
              description: Write 1 will trigger a software forced capture on channel 2
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_CH0
          description: ch0 capture value status register
          addressOffset: 252
          size: 32
          fields:
            - name: CAP0_VALUE
              description: Value of last capture on channel 0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_CH1
          description: ch1 capture value status register
          addressOffset: 256
          size: 32
          fields:
            - name: CAP1_VALUE
              description: Value of last capture on channel 1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_CH2
          description: ch2 capture value status register
          addressOffset: 260
          size: 32
          fields:
            - name: CAP2_VALUE
              description: Value of last capture on channel 2
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_STATUS
          description: Edge of last capture trigger
          addressOffset: 264
          size: 32
          fields:
            - name: CAP0_EDGE
              description: "Edge of last capture trigger on channel 0, 0: posedge, 1: negedge"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CAP1_EDGE
              description: "Edge of last capture trigger on channel 1, 0: posedge, 1: negedge"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CAP2_EDGE
              description: "Edge of last capture trigger on channel 2, 0: posedge, 1: negedge"
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: UPDATE_CFG
          description: Enable update.
          addressOffset: 268
          size: 32
          resetValue: 85
          fields:
            - name: GLOBAL_UP_EN
              description: The global enable of update of all active registers in MCPWM module
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GLOBAL_FORCE_UP
              description: a toggle (software invert its value) will trigger a forced update of all active registers in MCPWM module
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OP0_UP_EN
              description: "When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 0 are enabled"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OP0_FORCE_UP
              description: a toggle (software invert its value) will trigger a forced update of active registers in PWM operator 0
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OP1_UP_EN
              description: "When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 1 are enabled"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OP1_FORCE_UP
              description: a toggle (software invert its value) will trigger a forced update of active registers in PWM operator 1
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OP2_UP_EN
              description: "When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 2 are enabled"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OP2_FORCE_UP
              description: a toggle (software invert its value) will trigger a forced update of active registers in PWM operator 2
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 272
          size: 32
          fields:
            - name: TIMER0_STOP_INT_ENA
              description: The enable bit for the interrupt triggered when the timer 0 stops.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_STOP_INT_ENA
              description: The enable bit for the interrupt triggered when the timer 1 stops.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_STOP_INT_ENA
              description: The enable bit for the interrupt triggered when the timer 2 stops.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEZ_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 0 TEZ event.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEZ_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 1 TEZ event.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEZ_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 2 TEZ event.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEP_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 0 TEP event.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEP_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 1 TEP event.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEP_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM timer 2 TEP event.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FAULT0_INT_ENA
              description: The enable bit for the interrupt triggered when event_f0 starts.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FAULT1_INT_ENA
              description: The enable bit for the interrupt triggered when event_f1 starts.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FAULT2_INT_ENA
              description: The enable bit for the interrupt triggered when event_f2 starts.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FAULT0_CLR_INT_ENA
              description: The enable bit for the interrupt triggered when event_f0 ends.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FAULT1_CLR_INT_ENA
              description: The enable bit for the interrupt triggered when event_f1 ends.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FAULT2_CLR_INT_ENA
              description: The enable bit for the interrupt triggered when event_f2 ends.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEA_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 0 TEA event
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEA_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 1 TEA event
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEA_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 2 TEA event
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEB_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 0 TEB event
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEB_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 1 TEB event
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEB_INT_ENA
              description: The enable bit for the interrupt triggered by a PWM operator 2 TEB event
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TZ0_CBC_INT_ENA
              description: The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TZ1_CBC_INT_ENA
              description: The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TZ2_CBC_INT_ENA
              description: The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TZ0_OST_INT_ENA
              description: The enable bit for the interrupt triggered by a one-shot mode action on PWM0.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TZ1_OST_INT_ENA
              description: The enable bit for the interrupt triggered by a one-shot mode action on PWM1.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TZ2_OST_INT_ENA
              description: The enable bit for the interrupt triggered by a one-shot mode action on PWM2.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAP0_INT_ENA
              description: The enable bit for the interrupt triggered by capture on channel 0.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAP1_INT_ENA
              description: The enable bit for the interrupt triggered by capture on channel 1.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAP2_INT_ENA
              description: The enable bit for the interrupt triggered by capture on channel 2.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 276
          size: 32
          fields:
            - name: TIMER0_STOP_INT_RAW
              description: The raw status bit for the interrupt triggered when the timer 0 stops.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_STOP_INT_RAW
              description: The raw status bit for the interrupt triggered when the timer 1 stops.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_STOP_INT_RAW
              description: The raw status bit for the interrupt triggered when the timer 2 stops.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEZ_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 0 TEZ event.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEZ_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 1 TEZ event.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEZ_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 2 TEZ event.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEP_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 0 TEP event.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEP_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 1 TEP event.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEP_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM timer 2 TEP event.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FAULT0_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f0 starts.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FAULT1_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f1 starts.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FAULT2_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f2 starts.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FAULT0_CLR_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f0 ends.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FAULT1_CLR_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f1 ends.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FAULT2_CLR_INT_RAW
              description: The raw status bit for the interrupt triggered when event_f2 ends.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEA_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 0 TEA event
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEA_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 1 TEA event
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEA_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 2 TEA event
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEB_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 0 TEB event
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEB_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 1 TEB event
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEB_INT_RAW
              description: The raw status bit for the interrupt triggered by a PWM operator 2 TEB event
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TZ0_CBC_INT_RAW
              description: The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TZ1_CBC_INT_RAW
              description: The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TZ2_CBC_INT_RAW
              description: The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TZ0_OST_INT_RAW
              description: The raw status bit for the interrupt triggered by a one-shot mode action on PWM0.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TZ1_OST_INT_RAW
              description: The raw status bit for the interrupt triggered by a one-shot mode action on PWM1.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TZ2_OST_INT_RAW
              description: The raw status bit for the interrupt triggered by a one-shot mode action on PWM2.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAP0_INT_RAW
              description: The raw status bit for the interrupt triggered by capture on channel 0.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAP1_INT_RAW
              description: The raw status bit for the interrupt triggered by capture on channel 1.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAP2_INT_RAW
              description: The raw status bit for the interrupt triggered by capture on channel 2.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 280
          size: 32
          fields:
            - name: TIMER0_STOP_INT_ST
              description: The masked status bit for the interrupt triggered when the timer 0 stops.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_STOP_INT_ST
              description: The masked status bit for the interrupt triggered when the timer 1 stops.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_STOP_INT_ST
              description: The masked status bit for the interrupt triggered when the timer 2 stops.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEZ_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 0 TEZ event.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEZ_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 1 TEZ event.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEZ_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 2 TEZ event.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEP_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 0 TEP event.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEP_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 1 TEP event.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEP_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM timer 2 TEP event.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FAULT0_INT_ST
              description: The masked status bit for the interrupt triggered when event_f0 starts.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FAULT1_INT_ST
              description: The masked status bit for the interrupt triggered when event_f1 starts.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: FAULT2_INT_ST
              description: The masked status bit for the interrupt triggered when event_f2 starts.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: FAULT0_CLR_INT_ST
              description: The masked status bit for the interrupt triggered when event_f0 ends.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FAULT1_CLR_INT_ST
              description: The masked status bit for the interrupt triggered when event_f1 ends.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: FAULT2_CLR_INT_ST
              description: The masked status bit for the interrupt triggered when event_f2 ends.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: CMPR0_TEA_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 0 TEA event
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: CMPR1_TEA_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 1 TEA event
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: CMPR2_TEA_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 2 TEA event
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: CMPR0_TEB_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 0 TEB event
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CMPR1_TEB_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 1 TEB event
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: CMPR2_TEB_INT_ST
              description: The masked status bit for the interrupt triggered by a PWM operator 2 TEB event
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: TZ0_CBC_INT_ST
              description: The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: TZ1_CBC_INT_ST
              description: The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: TZ2_CBC_INT_ST
              description: The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: TZ0_OST_INT_ST
              description: The masked status bit for the interrupt triggered by a one-shot mode action on PWM0.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: TZ1_OST_INT_ST
              description: The masked status bit for the interrupt triggered by a one-shot mode action on PWM1.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: TZ2_OST_INT_ST
              description: The masked status bit for the interrupt triggered by a one-shot mode action on PWM2.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: CAP0_INT_ST
              description: The masked status bit for the interrupt triggered by capture on channel 0.
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: CAP1_INT_ST
              description: The masked status bit for the interrupt triggered by capture on channel 1.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: CAP2_INT_ST
              description: The masked status bit for the interrupt triggered by capture on channel 2.
              bitOffset: 29
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 284
          size: 32
          fields:
            - name: TIMER0_STOP_INT_CLR
              description: Set this bit to clear the interrupt triggered when the timer 0 stops.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIMER1_STOP_INT_CLR
              description: Set this bit to clear the interrupt triggered when the timer 1 stops.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIMER2_STOP_INT_CLR
              description: Set this bit to clear the interrupt triggered when the timer 2 stops.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIMER0_TEZ_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 0 TEZ event.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TIMER1_TEZ_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 1 TEZ event.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TIMER2_TEZ_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 2 TEZ event.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TIMER0_TEP_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 0 TEP event.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TIMER1_TEP_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 1 TEP event.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIMER2_TEP_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM timer 2 TEP event.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: FAULT0_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f0 starts.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: FAULT1_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f1 starts.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: FAULT2_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f2 starts.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: FAULT0_CLR_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f0 ends.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: FAULT1_CLR_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f1 ends.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: FAULT2_CLR_INT_CLR
              description: Set this bit to clear the interrupt triggered when event_f2 ends.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CMPR0_TEA_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 0 TEA event
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CMPR1_TEA_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 1 TEA event
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CMPR2_TEA_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 2 TEA event
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: CMPR0_TEB_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 0 TEB event
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: CMPR1_TEB_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 1 TEB event
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: CMPR2_TEB_INT_CLR
              description: Set this bit to clear the interrupt triggered by a PWM operator 2 TEB event
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: TZ0_CBC_INT_CLR
              description: Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on PWM0.
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: TZ1_CBC_INT_CLR
              description: Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on PWM1.
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: TZ2_CBC_INT_CLR
              description: Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on PWM2.
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: TZ0_OST_INT_CLR
              description: Set this bit to clear the interrupt triggered by a one-shot mode action on PWM0.
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: TZ1_OST_INT_CLR
              description: Set this bit to clear the interrupt triggered by a one-shot mode action on PWM1.
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: TZ2_OST_INT_CLR
              description: Set this bit to clear the interrupt triggered by a one-shot mode action on PWM2.
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CAP0_INT_CLR
              description: Set this bit to clear the interrupt triggered by capture on channel 0.
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: CAP1_INT_CLR
              description: Set this bit to clear the interrupt triggered by capture on channel 1.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: CAP2_INT_CLR
              description: Set this bit to clear the interrupt triggered by capture on channel 2.
              bitOffset: 29
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_EN
          description: MCPWM event enable register
          addressOffset: 288
          size: 32
          fields:
            - name: EVT_TIMER0_STOP_EN
              description: set this bit high to enable timer0 stop event generate
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER1_STOP_EN
              description: set this bit high to enable timer1 stop event generate
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER2_STOP_EN
              description: set this bit high to enable timer2 stop event generate
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER0_TEZ_EN
              description: set this bit high to enable timer0 equal zero event generate
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER1_TEZ_EN
              description: set this bit high to enable timer1 equal zero event generate
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER2_TEZ_EN
              description: set this bit high to enable timer2 equal zero event generate
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER0_TEP_EN
              description: set this bit high to enable timer0 equal period event generate
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER1_TEP_EN
              description: set this bit high to enable timer1 equal period event generate
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER2_TEP_EN
              description: set this bit high to enable timer2 equal period event generate
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: EVT_OP0_TEA_EN
              description: set this bit high to enable PWM generator0 timer equal a event generate
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EVT_OP1_TEA_EN
              description: set this bit high to enable PWM generator1 timer equal a event generate
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: EVT_OP2_TEA_EN
              description: set this bit high to enable PWM generator2 timer equal a event generate
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: EVT_OP0_TEB_EN
              description: set this bit high to enable PWM generator0 timer equal b event generate
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: EVT_OP1_TEB_EN
              description: set this bit high to enable PWM generator1 timer equal b event generate
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EVT_OP2_TEB_EN
              description: set this bit high to enable PWM generator2 timer equal b event generate
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: EVT_F0_EN
              description: set this bit high to enable fault0 event generate
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EVT_F1_EN
              description: set this bit high to enable fault1 event generate
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: EVT_F2_EN
              description: set this bit high to enable fault2 event generate
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: EVT_F0_CLR_EN
              description: set this bit high to enable fault0 clear event generate
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: EVT_F1_CLR_EN
              description: set this bit high to enable fault1 clear event generate
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: EVT_F2_CLR_EN
              description: set this bit high to enable fault2 clear event generate
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: EVT_TZ0_CBC_EN
              description: set this bit high to enable cycle by cycle trip0 event generate
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: EVT_TZ1_CBC_EN
              description: set this bit high to enable cycle by cycle trip1 event generate
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: EVT_TZ2_CBC_EN
              description: set this bit high to enable cycle by cycle trip2 event generate
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: EVT_TZ0_OST_EN
              description: set this bit high to enable one shot trip0 event generate
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: EVT_TZ1_OST_EN
              description: set this bit high to enable one shot trip1 event generate
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: EVT_TZ2_OST_EN
              description: set this bit high to enable one shot trip2 event generate
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: EVT_CAP0_EN
              description: set this bit high to enable capture0 event generate
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: EVT_CAP1_EN
              description: set this bit high to enable capture1 event generate
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: EVT_CAP2_EN
              description: set this bit high to enable capture2 event generate
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TASK_EN
          description: MCPWM task enable register
          addressOffset: 292
          size: 32
          fields:
            - name: TASK_CMPR0_A_UP_EN
              description: "set this bit high to enable PWM generator0 timer stamp A's shadow register update task receive"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR1_A_UP_EN
              description: "set this bit high to enable PWM generator1 timer stamp A's shadow register update task receive"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR2_A_UP_EN
              description: "set this bit high to enable PWM generator2 timer stamp A's shadow register update task receive"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR0_B_UP_EN
              description: "set this bit high to enable PWM generator0 timer stamp B's shadow register update task receive"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR1_B_UP_EN
              description: "set this bit high to enable PWM generator1 timer stamp B's shadow register update task receive"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR2_B_UP_EN
              description: "set this bit high to enable PWM generator2 timer stamp B's shadow register update task receive"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TASK_GEN_STOP_EN
              description: set this bit high to enable all PWM generate stop task receive
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_SYNC_EN
              description: set this bit high to enable timer0 sync task receive
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_SYNC_EN
              description: set this bit high to enable timer1 sync task receive
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_SYNC_EN
              description: set this bit high to enable timer2 sync task receive
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_PERIOD_UP_EN
              description: set this bit high to enable timer0 period update task receive
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_PERIOD_UP_EN
              description: set this bit high to enable timer1 period update task receive
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_PERIOD_UP_EN
              description: set this bit high to enable timer2 period update task receive
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TASK_TZ0_OST_EN
              description: set this bit high to enable one shot trip0 task receive
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TASK_TZ1_OST_EN
              description: set this bit high to enable one shot trip1 task receive
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TASK_TZ2_OST_EN
              description: set this bit high to enable one shot trip2 task receive
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TASK_CLR0_OST_EN
              description: set this bit high to enable one shot trip0 clear task receive
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TASK_CLR1_OST_EN
              description: set this bit high to enable one shot trip1 clear task receive
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TASK_CLR2_OST_EN
              description: set this bit high to enable one shot trip2 clear task receive
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TASK_CAP0_EN
              description: set this bit high to enable capture0 task receive
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TASK_CAP1_EN
              description: set this bit high to enable capture1 task receive
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TASK_CAP2_EN
              description: set this bit high to enable capture2 task receive
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: CLK
          description: MCPWM APB configuration register
          addressOffset: 296
          size: 32
          fields:
            - name: EN
              description: Force clock on for this register file
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: VERSION
          description: Version register.
          addressOffset: 300
          size: 32
          resetValue: 35656256
          fields:
            - name: DATE
              description: Version of this register file
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: MEM_MONITOR
    description: MEM_MONITOR Peripheral
    groupName: MEM_MONITOR
    baseAddress: 1611210752
    addressBlock:
      - offset: 0
        size: 48
        usage: registers
    registers:
      - register:
          name: LOG_SETTING
          description: log config regsiter
          addressOffset: 0
          size: 32
          resetValue: 128
          fields:
            - name: LOG_ENA
              description: "enable bus log. BIT0: hp-cpu, BIT1: lp-cpu, BIT2: DMA."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: LOG_MODE
              description: "This field must be onehot. 4'b0001 : WR monitor, 4'b0010: WORD monitor, 4'b0100: HALFWORD monitor, 4'b1000: BYTE monitor."
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: LOG_MEM_LOOP_ENABLE
              description: "Set 1 enable mem_loop, it will loop write at the range of MEM_START and MEM_END"
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: LOG_CHECK_DATA
          description: check data regsiter
          addressOffset: 4
          size: 32
          fields:
            - name: LOG_CHECK_DATA
              description: "The special check data, when write this special data, it will trigger logging."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_DATA_MASK
          description: check data mask register
          addressOffset: 8
          size: 32
          fields:
            - name: LOG_DATA_MASK
              description: "byte mask enable, BIT0 mask the first byte of MEM_MONITOR_LOG_CHECK_DATA, and BIT1 mask second byte, and so on."
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: LOG_MIN
          description: log boundary regsiter
          addressOffset: 12
          size: 32
          fields:
            - name: LOG_MIN
              description: the min address of log range
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MAX
          description: log boundary regsiter
          addressOffset: 16
          size: 32
          fields:
            - name: LOG_MAX
              description: the max address of log range
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MEM_START
          description: log message store range register
          addressOffset: 20
          size: 32
          fields:
            - name: LOG_MEM_START
              description: the start address of writing logging message
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MEM_END
          description: log message store range register
          addressOffset: 24
          size: 32
          fields:
            - name: LOG_MEM_END
              description: the end address of writing logging message
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOG_MEM_CURRENT_ADDR
          description: current writing address.
          addressOffset: 28
          size: 32
          fields:
            - name: LOG_MEM_CURRENT_ADDR
              description: means next writing address
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LOG_MEM_ADDR_UPDATE
          description: writing address update
          addressOffset: 32
          size: 32
          fields:
            - name: LOG_MEM_ADDR_UPDATE
              description: "Set 1 to updata MEM_MONITOR_LOG_MEM_CURRENT_ADDR, when set 1, MEM_MONITOR_LOG_MEM_CURRENT_ADDR will update to MEM_MONITOR_LOG_MEM_START"
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: LOG_MEM_FULL_FLAG
          description: full flag status register
          addressOffset: 36
          size: 32
          fields:
            - name: LOG_MEM_FULL_FLAG
              description: 1 means memory write loop at least one time at the range of MEM_START and MEM_END
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CLR_LOG_MEM_FULL_FLAG
              description: Set 1 to clr MEM_MONITOR_LOG_MEM_FULL_FLAG
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: CLOCK_GATE
          description: clock gate force on register
          addressOffset: 40
          size: 32
          fields:
            - name: CLK_EN
              description: Set 1 to force on the clk of mem_monitor register
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version register
          addressOffset: 1020
          size: 32
          resetValue: 35660096
          fields:
            - name: DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: MODEM_LPCON
    description: MODEM_LPCON Peripheral
    groupName: MODEM_LPCON
    baseAddress: 1611329536
    addressBlock:
      - offset: 0
        size: 48
        usage: registers
    registers:
      - register:
          name: TEST_CONF
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_DEBUG_ENA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: LP_TIMER_CONF
          addressOffset: 4
          size: 32
          fields:
            - name: CLK_LP_TIMER_SEL_OSC_SLOW
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_LP_TIMER_SEL_OSC_FAST
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_LP_TIMER_SEL_XTAL
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_LP_TIMER_SEL_XTAL32K
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_LP_TIMER_DIV_NUM
              bitOffset: 4
              bitWidth: 12
              access: read-write
      - register:
          name: COEX_LP_CLK_CONF
          addressOffset: 8
          size: 32
          fields:
            - name: CLK_COEX_LP_SEL_OSC_SLOW
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_COEX_LP_SEL_OSC_FAST
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_COEX_LP_SEL_XTAL
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_COEX_LP_SEL_XTAL32K
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_COEX_LP_DIV_NUM
              bitOffset: 4
              bitWidth: 12
              access: read-write
      - register:
          name: WIFI_LP_CLK_CONF
          addressOffset: 12
          size: 32
          fields:
            - name: CLK_WIFIPWR_LP_SEL_OSC_SLOW
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIPWR_LP_SEL_OSC_FAST
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIPWR_LP_SEL_XTAL
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIPWR_LP_SEL_XTAL32K
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIPWR_LP_DIV_NUM
              bitOffset: 4
              bitWidth: 12
              access: read-write
      - register:
          name: I2C_MST_CLK_CONF
          addressOffset: 16
          size: 32
          fields:
            - name: CLK_I2C_MST_SEL_160M
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MODEM_32K_CLK_CONF
          addressOffset: 20
          size: 32
          fields:
            - name: CLK_MODEM_32K_SEL
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: CLK_CONF
          addressOffset: 24
          size: 32
          fields:
            - name: CLK_WIFIPWR_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_COEX_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_I2C_MST_EN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_LP_TIMER_EN
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF_FORCE_ON
          addressOffset: 28
          size: 32
          fields:
            - name: CLK_WIFIPWR_FO
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_COEX_FO
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_I2C_MST_FO
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_LP_TIMER_FO
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_BCMEM_FO
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK_I2C_MST_MEM_FO
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_CHAN_FREQ_MEM_FO
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_PBUS_MEM_FO
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_AGC_MEM_FO
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK_DC_MEM_FO
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF_POWER_ST
          addressOffset: 32
          size: 32
          fields:
            - name: CLK_WIFIPWR_ST_MAP
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: CLK_COEX_ST_MAP
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: CLK_I2C_MST_ST_MAP
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: CLK_LP_APB_ST_MAP
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: RST_CONF
          addressOffset: 36
          size: 32
          fields:
            - name: RST_WIFIPWR
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RST_COEX
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RST_I2C_MST
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: RST_LP_TIMER
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: MEM_CONF
          addressOffset: 40
          size: 32
          resetValue: 131093
          fields:
            - name: DC_MEM_FORCE_PU
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DC_MEM_FORCE_PD
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AGC_MEM_FORCE_PU
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: AGC_MEM_FORCE_PD
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PU
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PBUS_MEM_FORCE_PD
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BC_MEM_FORCE_PU
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BC_MEM_FORCE_PD
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: I2C_MST_MEM_FORCE_PU
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: I2C_MST_MEM_FORCE_PD
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CHAN_FREQ_MEM_FORCE_PU
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CHAN_FREQ_MEM_FORCE_PD
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MODEM_PWR_MEM_WP
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: MODEM_PWR_MEM_WA
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: MODEM_PWR_MEM_RA
              bitOffset: 18
              bitWidth: 2
              access: read-write
      - register:
          name: DATE
          addressOffset: 44
          size: 32
          resetValue: 35676736
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: MODEM_SYSCON
    description: MODEM_SYSCON Peripheral
    groupName: MODEM_SYSCON
    baseAddress: 1611307008
    addressBlock:
      - offset: 0
        size: 40
        usage: registers
    registers:
      - register:
          name: TEST_CONF
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF
          addressOffset: 4
          size: 32
          resetValue: 2097152
          fields:
            - name: CLK_DATA_DUMP_MUX
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CLK_ETM_EN
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CLK_ZB_APB_EN
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CLK_ZB_MAC_EN
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_ECB_EN
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_CCM_EN
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_BAH_EN
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_APB_EN
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_EN
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CLK_BLE_TIMER_EN
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_DATA_DUMP_EN
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF_FORCE_ON
          addressOffset: 8
          size: 32
          fields:
            - name: CLK_ETM_FO
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CLK_ZB_APB_FO
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CLK_ZB_MAC_FO
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_ECB_FO
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_CCM_FO
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_BAH_FO
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_APB_FO
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CLK_MODEM_SEC_FO
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CLK_BLE_TIMER_FO
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_DATA_DUMP_FO
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF_POWER_ST
          addressOffset: 12
          size: 32
          fields:
            - name: CLK_ZB_ST_MAP
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CLK_FE_ST_MAP
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: CLK_BT_ST_MAP
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: CLK_WIFI_ST_MAP
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: CLK_MODEM_PERI_ST_MAP
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: CLK_MODEM_APB_ST_MAP
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MODEM_RST_CONF
          addressOffset: 16
          size: 32
          fields:
            - name: RST_WIFIBB
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RST_WIFIMAC
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RST_FE
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RST_BTMAC_APB
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RST_BTMAC
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RST_BTBB_APB
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RST_BTBB
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RST_ETM
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_ZBMAC
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RST_MODEM_ECB
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: RST_MODEM_CCM
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RST_MODEM_BAH
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RST_MODEM_SEC
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: RST_BLE_TIMER
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: RST_DATA_DUMP
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF1
          addressOffset: 20
          size: 32
          fields:
            - name: CLK_WIFIBB_22M_EN
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_40M_EN
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_44M_EN
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_80M_EN
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_40X_EN
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_80X_EN
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_40X1_EN
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_80X1_EN
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_160X1_EN
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIMAC_EN
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_WIFI_APB_EN
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_FE_20M_EN
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CLK_FE_40M_EN
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CLK_FE_80M_EN
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CLK_FE_160M_EN
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CLK_FE_CAL_160M_EN
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CLK_FE_APB_EN
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CLK_BT_APB_EN
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CLK_BT_EN
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_480M_EN
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CLK_FE_480M_EN
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_FE_ANAMODE_40M_EN
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CLK_FE_ANAMODE_80M_EN
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CLK_FE_ANAMODE_160M_EN
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF1_FORCE_ON
          addressOffset: 24
          size: 32
          fields:
            - name: CLK_WIFIBB_22M_FO
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_40M_FO
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_44M_FO
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_80M_FO
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_40X_FO
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_80X_FO
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_40X1_FO
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_80X1_FO
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_160X1_FO
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIMAC_FO
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_WIFI_APB_FO
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_FE_20M_FO
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CLK_FE_40M_FO
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CLK_FE_80M_FO
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CLK_FE_160M_FO
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CLK_FE_CAL_160M_FO
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CLK_FE_APB_FO
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CLK_BT_APB_FO
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CLK_BT_FO
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CLK_WIFIBB_480M_FO
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CLK_FE_480M_FO
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_FE_ANAMODE_40M_FO
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CLK_FE_ANAMODE_80M_FO
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CLK_FE_ANAMODE_160M_FO
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: WIFI_BB_CFG
          addressOffset: 28
          size: 32
          fields:
            - name: WIFI_BB_CFG
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MEM_CONF
          addressOffset: 32
          size: 32
          resetValue: 32
          fields:
            - name: MODEM_MEM_WP
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: MODEM_MEM_WA
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: MODEM_MEM_RA
              bitOffset: 6
              bitWidth: 2
              access: read-write
      - register:
          name: DATE
          addressOffset: 36
          size: 32
          resetValue: 35676928
          fields:
            - name: DATE
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: OTP_DEBUG
    description: OTP_DEBUG Peripheral
    groupName: OTP_DEBUG
    baseAddress: 1611348992
    addressBlock:
      - offset: 0
        size: 528
        usage: registers
    registers:
      - register:
          name: WR_DIS
          description: Otp debuger block0 data register1.
          addressOffset: 0
          size: 32
          fields:
            - name: BLOCK0_WR_DIS
              description: Otp block0 write disable data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP1_W1
          description: Otp debuger block0 data register2.
          addressOffset: 4
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP1_W1
              description: Otp block0 backup1 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP1_W2
          description: Otp debuger block0 data register3.
          addressOffset: 8
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP1_W2
              description: Otp block0 backup1 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP1_W3
          description: Otp debuger block0 data register4.
          addressOffset: 12
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP1_W3
              description: Otp block0 backup1 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP1_W4
          description: Otp debuger block0 data register5.
          addressOffset: 16
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP1_W4
              description: Otp block0 backup1 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP1_W5
          description: Otp debuger block0 data register6.
          addressOffset: 20
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP1_W5
              description: Otp block0 backup1 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP2_W1
          description: Otp debuger block0 data register7.
          addressOffset: 24
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP2_W1
              description: Otp block0 backup2 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP2_W2
          description: Otp debuger block0 data register8.
          addressOffset: 28
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP2_W2
              description: Otp block0 backup2 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP2_W3
          description: Otp debuger block0 data register9.
          addressOffset: 32
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP2_W3
              description: Otp block0 backup2 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP2_W4
          description: Otp debuger block0 data register10.
          addressOffset: 36
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP2_W4
              description: Otp block0 backup2 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP2_W5
          description: Otp debuger block0 data register11.
          addressOffset: 40
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP2_W5
              description: Otp block0 backup2 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP3_W1
          description: Otp debuger block0 data register12.
          addressOffset: 44
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP3_W1
              description: Otp block0 backup3 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP3_W2
          description: Otp debuger block0 data register13.
          addressOffset: 48
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP3_W2
              description: Otp block0 backup3 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP3_W3
          description: Otp debuger block0 data register14.
          addressOffset: 52
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP3_W3
              description: Otp block0 backup3 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP3_W4
          description: Otp debuger block0 data register15.
          addressOffset: 56
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP3_W4
              description: Otp block0 backup3 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP3_W5
          description: Otp debuger block0 data register16.
          addressOffset: 60
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP3_W5
              description: Otp block0 backup3 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP4_W1
          description: Otp debuger block0 data register17.
          addressOffset: 64
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP4_W1
              description: Otp block0 backup4 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP4_W2
          description: Otp debuger block0 data register18.
          addressOffset: 68
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP4_W2
              description: Otp block0 backup4 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP4_W3
          description: Otp debuger block0 data register19.
          addressOffset: 72
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP4_W3
              description: Otp block0 backup4 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP4_W4
          description: Otp debuger block0 data register20.
          addressOffset: 76
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP4_W4
              description: Otp block0 backup4 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK0_BACKUP4_W5
          description: Otp debuger block0 data register21.
          addressOffset: 80
          size: 32
          fields:
            - name: OTP_BEBUG_BLOCK0_BACKUP4_W5
              description: Otp block0 backup4 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_W1
          description: Otp debuger block1 data register1.
          addressOffset: 84
          size: 32
          fields:
            - name: BLOCK1_W1
              description: Otp block1  word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_W2
          description: Otp debuger block1 data register2.
          addressOffset: 88
          size: 32
          fields:
            - name: BLOCK1_W2
              description: Otp block1  word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_W3
          description: Otp debuger block1 data register3.
          addressOffset: 92
          size: 32
          fields:
            - name: BLOCK1_W3
              description: Otp block1  word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_W4
          description: Otp debuger block1 data register4.
          addressOffset: 96
          size: 32
          fields:
            - name: BLOCK1_W4
              description: Otp block1  word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_W5
          description: Otp debuger block1 data register5.
          addressOffset: 100
          size: 32
          fields:
            - name: BLOCK1_W5
              description: Otp block1  word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_W6
          description: Otp debuger block1 data register6.
          addressOffset: 104
          size: 32
          fields:
            - name: BLOCK1_W6
              description: Otp block1  word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_W7
          description: Otp debuger block1 data register7.
          addressOffset: 108
          size: 32
          fields:
            - name: BLOCK1_W7
              description: Otp block1  word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_W8
          description: Otp debuger block1 data register8.
          addressOffset: 112
          size: 32
          fields:
            - name: BLOCK1_W8
              description: Otp block1  word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK1_W9
          description: Otp debuger block1 data register9.
          addressOffset: 116
          size: 32
          fields:
            - name: BLOCK1_W9
              description: Otp block1  word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W1
          description: Otp debuger block2 data register1.
          addressOffset: 120
          size: 32
          fields:
            - name: BLOCK2_W1
              description: Otp block2 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W2
          description: Otp debuger block2 data register2.
          addressOffset: 124
          size: 32
          fields:
            - name: BLOCK2_W2
              description: Otp block2 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W3
          description: Otp debuger block2 data register3.
          addressOffset: 128
          size: 32
          fields:
            - name: BLOCK2_W3
              description: Otp block2 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W4
          description: Otp debuger block2 data register4.
          addressOffset: 132
          size: 32
          fields:
            - name: BLOCK2_W4
              description: Otp block2 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W5
          description: Otp debuger block2 data register5.
          addressOffset: 136
          size: 32
          fields:
            - name: BLOCK2_W5
              description: Otp block2 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W6
          description: Otp debuger block2 data register6.
          addressOffset: 140
          size: 32
          fields:
            - name: BLOCK2_W6
              description: Otp block2 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W7
          description: Otp debuger block2 data register7.
          addressOffset: 144
          size: 32
          fields:
            - name: BLOCK2_W7
              description: Otp block2 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W8
          description: Otp debuger block2 data register8.
          addressOffset: 148
          size: 32
          fields:
            - name: BLOCK2_W8
              description: Otp block2 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W9
          description: Otp debuger block2 data register9.
          addressOffset: 152
          size: 32
          fields:
            - name: BLOCK2_W9
              description: Otp block2 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W10
          description: Otp debuger block2 data register10.
          addressOffset: 156
          size: 32
          fields:
            - name: BLOCK2_W10
              description: Otp block2 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK2_W11
          description: Otp debuger block2 data register11.
          addressOffset: 160
          size: 32
          fields:
            - name: BLOCK2_W11
              description: Otp block2 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W1
          description: Otp debuger block3 data register1.
          addressOffset: 164
          size: 32
          fields:
            - name: BLOCK3_W1
              description: Otp block3 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W2
          description: Otp debuger block3 data register2.
          addressOffset: 168
          size: 32
          fields:
            - name: BLOCK3_W2
              description: Otp block3 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W3
          description: Otp debuger block3 data register3.
          addressOffset: 172
          size: 32
          fields:
            - name: BLOCK3_W3
              description: Otp block3 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W4
          description: Otp debuger block3 data register4.
          addressOffset: 176
          size: 32
          fields:
            - name: BLOCK3_W4
              description: Otp block3 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W5
          description: Otp debuger block3 data register5.
          addressOffset: 180
          size: 32
          fields:
            - name: BLOCK3_W5
              description: Otp block3 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W6
          description: Otp debuger block3 data register6.
          addressOffset: 184
          size: 32
          fields:
            - name: BLOCK3_W6
              description: Otp block3 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W7
          description: Otp debuger block3 data register7.
          addressOffset: 188
          size: 32
          fields:
            - name: BLOCK3_W7
              description: Otp block3 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W8
          description: Otp debuger block3 data register8.
          addressOffset: 192
          size: 32
          fields:
            - name: BLOCK3_W8
              description: Otp block3 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W9
          description: Otp debuger block3 data register9.
          addressOffset: 196
          size: 32
          fields:
            - name: BLOCK3_W9
              description: Otp block3 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W10
          description: Otp debuger block3 data register10.
          addressOffset: 200
          size: 32
          fields:
            - name: BLOCK3_W10
              description: Otp block3 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK3_W11
          description: Otp debuger block3 data register11.
          addressOffset: 204
          size: 32
          fields:
            - name: BLOCK3_W11
              description: Otp block3 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W1
          description: Otp debuger block4 data register1.
          addressOffset: 208
          size: 32
          fields:
            - name: BLOCK4_W1
              description: Otp block4 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W2
          description: Otp debuger block4 data register2.
          addressOffset: 212
          size: 32
          fields:
            - name: BLOCK4_W2
              description: Otp block4 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W3
          description: Otp debuger block4 data register3.
          addressOffset: 216
          size: 32
          fields:
            - name: BLOCK4_W3
              description: Otp block4 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W4
          description: Otp debuger block4 data register4.
          addressOffset: 220
          size: 32
          fields:
            - name: BLOCK4_W4
              description: Otp block4 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W5
          description: Otp debuger block4 data register5.
          addressOffset: 224
          size: 32
          fields:
            - name: BLOCK4_W5
              description: Otp block4 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W6
          description: Otp debuger block4 data register6.
          addressOffset: 228
          size: 32
          fields:
            - name: BLOCK4_W6
              description: Otp block4 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W7
          description: Otp debuger block4 data register7.
          addressOffset: 232
          size: 32
          fields:
            - name: BLOCK4_W7
              description: Otp block4 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W8
          description: Otp debuger block4 data register8.
          addressOffset: 236
          size: 32
          fields:
            - name: BLOCK4_W8
              description: Otp block4 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W9
          description: Otp debuger block4 data register9.
          addressOffset: 240
          size: 32
          fields:
            - name: BLOCK4_W9
              description: Otp block4 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W10
          description: Otp debuger block4 data registe10.
          addressOffset: 244
          size: 32
          fields:
            - name: BLOCK4_W10
              description: Otp block4 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK4_W11
          description: Otp debuger block4 data register11.
          addressOffset: 248
          size: 32
          fields:
            - name: BLOCK4_W11
              description: Otp block4 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W1
          description: Otp debuger block5 data register1.
          addressOffset: 252
          size: 32
          fields:
            - name: BLOCK5_W1
              description: Otp block5 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W2
          description: Otp debuger block5 data register2.
          addressOffset: 256
          size: 32
          fields:
            - name: BLOCK5_W2
              description: Otp block5 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W3
          description: Otp debuger block5 data register3.
          addressOffset: 260
          size: 32
          fields:
            - name: BLOCK5_W3
              description: Otp block5 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W4
          description: Otp debuger block5 data register4.
          addressOffset: 264
          size: 32
          fields:
            - name: BLOCK5_W4
              description: Otp block5 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W5
          description: Otp debuger block5 data register5.
          addressOffset: 268
          size: 32
          fields:
            - name: BLOCK5_W5
              description: Otp block5 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W6
          description: Otp debuger block5 data register6.
          addressOffset: 272
          size: 32
          fields:
            - name: BLOCK5_W6
              description: Otp block5 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W7
          description: Otp debuger block5 data register7.
          addressOffset: 276
          size: 32
          fields:
            - name: BLOCK5_W7
              description: Otp block5 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W8
          description: Otp debuger block5 data register8.
          addressOffset: 280
          size: 32
          fields:
            - name: BLOCK5_W8
              description: Otp block5 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W9
          description: Otp debuger block5 data register9.
          addressOffset: 284
          size: 32
          fields:
            - name: BLOCK5_W9
              description: Otp block5 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W10
          description: Otp debuger block5 data register10.
          addressOffset: 288
          size: 32
          fields:
            - name: BLOCK5_W10
              description: Otp block5 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK5_W11
          description: Otp debuger block5 data register11.
          addressOffset: 292
          size: 32
          fields:
            - name: BLOCK5_W11
              description: Otp block5 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W1
          description: Otp debuger block6 data register1.
          addressOffset: 296
          size: 32
          fields:
            - name: BLOCK6_W1
              description: Otp block6 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W2
          description: Otp debuger block6 data register2.
          addressOffset: 300
          size: 32
          fields:
            - name: BLOCK6_W2
              description: Otp block6 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W3
          description: Otp debuger block6 data register3.
          addressOffset: 304
          size: 32
          fields:
            - name: BLOCK6_W3
              description: Otp block6 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W4
          description: Otp debuger block6 data register4.
          addressOffset: 308
          size: 32
          fields:
            - name: BLOCK6_W4
              description: Otp block6 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W5
          description: Otp debuger block6 data register5.
          addressOffset: 312
          size: 32
          fields:
            - name: BLOCK6_W5
              description: Otp block6 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W6
          description: Otp debuger block6 data register6.
          addressOffset: 316
          size: 32
          fields:
            - name: BLOCK6_W6
              description: Otp block6 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W7
          description: Otp debuger block6 data register7.
          addressOffset: 320
          size: 32
          fields:
            - name: BLOCK6_W7
              description: Otp block6 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W8
          description: Otp debuger block6 data register8.
          addressOffset: 324
          size: 32
          fields:
            - name: BLOCK6_W8
              description: Otp block6 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W9
          description: Otp debuger block6 data register9.
          addressOffset: 328
          size: 32
          fields:
            - name: BLOCK6_W9
              description: Otp block6 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W10
          description: Otp debuger block6 data register10.
          addressOffset: 332
          size: 32
          fields:
            - name: BLOCK6_W10
              description: Otp block6 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK6_W11
          description: Otp debuger block6 data register11.
          addressOffset: 336
          size: 32
          fields:
            - name: BLOCK6_W11
              description: Otp block6 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W1
          description: Otp debuger block7 data register1.
          addressOffset: 340
          size: 32
          fields:
            - name: BLOCK7_W1
              description: Otp block7 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W2
          description: Otp debuger block7 data register2.
          addressOffset: 344
          size: 32
          fields:
            - name: BLOCK7_W2
              description: Otp block7 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W3
          description: Otp debuger block7 data register3.
          addressOffset: 348
          size: 32
          fields:
            - name: BLOCK7_W3
              description: Otp block7 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W4
          description: Otp debuger block7 data register4.
          addressOffset: 352
          size: 32
          fields:
            - name: BLOCK7_W4
              description: Otp block7 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W5
          description: Otp debuger block7 data register5.
          addressOffset: 356
          size: 32
          fields:
            - name: BLOCK7_W5
              description: Otp block7 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W6
          description: Otp debuger block7 data register6.
          addressOffset: 360
          size: 32
          fields:
            - name: BLOCK7_W6
              description: Otp block7 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W7
          description: Otp debuger block7 data register7.
          addressOffset: 364
          size: 32
          fields:
            - name: BLOCK7_W7
              description: Otp block7 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W8
          description: Otp debuger block7 data register8.
          addressOffset: 368
          size: 32
          fields:
            - name: BLOCK7_W8
              description: Otp block7 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W9
          description: Otp debuger block7 data register9.
          addressOffset: 372
          size: 32
          fields:
            - name: BLOCK7_W9
              description: Otp block7 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W10
          description: Otp debuger block7 data register10.
          addressOffset: 376
          size: 32
          fields:
            - name: BLOCK7_W10
              description: Otp block7 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK7_W11
          description: Otp debuger block7 data register11.
          addressOffset: 380
          size: 32
          fields:
            - name: BLOCK7_W11
              description: Otp block7 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W1
          description: Otp debuger block8 data register1.
          addressOffset: 384
          size: 32
          fields:
            - name: BLOCK8_W1
              description: Otp block8 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W2
          description: Otp debuger block8 data register2.
          addressOffset: 388
          size: 32
          fields:
            - name: BLOCK8_W2
              description: Otp block8 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W3
          description: Otp debuger block8 data register3.
          addressOffset: 392
          size: 32
          fields:
            - name: BLOCK8_W3
              description: Otp block8 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W4
          description: Otp debuger block8 data register4.
          addressOffset: 396
          size: 32
          fields:
            - name: BLOCK8_W4
              description: Otp block8 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W5
          description: Otp debuger block8 data register5.
          addressOffset: 400
          size: 32
          fields:
            - name: BLOCK8_W5
              description: Otp block8 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W6
          description: Otp debuger block8 data register6.
          addressOffset: 404
          size: 32
          fields:
            - name: BLOCK8_W6
              description: Otp block8 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W7
          description: Otp debuger block8 data register7.
          addressOffset: 408
          size: 32
          fields:
            - name: BLOCK8_W7
              description: Otp block8 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W8
          description: Otp debuger block8 data register8.
          addressOffset: 412
          size: 32
          fields:
            - name: BLOCK8_W8
              description: Otp block8 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W9
          description: Otp debuger block8 data register9.
          addressOffset: 416
          size: 32
          fields:
            - name: BLOCK8_W9
              description: Otp block8 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W10
          description: Otp debuger block8 data register10.
          addressOffset: 420
          size: 32
          fields:
            - name: BLOCK8_W10
              description: Otp block8 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK8_W11
          description: Otp debuger block8 data register11.
          addressOffset: 424
          size: 32
          fields:
            - name: BLOCK8_W11
              description: Otp block8 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W1
          description: Otp debuger block9 data register1.
          addressOffset: 428
          size: 32
          fields:
            - name: BLOCK9_W1
              description: Otp block9 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W2
          description: Otp debuger block9 data register2.
          addressOffset: 432
          size: 32
          fields:
            - name: BLOCK9_W2
              description: Otp block9 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W3
          description: Otp debuger block9 data register3.
          addressOffset: 436
          size: 32
          fields:
            - name: BLOCK9_W3
              description: Otp block9 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W4
          description: Otp debuger block9 data register4.
          addressOffset: 440
          size: 32
          fields:
            - name: BLOCK9_W4
              description: Otp block9 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W5
          description: Otp debuger block9 data register5.
          addressOffset: 444
          size: 32
          fields:
            - name: BLOCK9_W5
              description: Otp block9 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W6
          description: Otp debuger block9 data register6.
          addressOffset: 448
          size: 32
          fields:
            - name: BLOCK9_W6
              description: Otp block9 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W7
          description: Otp debuger block9 data register7.
          addressOffset: 452
          size: 32
          fields:
            - name: BLOCK9_W7
              description: Otp block9 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W8
          description: Otp debuger block9 data register8.
          addressOffset: 456
          size: 32
          fields:
            - name: BLOCK9_W8
              description: Otp block9 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W9
          description: Otp debuger block9 data register9.
          addressOffset: 460
          size: 32
          fields:
            - name: BLOCK9_W9
              description: Otp block9 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W10
          description: Otp debuger block9 data register10.
          addressOffset: 464
          size: 32
          fields:
            - name: BLOCK9_W10
              description: Otp block9 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK9_W11
          description: Otp debuger block9 data register11.
          addressOffset: 468
          size: 32
          fields:
            - name: BLOCK9_W11
              description: Otp block9 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W1
          description: Otp debuger block10 data register1.
          addressOffset: 472
          size: 32
          fields:
            - name: BLOCK10_W1
              description: Otp block10 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W2
          description: Otp debuger block10 data register2.
          addressOffset: 476
          size: 32
          fields:
            - name: BLOCK10_W2
              description: Otp block10 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W3
          description: Otp debuger block10 data register3.
          addressOffset: 480
          size: 32
          fields:
            - name: BLOCK10_W3
              description: Otp block10 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W4
          description: Otp debuger block10 data register4.
          addressOffset: 484
          size: 32
          fields:
            - name: BLOCK10_W4
              description: Otp block10 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W5
          description: Otp debuger block10 data register5.
          addressOffset: 488
          size: 32
          fields:
            - name: BLOCK10_W5
              description: Otp block10 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W6
          description: Otp debuger block10 data register6.
          addressOffset: 492
          size: 32
          fields:
            - name: BLOCK10_W6
              description: Otp block10 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W7
          description: Otp debuger block10 data register7.
          addressOffset: 496
          size: 32
          fields:
            - name: BLOCK10_W7
              description: Otp block10 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W8
          description: Otp debuger block10 data register8.
          addressOffset: 500
          size: 32
          fields:
            - name: BLOCK10_W8
              description: Otp block10 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W9
          description: Otp debuger block10 data register9.
          addressOffset: 504
          size: 32
          fields:
            - name: BLOCK10_W9
              description: Otp block10 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W10
          description: Otp debuger block10 data register10.
          addressOffset: 508
          size: 32
          fields:
            - name: BLOCK19_W10
              description: Otp block10 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BLK10_W11
          description: Otp debuger block10 data register11.
          addressOffset: 512
          size: 32
          fields:
            - name: BLOCK10_W11
              description: Otp block10 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLK
          description: Otp debuger clk_en configuration register.
          addressOffset: 516
          size: 32
          fields:
            - name: EN
              description: Force clock on for this register file.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: APB2OTP_EN
          description: Otp_debuger apb2otp enable configuration register.
          addressOffset: 520
          size: 32
          fields:
            - name: APB2OTP_EN
              description: Debug mode enable signal.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: eFuse version register.
          addressOffset: 524
          size: 32
          resetValue: 539037736
          fields:
            - name: DATE
              description: Stores otp_debug version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: PARL_IO
    description: Parallel IO Controller
    groupName: PARL_IO
    baseAddress: 1610698752
    addressBlock:
      - offset: 0
        size: 44
        usage: registers
    interrupt:
      - name: PARL_IO
        value: 63
    registers:
      - register:
          name: RX_CFG0
          description: Parallel RX module configuration register0.
          addressOffset: 0
          size: 32
          fields:
            - name: RX_EOF_GEN_SEL
              description: Write 0 to select eof generated manchnism by configured data byte length. Write 1 to select eof generated manchnism by external enable signal.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_START
              description: Write 1 to start rx global data sampling.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_DATA_BYTELEN
              description: Configures rx receieved data byte length.
              bitOffset: 2
              bitWidth: 16
              access: read-write
            - name: RX_SW_EN
              description: Write 1 to enable software data sampling.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_PULSE_SUBMODE_SEL
              description: "Pulse submode selection. \n0000: positive pulse start(data bit included) &&  positive pulse end(data bit included)\n0001: positive pulse start(data bit included) && positive pulse end (data bit excluded)\n0010: positive pulse start(data bit excluded) && positive pulse end (data bit included)\n0011: positive pulse start(data bit excluded) && positive pulse end (data bit excluded)\n0100: positive pulse start(data bit included) && length end\n0101: positive pulse start(data bit excluded) && length end\n0110: negative pulse start(data bit included) &&  negative pulse end(data bit included)\n0111: negative pulse start(data bit included) && negative pulse end (data bit excluded)\n1000: negative pulse start(data bit excluded) && negative pulse end (data bit included)\n1001: negative pulse start(data bit excluded) && negative pulse end (data bit excluded)\n1010: negative pulse start(data bit included) && length end\n1011: negative pulse start(data bit excluded) && length end"
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: RX_LEVEL_SUBMODE_SEL
              description: Write 0 to sample data at high level of external enable signal. Write 1 to sample data at low level of external enable signal.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RX_SMP_MODE_SEL
              description: "Rx data sampling mode selection. \n000: external level enable mode\n001: external pulse enable mode  \n010: internal software enable mode"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: RX_CLK_EDGE_SEL
              description: Write 0 to enable sampling data on the rising edge of rx clock. Write 0 to enable sampling data on the falling edge of rx clock.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_BIT_PACK_ORDER
              description: Write 0 to pack bits into 1byte from MSB when data bus width is 4/2/1 bits. Write 0 to pack bits into 1byte from LSB when data bus width is 4/2/1 bits.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RX_BUS_WID_SEL
              description: "Rx data bus width selection. \n100: bus width is 1 bit \n011: bus width is 2 bits \n010: bus width is 4 bits\n001: bus width is 8 bits\n000: bus width is 16 bits"
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: RX_FIFO_SRST
              description: Write 1 to enable soft reset of async fifo in rx module.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CFG1
          description: Parallel RX module configuration register1.
          addressOffset: 4
          size: 32
          resetValue: 268431368
          fields:
            - name: RX_REG_UPDATE
              description: Write 1 to update rx register configuration signals.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: RX_TIMEOUT_EN
              description: Write 1 to enable timeout count to generate error eof.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_EXT_EN_SEL
              description: Configures rx external enable signal selection from 16 data lines.
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: RX_TIMEOUT_THRESHOLD
              description: Configures rx threshold of timeout counter.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: TX_CFG0
          description: Parallel TX module configuration register0.
          addressOffset: 8
          size: 32
          fields:
            - name: TX_BYTELEN
              description: Configures tx sending data byte length.
              bitOffset: 2
              bitWidth: 16
              access: read-write
            - name: TX_GATING_EN
              description: Write 1 to enable output tx clock gating.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TX_START
              description: Write 1 to start tx global data output.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TX_HW_VALID_EN
              description: Write 1 to enable tx hardware data valid signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TX_SMP_EDGE_SEL
              description: Write 0 to enable sampling data on the rising edge of tx clock. Write 0 to enable sampling data on the falling edge of tx clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TX_BIT_UNPACK_ORDER
              description: Write 0 to unpack bits from 1byte from MSB when data bus width is 4/2/1 bits. Write 0 to unpack bits from 1byte from LSB when data bus width is 4/2/1 bits.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TX_BUS_WID_SEL
              description: "Tx data bus width selection. \n100: bus width is 1 bit\n011: bus width is 2 bits\n010: bus width is 4 bits\n001: bus width is 8 bits\n000: bus width is 16 bits"
              bitOffset: 27
              bitWidth: 3
              access: read-write
            - name: TX_FIFO_SRST
              description: Write 1 to enable soft reset of async fifo in tx module.
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CFG1
          description: Parallel TX module configuration register1.
          addressOffset: 12
          size: 32
          fields:
            - name: TX_IDLE_VALUE
              description: Configures data value on tx bus when IDLE state.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: ST
          description: Parallel IO module status register0.
          addressOffset: 16
          size: 32
          fields:
            - name: TX_READY
              description: Represents the status that tx is ready.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Parallel IO interrupt enable singal configuration register.
          addressOffset: 20
          size: 32
          fields:
            - name: TX_FIFO_REMPTY_INT_ENA
              description: Write 1 to enable TX_FIFO_REMPTY_INTR.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_WOVF_INT_ENA
              description: Write 1 to enable RX_FIFO_WOVF_INTR.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_EOF_INT_ENA
              description: Write 1 to enable TX_EOF_INTR.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Parallel IO interrupt raw singal status register.
          addressOffset: 24
          size: 32
          fields:
            - name: TX_FIFO_REMPTY_INT_RAW
              description: The raw interrupt status of TX_FIFO_REMPTY_INTR.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_WOVF_INT_RAW
              description: The raw interrupt status of RX_FIFO_WOVF_INTR.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_EOF_INT_RAW
              description: The raw interrupt status of TX_EOF_INTR.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Parallel IO interrupt singal status register.
          addressOffset: 28
          size: 32
          fields:
            - name: TX_FIFO_REMPTY_INT_ST
              description: The masked interrupt status of TX_FIFO_REMPTY_INTR.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RX_FIFO_WOVF_INT_ST
              description: The masked interrupt status of RX_FIFO_WOVF_INTR.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TX_EOF_INT_ST
              description: The masked interrupt status of TX_EOF_INTR.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Parallel IO interrupt  clear singal configuration register.
          addressOffset: 32
          size: 32
          fields:
            - name: TX_FIFO_REMPTY_INT_CLR
              description: Write 1 to clear TX_FIFO_REMPTY_INTR.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_FIFO_WOVF_INT_CLR
              description: Write 1 to clear RX_FIFO_WOVF_INTR.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TX_EOF_INT_CLR
              description: Write 1 to clear TX_EOF_INTR.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: CLK
          description: Parallel IO clk configuration register
          addressOffset: 288
          size: 32
          fields:
            - name: EN
              description: Force clock on for this register file
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: VERSION
          description: Version register.
          addressOffset: 1020
          size: 32
          resetValue: 35660352
          fields:
            - name: DATE
              description: Version of this register file
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: PAU
    description: PAU Peripheral
    groupName: PAU
    baseAddress: 1611214848
    addressBlock:
      - offset: 0
        size: 76
        usage: registers
    interrupt:
      - name: PAU
        value: 32
    registers:
      - register:
          name: REGDMA_CONF
          description: Peri backup control register
          addressOffset: 0
          size: 32
          fields:
            - name: FLOW_ERR
              description: backup error type
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: START
              description: backup start signal
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TO_MEM
              description: backup direction(reg to mem / mem to reg)
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LINK_SEL
              description: Link select
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: START_MAC
              description: mac sw backup start signal
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TO_MEM_MAC
              description: mac sw backup direction(reg to mem / mem to reg)
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SEL_MAC
              description: mac hw/sw select
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: REGDMA_CLK_CONF
          description: Clock control register
          addressOffset: 4
          size: 32
          fields:
            - name: CLK_EN
              description: clock enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REGDMA_ETM_CTRL
          description: ETM start ctrl reg
          addressOffset: 8
          size: 32
          fields:
            - name: ETM_START_0
              description: etm_start_0 reg
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ETM_START_1
              description: etm_start_1 reg
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: ETM_START_2
              description: etm_start_2 reg
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: ETM_START_3
              description: etm_start_3 reg
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: REGDMA_LINK_0_ADDR
          description: link_0_addr
          addressOffset: 12
          size: 32
          fields:
            - name: LINK_ADDR_0
              description: link_0_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_LINK_1_ADDR
          description: Link_1_addr
          addressOffset: 16
          size: 32
          fields:
            - name: LINK_ADDR_1
              description: Link_1_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_LINK_2_ADDR
          description: Link_2_addr
          addressOffset: 20
          size: 32
          fields:
            - name: LINK_ADDR_2
              description: Link_2_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_LINK_3_ADDR
          description: Link_3_addr
          addressOffset: 24
          size: 32
          fields:
            - name: LINK_ADDR_3
              description: Link_3_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_LINK_MAC_ADDR
          description: Link_mac_addr
          addressOffset: 28
          size: 32
          fields:
            - name: LINK_ADDR_MAC
              description: Link_mac_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_CURRENT_LINK_ADDR
          description: current link addr
          addressOffset: 32
          size: 32
          fields:
            - name: CURRENT_LINK_ADDR
              description: current link addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REGDMA_BACKUP_ADDR
          description: Backup addr
          addressOffset: 36
          size: 32
          fields:
            - name: BACKUP_ADDR
              description: backup addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REGDMA_MEM_ADDR
          description: mem addr
          addressOffset: 40
          size: 32
          fields:
            - name: MEM_ADDR
              description: mem addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REGDMA_BKP_CONF
          description: backup config
          addressOffset: 44
          size: 32
          resetValue: 2098207008
          fields:
            - name: READ_INTERVAL
              description: Link read_interval
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: LINK_TOUT_THRES
              description: link wait timeout threshold
              bitOffset: 7
              bitWidth: 10
              access: read-write
            - name: BURST_LIMIT
              description: burst limit
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: BACKUP_TOUT_THRES
              description: Backup timeout threshold
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: RETENTION_LINK_BASE
          description: retention dma link base
          addressOffset: 48
          size: 32
          fields:
            - name: LINK_BASE_ADDR
              description: retention dma link base
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          name: RETENTION_CFG
          description: retention_cfg
          addressOffset: 52
          size: 32
          resetValue: 4294967295
          fields:
            - name: RET_INV_CFG
              description: retention inv scan out
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INT_ENA
          description: Read only register for error and done
          addressOffset: 56
          size: 32
          fields:
            - name: DONE_INT_ENA
              description: backup done flag
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ERROR_INT_ENA
              description: error flag
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Read only register for error and done
          addressOffset: 60
          size: 32
          fields:
            - name: DONE_INT_RAW
              description: backup done flag
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ERROR_INT_RAW
              description: error flag
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Read only register for error and done
          addressOffset: 64
          size: 32
          fields:
            - name: DONE_INT_CLR
              description: backup done flag
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ERROR_INT_CLR
              description: error flag
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ST
          description: Read only register for error and done
          addressOffset: 68
          size: 32
          fields:
            - name: DONE_INT_ST
              description: backup done flag
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ERROR_INT_ST
              description: error flag
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Date register.
          addressOffset: 1020
          size: 32
          resetValue: 35663984
          fields:
            - name: DATE
              description: REGDMA date information/ REGDMA version information.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: PCNT
    description: Pulse Count Controller
    groupName: PCNT
    baseAddress: 1610686464
    addressBlock:
      - offset: 0
        size: 104
        usage: registers
    interrupt:
      - name: PCNT
        value: 62
    registers:
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF0
          description: Configuration register 0 for unit %s
          addressOffset: 0
          size: 32
          resetValue: 15376
          fields:
            - name: FILTER_THRES
              description: "This sets the maximum threshold, in APB_CLK cycles, for the filter.\n\nAny pulses with width less than this will be ignored when the filter is enabled."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: FILTER_EN
              description: "This is the enable bit for unit %s's input filter."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: THR_ZERO_EN
              description: "This is the enable bit for unit %s's zero comparator."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: THR_H_LIM_EN
              description: "This is the enable bit for unit %s's thr_h_lim comparator."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: THR_L_LIM_EN
              description: "This is the enable bit for unit %s's thr_l_lim comparator."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: THR_THRES0_EN
              description: "This is the enable bit for unit %s's thres0 comparator."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: THR_THRES1_EN
              description: "This is the enable bit for unit %s's thres1 comparator."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH0_NEG_MODE
              description: "This register sets the behavior when the signal input of channel 0 detects a negative edge.\n\n1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CH0_POS_MODE
              description: "This register sets the behavior when the signal input of channel 0 detects a positive edge.\n\n1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CH0_HCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CH0_LCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CH1_NEG_MODE
              description: "This register sets the behavior when the signal input of channel 1 detects a negative edge.\n\n1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CH1_POS_MODE
              description: "This register sets the behavior when the signal input of channel 1 detects a positive edge.\n\n1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter"
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CH1_HCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CH1_LCTRL_MODE
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF1
          description: Configuration register 1 for unit %s
          addressOffset: 4
          size: 32
          fields:
            - name: CNT_THRES0
              description: This register is used to configure the thres0 value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_THRES1
              description: This register is used to configure the thres1 value for unit %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF2
          description: Configuration register 2 for unit %s
          addressOffset: 8
          size: 32
          fields:
            - name: CNT_H_LIM
              description: This register is used to configure the thr_h_lim value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_L_LIM
              description: This register is used to configure the thr_l_lim value for unit %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: U%s_CNT
          description: Counter value for unit %s
          addressOffset: 48
          size: 32
          fields:
            - name: CNT
              description: This register stores the current pulse count value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt raw status register
          addressOffset: 64
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U1
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U2
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U3
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: Interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U1
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U2
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U3
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable register
          addressOffset: 72
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U1
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U2
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U3
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear register
          addressOffset: 76
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U1
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U2
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U3
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 4
          name: U%s_STATUS
          description: PNCT UNIT%s status register
          addressOffset: 80
          size: 32
          fields:
            - name: ZERO_MODE
              description: "The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse counter decreases from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter is negative. 3: pulse counter is positive."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: THRES1
              description: "The latched value of thres1 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0: others"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: THRES0
              description: "The latched value of thres0 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0: others"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L_LIM
              description: "The latched value of low limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_l_lim and low limit event is valid. 0: others"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: H_LIM
              description: "The latched value of high limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_h_lim and high limit event is valid. 0: others"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ZERO
              description: "The latched value of zero threshold event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to 0 and zero threshold event is valid. 0: others"
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: CTRL
          description: Control register for all counters
          addressOffset: 96
          size: 32
          resetValue: 1
          fields:
            - name: CNT_RST_U0
              description: "Set this bit to clear unit 0's counter."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U0
              description: "Set this bit to freeze unit 0's counter."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U1
              description: "Set this bit to clear unit 1's counter."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U1
              description: "Set this bit to freeze unit 1's counter."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U2
              description: "Set this bit to clear unit 2's counter."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U2
              description: "Set this bit to freeze unit 2's counter."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CNT_RST_U3
              description: "Set this bit to clear unit 3's counter."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U3
              description: "Set this bit to freeze unit 3's counter."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "The registers clock gate enable signal of PCNT module. 1: the registers can be read and written by application. 0: the registers can not be read or written by application"
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: PCNT version control register
          addressOffset: 252
          size: 32
          resetValue: 419898881
          fields:
            - name: DATE
              description: This is the PCNT version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: PCR
    description: PCR Peripheral
    groupName: PCR
    baseAddress: 1611227136
    addressBlock:
      - offset: 0
        size: 332
        usage: registers
    registers:
      - register:
          name: UART0_CONF
          description: UART0 configuration register
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: UART0_CLK_EN
              description: Set 1 to enable uart0 apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: UART0_RST_EN
              description: Set 0 to reset uart0 module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: UART0_SCLK_CONF
          description: UART0_SCLK configuration register
          addressOffset: 4
          size: 32
          resetValue: 7340032
          fields:
            - name: UART0_SCLK_DIV_A
              description: The  denominator of the frequency divider factor of the uart0 function clock.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: UART0_SCLK_DIV_B
              description: The numerator of the frequency divider factor of the uart0 function clock.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: UART0_SCLK_DIV_NUM
              description: The integral part of the frequency divider factor of the uart0 function clock.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: UART0_SCLK_SEL
              description: "set this field to select clock-source. 0: do not select anyone clock, 1: 80MHz, 2: FOSC, 3(default): XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: UART0_SCLK_EN
              description: Set 1 to enable uart0 function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: UART0_PD_CTRL
          description: UART0 power control register
          addressOffset: 8
          size: 32
          resetValue: 2
          fields:
            - name: UART0_MEM_FORCE_PU
              description: Set this bit to force power down UART0 memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART0_MEM_FORCE_PD
              description: Set this bit to force power up UART0 memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: UART1_CONF
          description: UART1 configuration register
          addressOffset: 12
          size: 32
          resetValue: 1
          fields:
            - name: UART1_CLK_EN
              description: Set 1 to enable uart1 apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: UART1_RST_EN
              description: Set 0 to reset uart1 module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: UART1_SCLK_CONF
          description: UART1_SCLK configuration register
          addressOffset: 16
          size: 32
          resetValue: 7340032
          fields:
            - name: UART1_SCLK_DIV_A
              description: The  denominator of the frequency divider factor of the uart1 function clock.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: UART1_SCLK_DIV_B
              description: The numerator of the frequency divider factor of the uart1 function clock.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: UART1_SCLK_DIV_NUM
              description: The integral part of the frequency divider factor of the uart1 function clock.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: UART1_SCLK_SEL
              description: "set this field to select clock-source. 0: do not select anyone clock, 1: 80MHz, 2: FOSC, 3(default): XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: UART1_SCLK_EN
              description: Set 1 to enable uart0 function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: UART1_PD_CTRL
          description: UART1 power control register
          addressOffset: 20
          size: 32
          resetValue: 2
          fields:
            - name: UART1_MEM_FORCE_PU
              description: Set this bit to force power down UART1 memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART1_MEM_FORCE_PD
              description: Set this bit to force power up UART1 memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: MSPI_CONF
          description: MSPI configuration register
          addressOffset: 24
          size: 32
          resetValue: 5
          fields:
            - name: MSPI_CLK_EN
              description: "Set 1 to enable mspi clock, include mspi pll clock"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MSPI_RST_EN
              description: Set 0 to reset mspi module
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MSPI_PLL_CLK_EN
              description: Set 1 to enable mspi pll clock
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: MSPI_CLK_CONF
          description: MSPI_CLK configuration register
          addressOffset: 28
          size: 32
          resetValue: 768
          fields:
            - name: MSPI_FAST_LS_DIV_NUM
              description: "Set as one within (0,1,2) to generate div1(default)/div2/div4 of low-speed clock-source to drive clk_mspi_fast. Only avaiable whe the clck-source is a low-speed clock-source such as XTAL/FOSC."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: MSPI_FAST_HS_DIV_NUM
              description: "Set as one within (3,4,5) to generate div4(default)/div5/div6 of high-speed clock-source to drive clk_mspi_fast. Only avaiable whe the clck-source is a high-speed clock-source such as SPLL."
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: I2C0_CONF
          description: I2C configuration register
          addressOffset: 32
          size: 32
          resetValue: 1
          fields:
            - name: I2C0_CLK_EN
              description: Set 1 to enable i2c apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: I2C0_RST_EN
              description: Set 0 to reset i2c module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: I2C_SCLK_CONF
          description: I2C_SCLK configuration register
          addressOffset: 36
          size: 32
          resetValue: 4194304
          fields:
            - name: I2C_SCLK_DIV_A
              description: The  denominator of the frequency divider factor of the i2c function clock.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: I2C_SCLK_DIV_B
              description: The numerator of the frequency divider factor of the i2c function clock.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: I2C_SCLK_DIV_NUM
              description: The integral part of the frequency divider factor of the i2c function clock.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: I2C_SCLK_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: FOSC."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2C_SCLK_EN
              description: Set 1 to enable i2c function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: UHCI_CONF
          description: UHCI configuration register
          addressOffset: 40
          size: 32
          resetValue: 1
          fields:
            - name: UHCI_CLK_EN
              description: Set 1 to enable uhci clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: UHCI_RST_EN
              description: Set 0 to reset uhci module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: RMT_CONF
          description: RMT configuration register
          addressOffset: 44
          size: 32
          resetValue: 1
          fields:
            - name: RMT_CLK_EN
              description: Set 1 to enable rmt apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RMT_RST_EN
              description: Set 0 to reset rmt module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: RMT_SCLK_CONF
          description: RMT_SCLK configuration register
          addressOffset: 48
          size: 32
          resetValue: 5246976
          fields:
            - name: SCLK_DIV_A
              description: The  denominator of the frequency divider factor of the rmt function clock.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: The numerator of the frequency divider factor of the rmt function clock.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_NUM
              description: The integral part of the frequency divider factor of the rmt function clock.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: SCLK_SEL
              description: "set this field to select clock-source. 0: do not select anyone clock, 1(default): 80MHz, 2: FOSC, 3: XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: SCLK_EN
              description: Set 1 to enable rmt function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: LEDC_CONF
          description: LEDC configuration register
          addressOffset: 52
          size: 32
          resetValue: 1
          fields:
            - name: LEDC_CLK_EN
              description: Set 1 to enable ledc apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LEDC_RST_EN
              description: Set 0 to reset ledc module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: LEDC_SCLK_CONF
          description: LEDC_SCLK configuration register
          addressOffset: 56
          size: 32
          resetValue: 4194304
          fields:
            - name: LEDC_SCLK_SEL
              description: "set this field to select clock-source. 0(default): do not select anyone clock, 1: 80MHz, 2: FOSC, 3: XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: LEDC_SCLK_EN
              description: Set 1 to enable ledc function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TIMERGROUP0_CONF
          description: TIMERGROUP0 configuration register
          addressOffset: 60
          size: 32
          resetValue: 1
          fields:
            - name: TG0_CLK_EN
              description: Set 1 to enable timer_group0 apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TG0_RST_EN
              description: Set 0 to reset timer_group0 module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: TIMERGROUP0_TIMER_CLK_CONF
          description: TIMERGROUP0_TIMER_CLK configuration register
          addressOffset: 64
          size: 32
          resetValue: 4194304
          fields:
            - name: TG0_TIMER_CLK_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3: reserved."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TG0_TIMER_CLK_EN
              description: Set 1 to enable timer_group0 timer clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TIMERGROUP0_WDT_CLK_CONF
          description: TIMERGROUP0_WDT_CLK configuration register
          addressOffset: 68
          size: 32
          resetValue: 4194304
          fields:
            - name: TG0_WDT_CLK_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3: reserved."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TG0_WDT_CLK_EN
              description: Set 1 to enable timer_group0 wdt clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TIMERGROUP1_CONF
          description: TIMERGROUP1 configuration register
          addressOffset: 72
          size: 32
          resetValue: 1
          fields:
            - name: TG1_CLK_EN
              description: Set 1 to enable timer_group1 apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TG1_RST_EN
              description: Set 0 to reset timer_group1 module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: TIMERGROUP1_TIMER_CLK_CONF
          description: TIMERGROUP1_TIMER_CLK configuration register
          addressOffset: 76
          size: 32
          resetValue: 4194304
          fields:
            - name: TG1_TIMER_CLK_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3: reserved."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TG1_TIMER_CLK_EN
              description: Set 1 to enable timer_group1 timer clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TIMERGROUP1_WDT_CLK_CONF
          description: TIMERGROUP1_WDT_CLK configuration register
          addressOffset: 80
          size: 32
          resetValue: 4194304
          fields:
            - name: TG1_WDT_CLK_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3: reserved."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TG1_WDT_CLK_EN
              description: Set 1 to enable timer_group0 wdt clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: SYSTIMER_CONF
          description: SYSTIMER configuration register
          addressOffset: 84
          size: 32
          resetValue: 1
          fields:
            - name: SYSTIMER_CLK_EN
              description: Set 1 to enable systimer apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_RST_EN
              description: Set 0 to reset systimer module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: SYSTIMER_FUNC_CLK_CONF
          description: SYSTIMER_FUNC_CLK configuration register
          addressOffset: 88
          size: 32
          resetValue: 4194304
          fields:
            - name: SYSTIMER_FUNC_CLK_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: FOSC."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_FUNC_CLK_EN
              description: Set 1 to enable systimer function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TWAI0_CONF
          description: TWAI0 configuration register
          addressOffset: 92
          size: 32
          resetValue: 1
          fields:
            - name: TWAI0_CLK_EN
              description: Set 1 to enable twai0 apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TWAI0_RST_EN
              description: Set 0 to reset twai0 module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: TWAI0_FUNC_CLK_CONF
          description: TWAI0_FUNC_CLK configuration register
          addressOffset: 96
          size: 32
          resetValue: 4194304
          fields:
            - name: TWAI0_FUNC_CLK_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: FOSC."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TWAI0_FUNC_CLK_EN
              description: Set 1 to enable twai0 function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TWAI1_CONF
          description: TWAI1 configuration register
          addressOffset: 100
          size: 32
          resetValue: 1
          fields:
            - name: TWAI1_CLK_EN
              description: Set 1 to enable twai1 apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TWAI1_RST_EN
              description: Set 0 to reset twai1 module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: TWAI1_FUNC_CLK_CONF
          description: TWAI1_FUNC_CLK configuration register
          addressOffset: 104
          size: 32
          resetValue: 4194304
          fields:
            - name: TWAI1_FUNC_CLK_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: FOSC."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TWAI1_FUNC_CLK_EN
              description: Set 1 to enable twai1 function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: I2S_CONF
          description: I2S configuration register
          addressOffset: 108
          size: 32
          resetValue: 1
          fields:
            - name: I2S_CLK_EN
              description: Set 1 to enable i2s apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: I2S_RST_EN
              description: Set 0 to reset i2s module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: I2S_TX_CLKM_CONF
          description: I2S_TX_CLKM configuration register
          addressOffset: 112
          size: 32
          resetValue: 4202496
          fields:
            - name: I2S_TX_CLKM_DIV_NUM
              description: "Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x * (n+1)-div] + y * (n+1)-div."
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: I2S_TX_CLKM_SEL
              description: "Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: I2S_TX_CLKM_EN
              description: Set 1 to enable i2s_tx function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: I2S_TX_CLKM_DIV_CONF
          description: I2S_TX_CLKM_DIV configuration register
          addressOffset: 116
          size: 32
          resetValue: 512
          fields:
            - name: I2S_TX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_TX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: I2S_TX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_TX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: I2S_TX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: I2S_TX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_TX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: I2S_RX_CLKM_CONF
          description: I2S_RX_CLKM configuration register
          addressOffset: 120
          size: 32
          resetValue: 4202496
          fields:
            - name: I2S_RX_CLKM_DIV_NUM
              description: Integral I2S clock divider value
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: I2S_RX_CLKM_SEL
              description: "Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: I2S_RX_CLKM_EN
              description: Set 1 to enable i2s_rx function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: I2S_MCLK_SEL
              description: "This field is used to select master-clock. 0(default): clk_i2s_rx, 1: clk_i2s_tx"
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: I2S_RX_CLKM_DIV_CONF
          description: I2S_RX_CLKM_DIV configuration register
          addressOffset: 124
          size: 32
          resetValue: 512
          fields:
            - name: I2S_RX_CLKM_DIV_Z
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of I2S_RX_CLKM_DIV_Z is (a-b)."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: I2S_RX_CLKM_DIV_Y
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of I2S_RX_CLKM_DIV_Y is (a%(a-b))."
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: I2S_RX_CLKM_DIV_X
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1."
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: I2S_RX_CLKM_DIV_YN1
              description: "For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of I2S_RX_CLKM_DIV_YN1 is 1."
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: SARADC_CONF
          description: SARADC configuration register
          addressOffset: 128
          size: 32
          resetValue: 5
          fields:
            - name: SARADC_CLK_EN
              description: no use
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SARADC_RST_EN
              description: Set 0 to reset function_register of saradc module
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SARADC_REG_CLK_EN
              description: Set 1 to enable saradc apb clock
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SARADC_REG_RST_EN
              description: Set 0 to reset apb_register of saradc module
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: SARADC_CLKM_CONF
          description: SARADC_CLKM configuration register
          addressOffset: 132
          size: 32
          resetValue: 4210688
          fields:
            - name: SARADC_CLKM_DIV_A
              description: The  denominator of the frequency divider factor of the saradc function clock.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SARADC_CLKM_DIV_B
              description: The numerator of the frequency divider factor of the saradc function clock.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SARADC_CLKM_DIV_NUM
              description: The integral part of the frequency divider factor of the saradc function clock.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: SARADC_CLKM_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3: reserved."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: SARADC_CLKM_EN
              description: Set 1 to enable saradc function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: TSENS_CLK_CONF
          description: TSENS_CLK configuration register
          addressOffset: 136
          size: 32
          resetValue: 4194304
          fields:
            - name: TSENS_CLK_SEL
              description: "set this field to select clock-source. 0(default): FOSC, 1: XTAL."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TSENS_CLK_EN
              description: Set 1 to enable tsens clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TSENS_RST_EN
              description: Set 0 to reset tsens module
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: USB_DEVICE_CONF
          description: USB_DEVICE configuration register
          addressOffset: 140
          size: 32
          resetValue: 1
          fields:
            - name: USB_DEVICE_CLK_EN
              description: Set 1 to enable usb_device clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: USB_DEVICE_RST_EN
              description: Set 0 to reset usb_device module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INTMTX_CONF
          description: INTMTX configuration register
          addressOffset: 144
          size: 32
          resetValue: 1
          fields:
            - name: INTMTX_CLK_EN
              description: Set 1 to enable intmtx clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: INTMTX_RST_EN
              description: Set 0 to reset intmtx module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PCNT_CONF
          description: PCNT configuration register
          addressOffset: 148
          size: 32
          resetValue: 1
          fields:
            - name: PCNT_CLK_EN
              description: Set 1 to enable pcnt clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PCNT_RST_EN
              description: Set 0 to reset pcnt module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: ETM_CONF
          description: ETM configuration register
          addressOffset: 152
          size: 32
          resetValue: 1
          fields:
            - name: ETM_CLK_EN
              description: Set 1 to enable etm clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_RST_EN
              description: Set 0 to reset etm module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PWM_CONF
          description: PWM configuration register
          addressOffset: 156
          size: 32
          resetValue: 1
          fields:
            - name: PWM_CLK_EN
              description: Set 1 to enable pwm clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PWM_RST_EN
              description: Set 0 to reset pwm module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PWM_CLK_CONF
          description: PWM_CLK configuration register
          addressOffset: 160
          size: 32
          resetValue: 4210688
          fields:
            - name: PWM_DIV_NUM
              description: The integral part of the frequency divider factor of the pwm function clock.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: PWM_CLKM_SEL
              description: "set this field to select clock-source. 0(default): do not select anyone clock, 1: 160MHz, 2: XTAL, 3: FOSC."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: PWM_CLKM_EN
              description: set this field as 1 to activate pwm clkm.
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: PARL_IO_CONF
          description: PARL_IO configuration register
          addressOffset: 164
          size: 32
          resetValue: 1
          fields:
            - name: PARL_CLK_EN
              description: Set 1 to enable parl apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARL_RST_EN
              description: Set 0 to reset parl apb reg
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PARL_CLK_RX_CONF
          description: PARL_CLK_RX configuration register
          addressOffset: 168
          size: 32
          resetValue: 262144
          fields:
            - name: PARL_CLK_RX_DIV_NUM
              description: The integral part of the frequency divider factor of the parl rx clock.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PARL_CLK_RX_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3: user clock from pad."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: PARL_CLK_RX_EN
              description: Set 1 to enable parl rx clock
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PARL_RX_RST_EN
              description: Set 0 to reset parl rx module
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: PARL_CLK_TX_CONF
          description: PARL_CLK_TX configuration register
          addressOffset: 172
          size: 32
          resetValue: 262144
          fields:
            - name: PARL_CLK_TX_DIV_NUM
              description: The integral part of the frequency divider factor of the parl tx clock.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PARL_CLK_TX_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3: user clock from pad."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: PARL_CLK_TX_EN
              description: Set 1 to enable parl tx clock
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PARL_TX_RST_EN
              description: Set 0 to reset parl tx module
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: SDIO_SLAVE_CONF
          description: SDIO_SLAVE configuration register
          addressOffset: 176
          size: 32
          resetValue: 1
          fields:
            - name: SDIO_SLAVE_CLK_EN
              description: Set 1 to enable sdio_slave clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SDIO_SLAVE_RST_EN
              description: Set 0 to reset sdio_slave module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PVT_MONITOR_CONF
          description: PVT_MONITOR configuration register
          addressOffset: 180
          size: 32
          resetValue: 29
          fields:
            - name: PVT_MONITOR_CLK_EN
              description: Set 1 to enable apb clock of pvt module
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PVT_MONITOR_RST_EN
              description: Set 0 to reset all pvt monitor module
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PVT_MONITOR_SITE1_CLK_EN
              description: Set 1 to enable function clock of modem pvt module
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PVT_MONITOR_SITE2_CLK_EN
              description: Set 1 to enable function clock of cpu pvt module
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PVT_MONITOR_SITE3_CLK_EN
              description: Set 1 to enable function clock of hp_peri pvt module
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: PVT_MONITOR_FUNC_CLK_CONF
          description: PVT_MONITOR function clock configuration register
          addressOffset: 184
          size: 32
          resetValue: 4194304
          fields:
            - name: PVT_MONITOR_FUNC_CLK_DIV_NUM
              description: The integral part of the frequency divider factor of the pvt_monitor function clock.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: PVT_MONITOR_FUNC_CLK_SEL
              description: "set this field to select clock-source. 0: XTAL, 1(default): 160MHz drived by SPLL divided by 3."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PVT_MONITOR_FUNC_CLK_EN
              description: Set 1 to enable source clock of pvt sitex
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: GDMA_CONF
          description: GDMA configuration register
          addressOffset: 188
          size: 32
          resetValue: 1
          fields:
            - name: GDMA_CLK_EN
              description: Set 1 to enable gdma clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GDMA_RST_EN
              description: Set 0 to reset gdma module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: SPI2_CONF
          description: SPI2 configuration register
          addressOffset: 192
          size: 32
          resetValue: 1
          fields:
            - name: SPI2_CLK_EN
              description: Set 1 to enable spi2 apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI2_RST_EN
              description: Set 0 to reset spi2 module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: SPI2_CLKM_CONF
          description: SPI2_CLKM configuration register
          addressOffset: 196
          size: 32
          resetValue: 4194304
          fields:
            - name: SPI2_CLKM_SEL
              description: "set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3: reserved."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: SPI2_CLKM_EN
              description: Set 1 to enable spi2 function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: AES_CONF
          description: AES configuration register
          addressOffset: 200
          size: 32
          resetValue: 1
          fields:
            - name: AES_CLK_EN
              description: Set 1 to enable aes clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AES_RST_EN
              description: Set 0 to reset aes module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: SHA_CONF
          description: SHA configuration register
          addressOffset: 204
          size: 32
          resetValue: 1
          fields:
            - name: SHA_CLK_EN
              description: Set 1 to enable sha clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SHA_RST_EN
              description: Set 0 to reset sha module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: RSA_CONF
          description: RSA configuration register
          addressOffset: 208
          size: 32
          resetValue: 1
          fields:
            - name: RSA_CLK_EN
              description: Set 1 to enable rsa clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RSA_RST_EN
              description: Set 0 to reset rsa module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: RSA_PD_CTRL
          description: RSA power control register
          addressOffset: 212
          size: 32
          resetValue: 2
          fields:
            - name: RSA_MEM_PD
              description: Set this bit to power down rsa internal memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PU
              description: Set this bit to force power up rsa internal memory
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PD
              description: Set this bit to force power down rsa internal memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: ECC_CONF
          description: ECC configuration register
          addressOffset: 216
          size: 32
          resetValue: 1
          fields:
            - name: ECC_CLK_EN
              description: Set 1 to enable ecc clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ECC_RST_EN
              description: Set 0 to reset ecc module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: ECC_PD_CTRL
          description: ECC power control register
          addressOffset: 220
          size: 32
          resetValue: 2
          fields:
            - name: ECC_MEM_PD
              description: Set this bit to power down ecc internal memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ECC_MEM_FORCE_PU
              description: Set this bit to force power up ecc internal memory
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ECC_MEM_FORCE_PD
              description: Set this bit to force power down ecc internal memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: DS_CONF
          description: DS configuration register
          addressOffset: 224
          size: 32
          resetValue: 1
          fields:
            - name: DS_CLK_EN
              description: Set 1 to enable ds clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DS_RST_EN
              description: Set 0 to reset ds module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: HMAC_CONF
          description: HMAC configuration register
          addressOffset: 228
          size: 32
          resetValue: 1
          fields:
            - name: HMAC_CLK_EN
              description: Set 1 to enable hmac clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HMAC_RST_EN
              description: Set 0 to reset hmac module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: IOMUX_CONF
          description: IOMUX configuration register
          addressOffset: 232
          size: 32
          resetValue: 1
          fields:
            - name: IOMUX_CLK_EN
              description: Set 1 to enable iomux apb clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IOMUX_RST_EN
              description: Set 0 to reset iomux module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: IOMUX_CLK_CONF
          description: IOMUX_CLK configuration register
          addressOffset: 236
          size: 32
          resetValue: 7340032
          fields:
            - name: IOMUX_FUNC_CLK_SEL
              description: "set this field to select clock-source. 0: do not select anyone clock, 1: 80MHz, 2: FOSC, 3(default): XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: IOMUX_FUNC_CLK_EN
              description: Set 1 to enable iomux function clock
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_MONITOR_CONF
          description: MEM_MONITOR configuration register
          addressOffset: 240
          size: 32
          resetValue: 1
          fields:
            - name: MEM_MONITOR_CLK_EN
              description: Set 1 to enable mem_monitor clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_MONITOR_RST_EN
              description: Set 0 to reset mem_monitor module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: REGDMA_CONF
          description: REGDMA configuration register
          addressOffset: 244
          size: 32
          fields:
            - name: REGDMA_CLK_EN
              description: Set 1 to enable regdma clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGDMA_RST_EN
              description: Set 0 to reset regdma module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: RETENTION_CONF
          description: retention configuration register
          addressOffset: 248
          size: 32
          fields:
            - name: RETENTION_CLK_EN
              description: Set 1 to enable retention clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RETENTION_RST_EN
              description: Set 0 to reset retention module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: TRACE_CONF
          description: TRACE configuration register
          addressOffset: 252
          size: 32
          resetValue: 1
          fields:
            - name: TRACE_CLK_EN
              description: Set 1 to enable trace clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TRACE_RST_EN
              description: Set 0 to reset trace module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: ASSIST_CONF
          description: ASSIST configuration register
          addressOffset: 256
          size: 32
          resetValue: 1
          fields:
            - name: ASSIST_CLK_EN
              description: Set 1 to enable assist clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ASSIST_RST_EN
              description: Set 0 to reset assist module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_CONF
          description: CACHE configuration register
          addressOffset: 260
          size: 32
          resetValue: 1
          fields:
            - name: CACHE_CLK_EN
              description: Set 1 to enable cache clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CACHE_RST_EN
              description: Set 0 to reset cache module
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: MODEM_APB_CONF
          description: MODEM_APB configuration register
          addressOffset: 264
          size: 32
          resetValue: 1
          fields:
            - name: MODEM_APB_CLK_EN
              description: "This field indicates if modem_apb clock is enable. 0: disable, 1: enable(default)."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MODEM_RST_EN
              description: Set this file as 1 to reset modem-subsystem.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: TIMEOUT_CONF
          description: TIMEOUT configuration register
          addressOffset: 268
          size: 32
          fields:
            - name: CPU_TIMEOUT_RST_EN
              description: Set 0 to reset cpu_peri timeout module
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HP_TIMEOUT_RST_EN
              description: Set 0 to reset hp_peri timeout module and hp_modem timeout module
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: SYSCLK_CONF
          description: SYSCLK configuration register
          addressOffset: 272
          size: 32
          resetValue: 671089152
          fields:
            - name: LS_DIV_NUM
              description: clk_hproot is div1 of low-speed clock-source if clck-source is a low-speed clock-source such as XTAL/FOSC.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: HS_DIV_NUM
              description: clk_hproot is div3 of SPLL if the clock-source is high-speed clock SPLL.
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: SOC_CLK_SEL
              description: "This field is used to select clock source. 0: XTAL, 1: SPLL, 2: FOSC, 3: reserved."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CLK_XTAL_FREQ
              description: This field indicates the frequency(MHz) of XTAL.
              bitOffset: 24
              bitWidth: 7
              access: read-only
      - register:
          name: CPU_WAITI_CONF
          description: CPU_WAITI configuration register
          addressOffset: 276
          size: 32
          resetValue: 13
          fields:
            - name: CPUPERIOD_SEL
              description: Reserved. This filed has been replaced by PCR_CPU_HS_DIV_NUM and PCR_CPU_LS_DIV_NUM
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: PLL_FREQ_SEL
              description: Reserved. This filed has been replaced by PCR_CPU_HS_DIV_NUM and PCR_CPU_LS_DIV_NUM
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CPU_WAIT_MODE_FORCE_ON
              description: Set 1 to force cpu_waiti_clk enable.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CPU_WAITI_DELAY_NUM
              description: "This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close"
              bitOffset: 4
              bitWidth: 4
              access: read-write
      - register:
          name: CPU_FREQ_CONF
          description: CPU_FREQ configuration register
          addressOffset: 280
          size: 32
          fields:
            - name: CPU_LS_DIV_NUM
              description: "Set as one within (0,1,3) to generate clk_cpu drived by clk_hproot. The clk_cpu is div1(default)/div2/div4 of clk_hproot. This field is only avaliable for low-speed clock-source such as XTAL/FOSC, and should be used together with PCR_AHB_LS_DIV_NUM."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CPU_HS_DIV_NUM
              description: "Set as one within (0,1,3) to generate clk_cpu drived by clk_hproot. The clk_cpu is div1(default)/div2/div4 of clk_hproot. This field is only avaliable for high-speed clock-source such as SPLL, and should be used together with PCR_AHB_HS_DIV_NUM."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CPU_HS_120M_FORCE
              description: "Given that PCR_CPU_HS_DIV_NUM is 0, set this field as 1 to force clk_cpu at 120MHz. Only avaliable when PCR_CPU_HS_DIV_NUM is 0 and clk_cpu is driven by SPLL."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: AHB_FREQ_CONF
          description: AHB_FREQ configuration register
          addressOffset: 284
          size: 32
          resetValue: 768
          fields:
            - name: AHB_LS_DIV_NUM
              description: "Set as one within (0,1,3,7) to generate clk_ahb drived by clk_hproot. The clk_ahb is div1(default)/div2/div4/div8 of clk_hproot. This field is only avaliable for low-speed clock-source such as XTAL/FOSC, and should be used together with PCR_CPU_LS_DIV_NUM."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: AHB_HS_DIV_NUM
              description: "Set as one within (3,7,15) to generate clk_ahb drived by clk_hproot. The clk_ahb is div4(default)/div8/div16 of clk_hproot. This field is only avaliable for high-speed clock-source such as SPLL, and should be used together with PCR_CPU_HS_DIV_NUM."
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: APB_FREQ_CONF
          description: APB_FREQ configuration register
          addressOffset: 288
          size: 32
          fields:
            - name: APB_DECREASE_DIV_NUM
              description: "If this field's value is grater than PCR_APB_DIV_NUM, the clk_apb will be automatically down to clk_apb_decrease only when no access is on apb-bus, and will recover to the previous frequency when a new access appears on apb-bus. Set as one within (0,1,3) to set clk_apb_decrease as div1/div2/div4(default) of clk_ahb. Note that enable this function will reduce performance. Users can set this field as zero to disable the auto-decrease-apb-freq function. By default, this function is disable."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: APB_DIV_NUM
              description: "Set as one within (0,1,3) to generate clk_apb drived by clk_ahb. The clk_apb is div1(default)/div2/div4 of clk_ahb."
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: SYSCLK_FREQ_QUERY_0
          description: SYSCLK frequency query 0 register
          addressOffset: 292
          size: 32
          resetValue: 122900
          fields:
            - name: FOSC_FREQ
              description: This field indicates the frequency(MHz) of FOSC.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: PLL_FREQ
              description: This field indicates the frequency(MHz) of SPLL.
              bitOffset: 8
              bitWidth: 10
              access: read-only
      - register:
          name: PLL_DIV_CLK_EN
          description: SPLL DIV clock-gating configuration register
          addressOffset: 296
          size: 32
          resetValue: 127
          fields:
            - name: PLL_240M_CLK_EN
              description: "This field is used to open 240 MHz clock (div2 of SPLL) drived from SPLL. 0: close, 1: open(default). Only avaliable when high-speed clock-source SPLL is active."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PLL_160M_CLK_EN
              description: "This field is used to open 160 MHz clock (div3 of SPLL) drived from SPLL. 0: close, 1: open(default). Only avaliable when high-speed clock-source SPLL is active."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PLL_120M_CLK_EN
              description: "This field is used to open 120 MHz clock (div4 of SPLL) drived from SPLL. 0: close, 1: open(default). Only avaliable when high-speed clock-source SPLL is active."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PLL_80M_CLK_EN
              description: "This field is used to open 80 MHz clock (div6  of SPLL) drived from SPLL. 0: close, 1: open(default). Only avaliable when high-speed clock-source SPLL is active."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PLL_48M_CLK_EN
              description: "This field is used to open 48 MHz clock (div10 of SPLL) drived from SPLL. 0: close, 1: open(default). Only avaliable when high-speed clock-source SPLL is active."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PLL_40M_CLK_EN
              description: "This field is used to open 40 MHz clock (div12 of SPLL) drived from SPLL. 0: close, 1: open(default). Only avaliable when high-speed clock-source SPLL is active."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PLL_20M_CLK_EN
              description: "This field is used to open 20 MHz clock (div24 of SPLL) drived from SPLL. 0: close, 1: open(default). Only avaliable when high-speed clock-source SPLL is active."
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL_CLK_OUT_EN
          description: CLK_OUT_EN configuration register
          addressOffset: 300
          size: 32
          resetValue: 2047
          fields:
            - name: CLK20_OEN
              description: Set 1 to enable 20m clock
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK22_OEN
              description: Set 1 to enable 22m clock
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK44_OEN
              description: Set 1 to enable 44m clock
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_BB_OEN
              description: Set 1 to enable bb clock
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK80_OEN
              description: Set 1 to enable 80m clock
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK160_OEN
              description: Set 1 to enable 160m clock
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_320M_OEN
              description: Set 1 to enable 320m clock
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_ADC_INF_OEN
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_DAC_CPU_OEN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK40X_BB_OEN
              description: Set 1 to enable 40x_bb clock
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_XTAL_OEN
              description: Set 1 to enable xtal clock
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL_TICK_CONF
          description: TICK configuration register
          addressOffset: 304
          size: 32
          resetValue: 67367
          fields:
            - name: XTAL_TICK_NUM
              description: "******* Description ***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: FOSC_TICK_NUM
              description: "******* Description ***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TICK_ENABLE
              description: "******* Description ***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RST_TICK_CNT
              description: "******* Description ***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL_32K_CONF
          description: 32KHz clock configuration register
          addressOffset: 308
          size: 32
          fields:
            - name: CLK_32K_SEL
              description: "This field indicates which one 32KHz clock will be used by MODEM_SYSTEM and timergroup. 0: OSC32K(default), 1: XTAL32K, 2/3: 32KHz from pad GPIO0."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SRAM_POWER_CONF
          description: HP SRAM/ROM configuration register
          addressOffset: 312
          size: 32
          resetValue: 28687
          fields:
            - name: SRAM_FORCE_PU
              description: Set this bit to force power up SRAM
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SRAM_FORCE_PD
              description: Set this bit to force power down SRAM.
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: SRAM_CLKGATE_FORCE_ON
              description: "1: Force to open the clock and bypass the gate-clock when accessing the SRAM. 0: A gate-clock will be used when accessing the SRAM."
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: ROM_FORCE_PU
              description: Set this bit to force power up ROM
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: ROM_FORCE_PD
              description: Set this bit to force power down ROM.
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: ROM_CLKGATE_FORCE_ON
              description: "1: Force to open the clock and bypass the gate-clock when accessing the ROM. 0: A gate-clock will be used when accessing the ROM."
              bitOffset: 18
              bitWidth: 3
              access: read-write
      - register:
          name: RESET_EVENT_BYPASS
          description: reset event bypass backdoor configuration register
          addressOffset: 4080
          size: 32
          resetValue: 2
          fields:
            - name: APM
              description: "This field is used to control reset event relationship for tee_reg/apm_reg/hp_system_reg. 1: tee_reg/apm_reg/hp_system_reg will only be reset by power-reset. some reset event will be bypass. 0: tee_reg/apm_reg/hp_system_reg will not only be reset by power-reset, but also some reset event."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RESET_EVENT_BYPASS
              description: "This field is used to control reset event relationship for system-bus. 1: system bus (including arbiter/router) will only be reset by power-reset. some reset event will be bypass. 0: system bus (including arbiter/router) will not only be reset by power-reset, but also some reset event."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: FPGA_DEBUG
          description: fpga debug register
          addressOffset: 4084
          size: 32
          resetValue: 4294967295
          fields:
            - name: FPGA_DEBUG
              description: Only used in fpga debug.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLOCK_GATE
          description: PCR clock gating configure register
          addressOffset: 4088
          size: 32
          fields:
            - name: CLK_EN
              description: Set this bit as 1 to force on clock gating.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Date register.
          addressOffset: 4092
          size: 32
          resetValue: 35676496
          fields:
            - name: DATE
              description: PCR version information.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: PMU
    description: PMU Peripheral
    groupName: PMU
    baseAddress: 1611333632
    addressBlock:
      - offset: 0
        size: 424
        usage: registers
    interrupt:
      - name: PMU
        value: 13
    registers:
      - register:
          name: HP_ACTIVE_DIG_POWER
          description: need_des
          addressOffset: 0
          size: 32
          fields:
            - name: HP_ACTIVE_VDD_SPI_PD_EN
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_MEM_DSLP
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_PD_HP_MEM_PD_EN
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_ACTIVE_PD_HP_WIFI_PD_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_PD_HP_CPU_PD_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_PD_HP_AON_PD_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_PD_TOP_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_ACTIVE_ICG_HP_FUNC
          description: need_des
          addressOffset: 4
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_ACTIVE_DIG_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_ACTIVE_ICG_HP_APB
          description: need_des
          addressOffset: 8
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_ACTIVE_DIG_ICG_APB_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_ACTIVE_ICG_MODEM
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: HP_ACTIVE_DIG_ICG_MODEM_CODE
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_ACTIVE_HP_SYS_CNTL
          description: need_des
          addressOffset: 16
          size: 32
          fields:
            - name: HP_ACTIVE_UART_WAKEUP_EN
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DIG_PAD_SLP_SEL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DIG_PAUSE_WDT
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DIG_CPU_STALL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: HP_ACTIVE_HP_CK_POWER
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: HP_ACTIVE_I2C_ISO_EN
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_I2C_RETENTION
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_XPD_BB_I2C
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_XPD_BBPLL_I2C
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_XPD_BBPLL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: HP_ACTIVE_BIAS
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: HP_ACTIVE_XPD_BIAS
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DBG_ATTEN
              description: need_des
              bitOffset: 26
              bitWidth: 4
              access: read-write
            - name: HP_ACTIVE_PD_CUR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_ACTIVE_BACKUP
          description: need_des
          addressOffset: 28
          size: 32
          fields:
            - name: HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: HP_ACTIVE_RETENTION_MODE
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP2ACTIVE_RETENTION_EN
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HP_MODEM2ACTIVE_RETENTION_EN
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP2ACTIVE_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: HP_MODEM2ACTIVE_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: HP_SLEEP2ACTIVE_BACKUP_MODE
              description: need_des
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: HP_MODEM2ACTIVE_BACKUP_MODE
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: HP_SLEEP2ACTIVE_BACKUP_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_MODEM2ACTIVE_BACKUP_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: HP_ACTIVE_BACKUP_CLK
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: HP_ACTIVE_BACKUP_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_ACTIVE_SYSCLK
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: HP_ACTIVE_DIG_SYS_CLK_NO_DIV
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_ICG_SYS_CLOCK_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_SYS_CLK_SLP_SEL
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_ICG_SLP_SEL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DIG_SYS_CLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_ACTIVE_HP_REGULATOR0
          description: need_des
          addressOffset: 40
          size: 32
          resetValue: 3328668032
          fields:
            - name: LP_DBIAS_VOL
              description: need_des
              bitOffset: 4
              bitWidth: 5
              access: read-only
            - name: HP_DBIAS_VOL
              description: need_des
              bitOffset: 9
              bitWidth: 5
              access: read-only
            - name: DIG_REGULATOR0_DBIAS_SEL
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DIG_DBIAS_INIT
              description: need_des
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD
              description: need_des
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_XPD
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: HP_ACTIVE_HP_REGULATOR1
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: HP_ACTIVE_HP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: HP_ACTIVE_XTAL
          description: need_des
          addressOffset: 48
          size: 32
          resetValue: 2147483648
          fields:
            - name: HP_ACTIVE_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_MODEM_DIG_POWER
          description: need_des
          addressOffset: 52
          size: 32
          fields:
            - name: HP_MODEM_VDD_SPI_PD_EN
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_HP_MEM_DSLP
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_PD_HP_MEM_PD_EN
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_MODEM_PD_HP_WIFI_PD_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_PD_HP_CPU_PD_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_PD_HP_AON_PD_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_PD_TOP_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_MODEM_ICG_HP_FUNC
          description: need_des
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_MODEM_DIG_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_MODEM_ICG_HP_APB
          description: need_des
          addressOffset: 60
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_MODEM_DIG_ICG_APB_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_MODEM_ICG_MODEM
          description: need_des
          addressOffset: 64
          size: 32
          fields:
            - name: HP_MODEM_DIG_ICG_MODEM_CODE
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_MODEM_HP_SYS_CNTL
          description: need_des
          addressOffset: 68
          size: 32
          fields:
            - name: HP_MODEM_UART_WAKEUP_EN
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_DIG_PAD_SLP_SEL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_DIG_PAUSE_WDT
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_DIG_CPU_STALL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: HP_MODEM_HP_CK_POWER
          description: need_des
          addressOffset: 72
          size: 32
          fields:
            - name: HP_MODEM_I2C_ISO_EN
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_I2C_RETENTION
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_XPD_BB_I2C
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_XPD_BBPLL_I2C
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_XPD_BBPLL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: HP_MODEM_BIAS
          description: need_des
          addressOffset: 76
          size: 32
          fields:
            - name: HP_MODEM_XPD_BIAS
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_DBG_ATTEN
              description: need_des
              bitOffset: 26
              bitWidth: 4
              access: read-write
            - name: HP_MODEM_PD_CUR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_MODEM_BACKUP
          description: need_des
          addressOffset: 80
          size: 32
          fields:
            - name: HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: HP_MODEM_RETENTION_MODE
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP2MODEM_RETENTION_EN
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP2MODEM_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: HP_SLEEP2MODEM_BACKUP_MODE
              description: need_des
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: HP_SLEEP2MODEM_BACKUP_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: HP_MODEM_BACKUP_CLK
          description: need_des
          addressOffset: 84
          size: 32
          fields:
            - name: HP_MODEM_BACKUP_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_MODEM_SYSCLK
          description: need_des
          addressOffset: 88
          size: 32
          fields:
            - name: HP_MODEM_DIG_SYS_CLK_NO_DIV
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_ICG_SYS_CLOCK_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_SYS_CLK_SLP_SEL
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_ICG_SLP_SEL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_DIG_SYS_CLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_MODEM_HP_REGULATOR0
          description: need_des
          addressOffset: 92
          size: 32
          resetValue: 3328638976
          fields:
            - name: HP_MODEM_HP_REGULATOR_SLP_MEM_XPD
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD
              description: need_des
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_HP_REGULATOR_XPD
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_MODEM_HP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: HP_MODEM_HP_REGULATOR1
          description: need_des
          addressOffset: 96
          size: 32
          fields:
            - name: HP_MODEM_HP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: HP_MODEM_XTAL
          description: need_des
          addressOffset: 100
          size: 32
          resetValue: 2147483648
          fields:
            - name: HP_MODEM_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_DIG_POWER
          description: need_des
          addressOffset: 104
          size: 32
          fields:
            - name: HP_SLEEP_VDD_SPI_PD_EN
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_MEM_DSLP
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_HP_MEM_PD_EN
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_PD_HP_WIFI_PD_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_HP_CPU_PD_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_HP_AON_PD_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_TOP_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_ICG_HP_FUNC
          description: need_des
          addressOffset: 108
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_SLEEP_DIG_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_SLEEP_ICG_HP_APB
          description: need_des
          addressOffset: 112
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_SLEEP_DIG_ICG_APB_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_SLEEP_ICG_MODEM
          description: need_des
          addressOffset: 116
          size: 32
          fields:
            - name: HP_SLEEP_DIG_ICG_MODEM_CODE
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_SLEEP_HP_SYS_CNTL
          description: need_des
          addressOffset: 120
          size: 32
          fields:
            - name: HP_SLEEP_UART_WAKEUP_EN
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DIG_PAD_SLP_SEL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DIG_PAUSE_WDT
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DIG_CPU_STALL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_HP_CK_POWER
          description: need_des
          addressOffset: 124
          size: 32
          fields:
            - name: HP_SLEEP_I2C_ISO_EN
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_I2C_RETENTION
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_XPD_BB_I2C
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_XPD_BBPLL_I2C
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_XPD_BBPLL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_BIAS
          description: need_des
          addressOffset: 128
          size: 32
          fields:
            - name: HP_SLEEP_XPD_BIAS
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DBG_ATTEN
              description: need_des
              bitOffset: 26
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_PD_CUR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_BACKUP
          description: need_des
          addressOffset: 132
          size: 32
          fields:
            - name: HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: HP_SLEEP_RETENTION_MODE
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HP_MODEM2SLEEP_RETENTION_EN
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE2SLEEP_RETENTION_EN
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HP_MODEM2SLEEP_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: HP_ACTIVE2SLEEP_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: HP_MODEM2SLEEP_BACKUP_MODE
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: HP_ACTIVE2SLEEP_BACKUP_MODE
              description: need_des
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: HP_MODEM2SLEEP_BACKUP_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE2SLEEP_BACKUP_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_BACKUP_CLK
          description: need_des
          addressOffset: 136
          size: 32
          fields:
            - name: HP_SLEEP_BACKUP_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_SLEEP_SYSCLK
          description: need_des
          addressOffset: 140
          size: 32
          fields:
            - name: HP_SLEEP_DIG_SYS_CLK_NO_DIV
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_ICG_SYS_CLOCK_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_SYS_CLK_SLP_SEL
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_ICG_SLP_SEL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DIG_SYS_CLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_SLEEP_HP_REGULATOR0
          description: need_des
          addressOffset: 144
          size: 32
          resetValue: 3328638976
          fields:
            - name: HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD
              description: need_des
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_XPD
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: HP_SLEEP_HP_REGULATOR1
          description: need_des
          addressOffset: 148
          size: 32
          fields:
            - name: HP_SLEEP_HP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: HP_SLEEP_XTAL
          description: need_des
          addressOffset: 152
          size: 32
          resetValue: 2147483648
          fields:
            - name: HP_SLEEP_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_LP_REGULATOR0
          description: need_des
          addressOffset: 156
          size: 32
          resetValue: 3328180224
          fields:
            - name: HP_SLEEP_LP_REGULATOR_SLP_XPD
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_LP_REGULATOR_XPD
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_LP_REGULATOR_SLP_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_LP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: HP_SLEEP_LP_REGULATOR1
          description: need_des
          addressOffset: 160
          size: 32
          fields:
            - name: HP_SLEEP_LP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: HP_SLEEP_LP_DCDC_RESERVE
          description: need_des
          addressOffset: 164
          size: 32
          fields:
            - name: HP_SLEEP_LP_DCDC_RESERVE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: HP_SLEEP_LP_DIG_POWER
          description: need_des
          addressOffset: 168
          size: 32
          fields:
            - name: HP_SLEEP_LP_MEM_DSLP
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_LP_PERI_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_LP_CK_POWER
          description: need_des
          addressOffset: 172
          size: 32
          resetValue: 1073741824
          fields:
            - name: HP_SLEEP_XPD_XTAL32K
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_XPD_RC32K
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_XPD_FOSC_CLK
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_OSC_CLK
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_SLEEP_LP_BIAS_RESERVE
          description: need_des
          addressOffset: 176
          size: 32
          fields:
            - name: LP_SLEEP_LP_BIAS_RESERVE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: LP_SLEEP_LP_REGULATOR0
          description: need_des
          addressOffset: 180
          size: 32
          resetValue: 3328180224
          fields:
            - name: LP_SLEEP_LP_REGULATOR_SLP_XPD
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_LP_REGULATOR_XPD
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_LP_REGULATOR_SLP_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: LP_SLEEP_LP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: LP_SLEEP_LP_REGULATOR1
          description: need_des
          addressOffset: 184
          size: 32
          fields:
            - name: LP_SLEEP_LP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: LP_SLEEP_XTAL
          description: need_des
          addressOffset: 188
          size: 32
          resetValue: 2147483648
          fields:
            - name: LP_SLEEP_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_SLEEP_LP_DIG_POWER
          description: need_des
          addressOffset: 192
          size: 32
          fields:
            - name: LP_SLEEP_LP_MEM_DSLP
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_PD_LP_PERI_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_SLEEP_LP_CK_POWER
          description: need_des
          addressOffset: 196
          size: 32
          resetValue: 1073741824
          fields:
            - name: LP_SLEEP_XPD_XTAL32K
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_XPD_RC32K
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_XPD_FOSC_CLK
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_PD_OSC_CLK
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_SLEEP_BIAS
          description: need_des
          addressOffset: 200
          size: 32
          fields:
            - name: LP_SLEEP_XPD_BIAS
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_DBG_ATTEN
              description: need_des
              bitOffset: 26
              bitWidth: 4
              access: read-write
            - name: LP_SLEEP_PD_CUR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: IMM_HP_CK_POWER
          description: need_des
          addressOffset: 204
          size: 32
          access: read-write
          fields:
            - name: TIE_LOW_GLOBAL_BBPLL_ICG
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_GLOBAL_XTAL_ICG
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_I2C_RETENTION
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_XPD_BB_I2C
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_XPD_BBPLL_I2C
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_XPD_BBPLL
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_XPD_XTAL
              description: need_des
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_GLOBAL_BBPLL_ICG
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_GLOBAL_XTAL_ICG
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_I2C_RETENTION
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_XPD_BB_I2C
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_XPD_BBPLL_I2C
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_XPD_BBPLL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_SLEEP_SYSCLK
          description: need_des
          addressOffset: 208
          size: 32
          fields:
            - name: UPDATE_DIG_ICG_SWITCH
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_ICG_SLP_SEL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_ICG_SLP_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: UPDATE_DIG_SYS_CLK_SEL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_HP_FUNC_ICG
          description: need_des
          addressOffset: 212
          size: 32
          fields:
            - name: UPDATE_DIG_ICG_FUNC_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_HP_APB_ICG
          description: need_des
          addressOffset: 216
          size: 32
          fields:
            - name: UPDATE_DIG_ICG_APB_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_MODEM_ICG
          description: need_des
          addressOffset: 220
          size: 32
          fields:
            - name: UPDATE_DIG_ICG_MODEM_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_LP_ICG
          description: need_des
          addressOffset: 224
          size: 32
          fields:
            - name: TIE_LOW_LP_ROOTCLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_LP_ROOTCLK_SEL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_PAD_HOLD_ALL
          description: need_des
          addressOffset: 228
          size: 32
          fields:
            - name: TIE_HIGH_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_I2C_ISO
          description: need_des
          addressOffset: 232
          size: 32
          fields:
            - name: TIE_HIGH_I2C_ISO_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_I2C_ISO_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: POWER_WAIT_TIMER0
          description: need_des
          addressOffset: 236
          size: 32
          resetValue: 2143281120
          fields:
            - name: DG_HP_POWERDOWN_TIMER
              description: need_des
              bitOffset: 5
              bitWidth: 9
              access: read-write
            - name: DG_HP_POWERUP_TIMER
              description: need_des
              bitOffset: 14
              bitWidth: 9
              access: read-write
            - name: DG_HP_WAIT_TIMER
              description: need_des
              bitOffset: 23
              bitWidth: 9
              access: read-write
      - register:
          name: POWER_WAIT_TIMER1
          description: need_des
          addressOffset: 240
          size: 32
          resetValue: 2147483136
          fields:
            - name: DG_LP_POWERDOWN_TIMER
              description: need_des
              bitOffset: 9
              bitWidth: 7
              access: read-write
            - name: DG_LP_POWERUP_TIMER
              description: need_des
              bitOffset: 16
              bitWidth: 7
              access: read-write
            - name: DG_LP_WAIT_TIMER
              description: need_des
              bitOffset: 23
              bitWidth: 9
              access: read-write
      - register:
          name: POWER_PD_TOP_CNTL
          description: need_des
          addressOffset: 244
          size: 32
          resetValue: 28
          fields:
            - name: FORCE_TOP_RESET
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_ISO
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_PU
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_NO_RESET
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_NO_ISO
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_PD
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PD_TOP_MASK
              description: need_des
              bitOffset: 6
              bitWidth: 5
              access: read-write
            - name: PD_TOP_PD_MASK
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: POWER_PD_HPAON_CNTL
          description: need_des
          addressOffset: 248
          size: 32
          resetValue: 28
          fields:
            - name: FORCE_HP_AON_RESET
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_AON_ISO
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_AON_PU
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_AON_NO_RESET
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_AON_NO_ISO
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_AON_PD
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PD_HP_AON_MASK
              description: need_des
              bitOffset: 6
              bitWidth: 5
              access: read-write
            - name: PD_HP_AON_PD_MASK
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: POWER_PD_HPCPU_CNTL
          description: need_des
          addressOffset: 252
          size: 32
          resetValue: 28
          fields:
            - name: FORCE_HP_CPU_RESET
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_CPU_ISO
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_CPU_PU
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_CPU_NO_RESET
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_CPU_NO_ISO
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_CPU_PD
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PD_HP_CPU_MASK
              description: need_des
              bitOffset: 6
              bitWidth: 5
              access: read-write
            - name: PD_HP_CPU_PD_MASK
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: POWER_PD_HPPERI_RESERVE
          description: need_des
          addressOffset: 256
          size: 32
          fields:
            - name: HP_PERI_RESERVE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: POWER_PD_HPWIFI_CNTL
          description: need_des
          addressOffset: 260
          size: 32
          resetValue: 28
          fields:
            - name: FORCE_HP_WIFI_RESET
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_WIFI_ISO
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_WIFI_PU
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_WIFI_NO_RESET
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_WIFI_NO_ISO
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_WIFI_PD
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PD_HP_WIFI_MASK
              description: need_des
              bitOffset: 6
              bitWidth: 5
              access: read-write
            - name: PD_HP_WIFI_PD_MASK
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: POWER_PD_LPPERI_CNTL
          description: need_des
          addressOffset: 264
          size: 32
          resetValue: 28
          fields:
            - name: FORCE_LP_PERI_RESET
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_ISO
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_PU
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_NO_RESET
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_NO_ISO
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_PD
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: POWER_PD_MEM_CNTL
          description: need_des
          addressOffset: 268
          size: 32
          resetValue: 4278190080
          fields:
            - name: FORCE_HP_MEM_ISO
              description: need_des
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: FORCE_HP_MEM_PD
              description: need_des
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: FORCE_HP_MEM_NO_ISO
              description: need_des
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: FORCE_HP_MEM_PU
              description: need_des
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: POWER_PD_MEM_MASK
          description: need_des
          addressOffset: 272
          size: 32
          fields:
            - name: PD_HP_MEM2_PD_MASK
              description: need_des
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: PD_HP_MEM1_PD_MASK
              description: need_des
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: PD_HP_MEM0_PD_MASK
              description: need_des
              bitOffset: 10
              bitWidth: 5
              access: read-write
            - name: PD_HP_MEM2_MASK
              description: need_des
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: PD_HP_MEM1_MASK
              description: need_des
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: PD_HP_MEM0_MASK
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: POWER_HP_PAD
          description: need_des
          addressOffset: 276
          size: 32
          fields:
            - name: FORCE_HP_PAD_NO_ISO_ALL
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_PAD_ISO_ALL
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: POWER_VDD_SPI_CNTL
          description: need_des
          addressOffset: 280
          size: 32
          resetValue: 1677459456
          fields:
            - name: VDD_SPI_PWR_WAIT
              description: need_des
              bitOffset: 18
              bitWidth: 11
              access: read-write
            - name: VDD_SPI_PWR_SW
              description: need_des
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: VDD_SPI_PWR_SEL_SW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: POWER_CK_WAIT_CNTL
          description: need_des
          addressOffset: 284
          size: 32
          resetValue: 16777472
          fields:
            - name: WAIT_XTL_STABLE
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: WAIT_PLL_STABLE
              description: need_des
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL0
          description: need_des
          addressOffset: 288
          size: 32
          fields:
            - name: SLEEP_REQ
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SLP_WAKEUP_CNTL1
          description: need_des
          addressOffset: 292
          size: 32
          fields:
            - name: SLEEP_REJECT_ENA
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: SLP_REJECT_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL2
          description: need_des
          addressOffset: 296
          size: 32
          fields:
            - name: WAKEUP_ENA
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL3
          description: need_des
          addressOffset: 300
          size: 32
          fields:
            - name: LP_MIN_SLP_VAL
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HP_MIN_SLP_VAL
              description: need_des
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLEEP_PRT_SEL
              description: need_des
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL4
          description: need_des
          addressOffset: 304
          size: 32
          fields:
            - name: SLP_REJECT_CAUSE_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SLP_WAKEUP_CNTL5
          description: need_des
          addressOffset: 308
          size: 32
          resetValue: 16777344
          fields:
            - name: MODEM_WAIT_TARGET
              description: need_des
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: LP_ANA_WAIT_TARGET
              description: need_des
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL6
          description: need_des
          addressOffset: 312
          size: 32
          resetValue: 128
          fields:
            - name: SOC_WAKEUP_WAIT
              description: need_des
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: SOC_WAKEUP_WAIT_CFG
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL7
          description: need_des
          addressOffset: 316
          size: 32
          resetValue: 65536
          fields:
            - name: ANA_WAIT_TARGET
              description: need_des
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SLP_WAKEUP_STATUS0
          description: need_des
          addressOffset: 320
          size: 32
          fields:
            - name: WAKEUP_CAUSE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SLP_WAKEUP_STATUS1
          description: need_des
          addressOffset: 324
          size: 32
          fields:
            - name: REJECT_CAUSE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HP_CK_POWERON
          description: need_des
          addressOffset: 328
          size: 32
          resetValue: 50
          fields:
            - name: I2C_POR_WAIT_TARGET
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: HP_CK_CNTL
          description: need_des
          addressOffset: 332
          size: 32
          resetValue: 2570
          fields:
            - name: MODIFY_ICG_CNTL_WAIT
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SWITCH_ICG_CNTL_WAIT
              description: need_des
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: POR_STATUS
          description: need_des
          addressOffset: 336
          size: 32
          resetValue: 2147483648
          fields:
            - name: POR_DONE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RF_PWC
          description: need_des
          addressOffset: 340
          size: 32
          resetValue: 134217728
          fields:
            - name: PERIF_I2C_RSTB
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: XPD_PERIF_I2C
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: XPD_TXRF_I2C
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: XPD_RFRX_PBUS
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: XPD_CKGEN_I2C
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: XPD_PLL_I2C
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_CFG
          description: need_des
          addressOffset: 344
          size: 32
          resetValue: 2147483648
          fields:
            - name: BACKUP_SYS_CLK_NO_DIV
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: need_des
          addressOffset: 348
          size: 32
          fields:
            - name: LP_CPU_EXC_INT_RAW
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SDIO_IDLE_INT_RAW
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SW_INT_RAW
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SOC_SLEEP_REJECT_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SOC_WAKEUP_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_INT_ST
          description: need_des
          addressOffset: 352
          size: 32
          fields:
            - name: LP_CPU_EXC_INT_ST
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SDIO_IDLE_INT_ST
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SW_INT_ST
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SOC_SLEEP_REJECT_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SOC_WAKEUP_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: HP_INT_ENA
          description: need_des
          addressOffset: 356
          size: 32
          fields:
            - name: LP_CPU_EXC_INT_ENA
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SDIO_IDLE_INT_ENA
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SW_INT_ENA
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SOC_SLEEP_REJECT_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SOC_WAKEUP_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_INT_CLR
          description: need_des
          addressOffset: 360
          size: 32
          fields:
            - name: LP_CPU_EXC_INT_CLR
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: SDIO_IDLE_INT_CLR
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: SW_INT_CLR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: SOC_SLEEP_REJECT_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SOC_WAKEUP_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_INT_RAW
          description: need_des
          addressOffset: 364
          size: 32
          fields:
            - name: LP_CPU_WAKEUP_INT_RAW
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: MODEM_SWITCH_ACTIVE_END_INT_RAW
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_ACTIVE_END_INT_RAW
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_MODEM_END_INT_RAW
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: MODEM_SWITCH_SLEEP_END_INT_RAW
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ACTIVE_SWITCH_SLEEP_END_INT_RAW
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MODEM_SWITCH_ACTIVE_START_INT_RAW
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_ACTIVE_START_INT_RAW
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_MODEM_START_INT_RAW
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: MODEM_SWITCH_SLEEP_START_INT_RAW
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ACTIVE_SWITCH_SLEEP_START_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SW_TRIGGER_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_ST
          description: need_des
          addressOffset: 368
          size: 32
          fields:
            - name: LP_CPU_WAKEUP_INT_ST
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: MODEM_SWITCH_ACTIVE_END_INT_ST
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SLEEP_SWITCH_ACTIVE_END_INT_ST
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SLEEP_SWITCH_MODEM_END_INT_ST
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: MODEM_SWITCH_SLEEP_END_INT_ST
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: ACTIVE_SWITCH_SLEEP_END_INT_ST
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: MODEM_SWITCH_ACTIVE_START_INT_ST
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: SLEEP_SWITCH_ACTIVE_START_INT_ST
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SLEEP_SWITCH_MODEM_START_INT_ST
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: MODEM_SWITCH_SLEEP_START_INT_ST
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: ACTIVE_SWITCH_SLEEP_START_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: HP_SW_TRIGGER_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: LP_INT_ENA
          description: need_des
          addressOffset: 372
          size: 32
          fields:
            - name: LP_CPU_WAKEUP_INT_ENA
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: MODEM_SWITCH_ACTIVE_END_INT_ENA
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_ACTIVE_END_INT_ENA
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_MODEM_END_INT_ENA
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: MODEM_SWITCH_SLEEP_END_INT_ENA
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ACTIVE_SWITCH_SLEEP_END_INT_ENA
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MODEM_SWITCH_ACTIVE_START_INT_ENA
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_ACTIVE_START_INT_ENA
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_MODEM_START_INT_ENA
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: MODEM_SWITCH_SLEEP_START_INT_ENA
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ACTIVE_SWITCH_SLEEP_START_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SW_TRIGGER_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_CLR
          description: need_des
          addressOffset: 376
          size: 32
          fields:
            - name: LP_CPU_WAKEUP_INT_CLR
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: MODEM_SWITCH_ACTIVE_END_INT_CLR
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: SLEEP_SWITCH_ACTIVE_END_INT_CLR
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: SLEEP_SWITCH_MODEM_END_INT_CLR
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: MODEM_SWITCH_SLEEP_END_INT_CLR
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: ACTIVE_SWITCH_SLEEP_END_INT_CLR
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: MODEM_SWITCH_ACTIVE_START_INT_CLR
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: SLEEP_SWITCH_ACTIVE_START_INT_CLR
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: SLEEP_SWITCH_MODEM_START_INT_CLR
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: MODEM_SWITCH_SLEEP_START_INT_CLR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: ACTIVE_SWITCH_SLEEP_START_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: HP_SW_TRIGGER_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_CPU_PWR0
          description: need_des
          addressOffset: 380
          size: 32
          resetValue: 535822336
          fields:
            - name: LP_CPU_WAITI_RDY
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LP_CPU_STALL_RDY
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: LP_CPU_FORCE_STALL
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_WAITI_FLAG_EN
              description: need_des
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_STALL_FLAG_EN
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_STALL_WAIT
              description: need_des
              bitOffset: 21
              bitWidth: 8
              access: read-write
            - name: LP_CPU_SLP_STALL_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_RESET_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_BYPASS_INTR_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_CPU_PWR1
          description: need_des
          addressOffset: 384
          size: 32
          fields:
            - name: LP_CPU_WAKEUP_EN
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: LP_CPU_SLEEP_REQ
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: HP_LP_CPU_COMM
          description: need_des
          addressOffset: 388
          size: 32
          fields:
            - name: LP_TRIGGER_HP
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: HP_TRIGGER_LP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: HP_REGULATOR_CFG
          description: need_des
          addressOffset: 392
          size: 32
          fields:
            - name: DIG_REGULATOR_EN_CAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MAIN_STATE
          description: need_des
          addressOffset: 396
          size: 32
          resetValue: 135268352
          fields:
            - name: MAIN_LAST_ST_STATE
              description: need_des
              bitOffset: 11
              bitWidth: 7
              access: read-only
            - name: MAIN_TAR_ST_STATE
              description: need_des
              bitOffset: 18
              bitWidth: 7
              access: read-only
            - name: MAIN_CUR_ST_STATE
              description: need_des
              bitOffset: 25
              bitWidth: 7
              access: read-only
      - register:
          name: PWR_STATE
          description: need_des
          addressOffset: 400
          size: 32
          resetValue: 8396800
          fields:
            - name: BACKUP_ST_STATE
              description: need_des
              bitOffset: 13
              bitWidth: 5
              access: read-only
            - name: LP_PWR_ST_STATE
              description: need_des
              bitOffset: 18
              bitWidth: 5
              access: read-only
            - name: HP_PWR_ST_STATE
              description: need_des
              bitOffset: 23
              bitWidth: 9
              access: read-only
      - register:
          name: CLK_STATE0
          description: need_des
          addressOffset: 404
          size: 32
          resetValue: 3
          fields:
            - name: STABLE_XPD_BBPLL_STATE
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: STABLE_XPD_XTAL_STATE
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SYS_CLK_SLP_SEL_STATE
              description: need_des
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SYS_CLK_SEL_STATE
              description: need_des
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SYS_CLK_NO_DIV_STATE
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: ICG_SYS_CLK_EN_STATE
              description: need_des
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: ICG_MODEM_SWITCH_STATE
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: ICG_MODEM_CODE_STATE
              description: need_des
              bitOffset: 21
              bitWidth: 2
              access: read-only
            - name: ICG_SLP_SEL_STATE
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: ICG_GLOBAL_XTAL_STATE
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: ICG_GLOBAL_PLL_STATE
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: ANA_I2C_ISO_EN_STATE
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: ANA_I2C_RETENTION_STATE
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: ANA_XPD_BB_I2C_STATE
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: ANA_XPD_BBPLL_I2C_STATE
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: ANA_XPD_BBPLL_STATE
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: ANA_XPD_XTAL_STATE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CLK_STATE1
          description: need_des
          addressOffset: 408
          size: 32
          resetValue: 4294967295
          fields:
            - name: ICG_FUNC_EN_STATE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLK_STATE2
          description: need_des
          addressOffset: 412
          size: 32
          resetValue: 4294967295
          fields:
            - name: ICG_APB_EN_STATE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: VDD_SPI_STATUS
          description: need_des
          addressOffset: 416
          size: 32
          fields:
            - name: STABLE_VDD_SPI_PWR_DRV
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 35676752
          fields:
            - name: PMU_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: RMT
    description: Remote Control
    groupName: RMT
    baseAddress: 1610637312
    addressBlock:
      - offset: 0
        size: 120
        usage: registers
    interrupt:
      - name: RMT
        value: 49
    registers:
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%sDATA
          description: The read and write  data register for CHANNEL%s by apb fifo access.
          addressOffset: 0
          size: 32
          fields:
            - name: DATA
              description: Read and write data for channel %s via APB FIFO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 4
          name: CH%s_TX_CONF0
          description: Channel %s configure register 0
          addressOffset: 16
          size: 32
          resetValue: 7406080
          fields:
            - name: TX_START
              description: Set this bit to start sending data on CHANNEL%s.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MEM_RD_RST
              description: Set this bit to reset read ram address for CHANNEL%s by accessing transmitter.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB_MEM_RST
              description: Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_CONTI_MODE
              description: Set this bit to restart transmission  from the first data to the last data in CHANNEL%s.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MEM_TX_WRAP_EN
              description: "This is the channel %s enable bit for wraparound mode: it will resume sending at the start when the data to be sent is more than its memory size."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_LV
              description: This bit configures the level of output signal in CHANNEL%s when the latter is in IDLE state.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_EN
              description: This is the output enable-control bit for CHANNEL%s in IDLE state.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_STOP
              description: Set this bit to stop the transmitter of CHANNEL%s sending data out.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DIV_CNT
              description: This register is used to configure the divider for clock of CHANNEL%s.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: MEM_SIZE
              description: This register is used to configure the maximum size of memory allocated to CHANNEL%s.
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: CARRIER_EFF_EN
              description: "1: Add carrier modulation on the output signal only at the send data state for CHANNEL%s. 0: Add carrier modulation on the output signal at all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CARRIER_EN
              description: "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV
              description: "This bit is used to configure the position of carrier wave for CHANNEL%s.\n\n1'h0: add carrier wave on low level.\n\n1'h1: add carrier wave on high level."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: AFIFO_RST
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: CONF_UPDATE
              description: synchronization bit for CHANNEL%s
              bitOffset: 24
              bitWidth: 1
              access: write-only
      - register:
          dim: 2
          dimIncrement: 8
          dimIndex: "2,3"
          name: CH%s_RX_CONF0
          description: Channel %s configure register 0
          addressOffset: 24
          size: 32
          resetValue: 822083330
          fields:
            - name: DIV_CNT
              description: This register is used to configure the divider for clock of CHANNEL%s.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: IDLE_THRES
              description: "When no edge is detected on the input signal and continuous clock cycles is longer than this register value, received process is finished."
              bitOffset: 8
              bitWidth: 15
              access: read-write
            - name: MEM_SIZE
              description: This register is used to configure the maximum size of memory allocated to CHANNEL%s.
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: CARRIER_EN
              description: "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV
              description: "This bit is used to configure the position of carrier wave for CHANNEL%s.\n\n1'h0: add carrier wave on low level.\n\n1'h1: add carrier wave on high level."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          dim: 2
          dimIncrement: 8
          dimIndex: "2,3"
          name: CH%s_RX_CONF1
          description: Channel %s configure register 1
          addressOffset: 28
          size: 32
          resetValue: 488
          fields:
            - name: RX_EN
              description: Set this bit to enable receiver to receive data on CHANNEL%s.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_WR_RST
              description: Set this bit to reset write ram address for CHANNEL%s by accessing receiver.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB_MEM_RST
              description: Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: MEM_OWNER
              description: "This register marks the ownership of CHANNEL%s's ram block.\n\n1'h1: Receiver is using the ram. \n\n1'h0: APB bus is using the ram."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_EN
              description: "This is the receive filter's enable bit for CHANNEL%s."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_THRES
              description: Ignores the input pulse when its width is smaller than this register value in APB clock periods (in receive mode).
              bitOffset: 5
              bitWidth: 8
              access: read-write
            - name: MEM_RX_WRAP_EN
              description: "This is the channel %s enable bit for wraparound mode: it will resume receiving at the start when the data to be received is more than its memory size."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: AFIFO_RST
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CONF_UPDATE
              description: synchronization bit for CHANNEL%s
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          dim: 2
          dimIncrement: 4
          name: CH%s_TX_STATUS
          description: Channel %s status register
          addressOffset: 40
          size: 32
          fields:
            - name: MEM_RADDR_EX
              description: This register records the memory address offset when transmitter of CHANNEL%s is using the RAM.
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: STATE
              description: This register records the FSM status of CHANNEL%s.
              bitOffset: 9
              bitWidth: 3
              access: read-only
            - name: APB_MEM_WADDR
              description: This register records the memory address offset when writes RAM over APB bus.
              bitOffset: 12
              bitWidth: 9
              access: read-only
            - name: APB_MEM_RD_ERR
              description: This status bit will be set if the offset address out of memory size when reading via APB bus.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: MEM_EMPTY
              description: This status bit will be set when the data to be set is more than memory size and the wraparound mode is disabled.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: APB_MEM_WR_ERR
              description: This status bit will be set if the offset address out of memory size when writes via APB bus.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: APB_MEM_RADDR
              description: This register records the memory address offset when reading RAM over APB bus.
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          dim: 2
          dimIncrement: 4
          name: CH%s_RX_STATUS
          description: Channel %s status register
          addressOffset: 48
          size: 32
          fields:
            - name: MEM_WADDR_EX
              description: This register records the memory address offset when receiver of CHANNEL%s is using the RAM.
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: APB_MEM_RADDR
              description: This register records the memory address offset when reads RAM over APB bus.
              bitOffset: 12
              bitWidth: 9
              access: read-only
            - name: STATE
              description: This register records the FSM status of CHANNEL%s.
              bitOffset: 22
              bitWidth: 3
              access: read-only
            - name: MEM_OWNER_ERR
              description: This status bit will be set when the ownership of memory block is wrong.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: MEM_FULL
              description: This status bit will be set if the receiver receives more data than the memory size.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: APB_MEM_RD_ERR
              description: This status bit will be set if the offset address out of memory size when reads via APB bus.
              bitOffset: 27
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 56
          size: 32
          fields:
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_END
              description: The interrupt raw bit for CHANNEL%s. Triggered when transmission done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_END
              description: The interrupt raw bit for CHANNEL2. Triggered when reception done.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_ERR
              description: The interrupt raw bit for CHANNEL4. Triggered when error occurs.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_ERR
              description: The interrupt raw bit for CHANNEL6. Triggered when error occurs.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_THR_EVENT
              description: The interrupt raw bit for CHANNEL%s. Triggered when transmitter sent more data than configured value.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_THR_EVENT
              description: The interrupt raw bit for CHANNEL2. Triggered when receiver receive more data than configured value.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_LOOP
              description: The interrupt raw bit for CHANNEL%s. Triggered when the loop count reaches the configured threshold value.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 60
          size: 32
          fields:
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_END
              description: The masked interrupt status bit for CH%s_TX_END_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_END
              description: The masked interrupt status bit for CH2_RX_END_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_ERR
              description: The masked interrupt status bit for CH4_ERR_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_ERR
              description: The masked interrupt status bit for CH6_ERR_INT.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_THR_EVENT
              description: The masked interrupt status bit for CH%s_TX_THR_EVENT_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_THR_EVENT
              description: The masked interrupt status bit for CH2_RX_THR_EVENT_INT.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_X_LOOP
              description: The masked interrupt status bit for CH%s_TX_LOOP_INT.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 64
          size: 32
          fields:
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_END
              description: The interrupt enable bit for CH%s_TX_END_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_END
              description: The interrupt enable bit for CH2_RX_END_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_ERR
              description: The interrupt enable bit for CH4_ERR_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_ERR
              description: The interrupt enable bit for CH6_ERR_INT.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_THR_EVENT
              description: The interrupt enable bit for CH%s_TX_THR_EVENT_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_THR_EVENT
              description: The interrupt enable bit for CH2_RX_THR_EVENT_INT.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_X_LOOP
              description: The interrupt enable bit for CH%s_TX_LOOP_INT.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 68
          size: 32
          fields:
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_END
              description: Set this bit to clear theCH%s_TX_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_END
              description: Set this bit to clear theCH2_RX_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_ERR
              description: Set this bit to clear theCH4_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_ERR
              description: Set this bit to clear theCH6_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_THR_EVENT
              description: Set this bit to clear theCH%s_TX_THR_EVENT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "2,3"
              name: CH%s_RX_THR_EVENT
              description: Set this bit to clear theCH2_RX_THR_EVENT_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - dim: 2
              dimIncrement: 1
              dimIndex: "0,1"
              name: CH%s_TX_LOOP
              description: Set this bit to clear theCH%s_TX_LOOP_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          dim: 2
          dimIncrement: 4
          name: CH%sCARRIER_DUTY
          description: Channel %s duty cycle configuration register
          addressOffset: 72
          size: 32
          resetValue: 4194368
          fields:
            - name: CARRIER_LOW
              description: "This register is used to configure carrier wave 's low level clock period for CHANNEL%s."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH
              description: "This register is used to configure carrier wave 's high level clock period for CHANNEL%s."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 2
          dimIncrement: 4
          name: CH%s_RX_CARRIER_RM
          description: Channel %s carrier remove register
          addressOffset: 80
          size: 32
          fields:
            - name: CARRIER_LOW_THRES
              description: The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s + 1) for channel %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH_THRES
              description: The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s + 1) for channel %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 2
          dimIncrement: 4
          name: CH%s_TX_LIM
          description: Channel %s Tx event configuration register
          addressOffset: 88
          size: 32
          resetValue: 128
          fields:
            - name: TX_LIM
              description: This register is used to configure the maximum entries that CHANNEL%s can send out.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_LOOP_NUM
              description: This register is used to configure the maximum loop count when tx_conti_mode is valid.
              bitOffset: 9
              bitWidth: 10
              access: read-write
            - name: TX_LOOP_CNT_EN
              description: This register is the enabled bit for loop count.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LOOP_COUNT_RESET
              description: This register is used to reset the loop count when tx_conti_mode is valid.
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: LOOP_STOP_EN
              description: This bit is used to enable the loop send stop function after the loop counter counts to  loop number for CHANNEL%s.
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          dim: 2
          dimIncrement: 4
          name: CH%s_RX_LIM
          description: Channel %s Rx event configuration register
          addressOffset: 96
          size: 32
          resetValue: 128
          fields:
            - name: RMT_RX_LIM
              description: This register is used to configure the maximum entries that CHANNEL%s can receive.
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SYS_CONF
          description: RMT apb configuration register
          addressOffset: 104
          size: 32
          resetValue: 83886096
          fields:
            - name: APB_FIFO_MASK
              description: "1'h1: access memory directly.   1'h0: access memory by FIFO."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: Set this bit to enable the clock for RMT memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PD
              description: Set this bit to power down RMT memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: "1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SCLK_DIV_NUM
              description: the integral part of the fractional divisor
              bitOffset: 4
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: the numerator of the fractional part of the fractional divisor
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: the denominator of the fractional part of the fractional divisor
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: "choose the clock source of rmt_sclk. 1:CLK_80Mhz,2:CLK_FOSC, 3:XTAL"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: SCLK_ACTIVE
              description: rmt_sclk switch
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TX_SIM
          description: RMT TX synchronous register
          addressOffset: 108
          size: 32
          fields:
            - name: CH0
              description: Set this bit to enable CHANNEL0 to start sending data synchronously with other enabled channels.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH1
              description: Set this bit to enable CHANNEL1 to start sending data synchronously with other enabled channels.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EN
              description: This register is used to enable multiple of channels to start sending data synchronously.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: REF_CNT_RST
          description: RMT clock divider reset register
          addressOffset: 112
          size: 32
          fields:
            - name: TX_REF_CNT_RST
              description: This register is used to reset the clock divider of CHANNEL0.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_REF_CNT_RST_CH1
              description: This register is used to reset the clock divider of CHANNEL1.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_REF_CNT_RST_CH2
              description: This register is used to reset the clock divider of CHANNEL2.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: RX_REF_CNT_RST_CH3
              description: This register is used to reset the clock divider of CHANNEL3.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: RMT version register
          addressOffset: 204
          size: 32
          resetValue: 34636307
          fields:
            - name: RMT_DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RNG
    description: Hardware Random Number Generator
    groupName: RNG
    baseAddress: 1611343872
    addressBlock:
      - offset: 0
        size: 4
        usage: registers
    registers:
      - register:
          name: DATA
          description: Random number data
          addressOffset: 8
          size: 32
          access: read-only
  - name: RSA
    description: RSA (Rivest Shamir Adleman) Accelerator
    groupName: RSA
    baseAddress: 1611177984
    addressBlock:
      - offset: 0
        size: 116
        usage: registers
    interrupt:
      - name: RSA
        value: 75
    registers:
      - register:
          dim: 96
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: The memory that stores M
          addressOffset: 0
          size: 32
          access: read-write
      - register:
          dim: 96
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: The memory that stores Z
          addressOffset: 512
          size: 32
          access: read-write
      - register:
          dim: 96
          dimIncrement: 4
          name: "Y_MEM[%s]"
          description: The memory that stores Y
          addressOffset: 1024
          size: 32
          access: read-write
      - register:
          dim: 96
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: The memory that stores X
          addressOffset: 1536
          size: 32
          access: read-write
      - register:
          name: M_PRIME
          description: RSA M_prime register
          addressOffset: 2048
          size: 32
          fields:
            - name: M_PRIME
              description: "Those bits stores m'"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: RSA mode register
          addressOffset: 2052
          size: 32
          fields:
            - name: MODE
              description: rsa mode (rsa length).
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: QUERY_CLEAN
          description: RSA query clean register
          addressOffset: 2056
          size: 32
          fields:
            - name: QUERY_CLEAN
              description: query clean
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: SET_START_MODEXP
          description: RSA modular exponentiation trigger register.
          addressOffset: 2060
          size: 32
          fields:
            - name: SET_START_MODEXP
              description: start modular exponentiation
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_START_MODMULT
          description: RSA modular multiplication trigger register.
          addressOffset: 2064
          size: 32
          fields:
            - name: SET_START_MODMULT
              description: start modular multiplication
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_START_MULT
          description: RSA normal multiplication trigger register.
          addressOffset: 2068
          size: 32
          fields:
            - name: SET_START_MULT
              description: start multiplicaiton
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_IDLE
          description: RSA query idle register
          addressOffset: 2072
          size: 32
          fields:
            - name: QUERY_IDLE
              description: "query rsa idle. 1'b0: busy, 1'b1: idle"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: RSA interrupt clear register
          addressOffset: 2076
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: set this bit to clear RSA interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CONSTANT_TIME
          description: RSA constant time option register
          addressOffset: 2080
          size: 32
          resetValue: 1
          fields:
            - name: CONSTANT_TIME
              description: "Configure this bit to 0 for acceleration. 0: with acceleration, 1: without acceleration(defalut)."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_ENABLE
          description: RSA search option
          addressOffset: 2084
          size: 32
          fields:
            - name: SEARCH_ENABLE
              description: "Configure this bit to 1 for acceleration. 1: with acceleration, 0: without acceleration(default). This option should be used together with RSA_SEARCH_POS."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_POS
          description: RSA search position configure register
          addressOffset: 2088
          size: 32
          fields:
            - name: SEARCH_POS
              description: Configure this field to set search position. This field should be used together with RSA_SEARCH_ENABLE. The field is only meaningful when RSA_SEARCH_ENABLE is high.
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: INT_ENA
          description: RSA interrupt enable register
          addressOffset: 2092
          size: 32
          fields:
            - name: INT_ENA
              description: "Set this bit to enable interrupt that occurs when rsa calculation is done. 1'b0: disable, 1'b1: enable(default)."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: RSA version control register
          addressOffset: 2096
          size: 32
          resetValue: 538969624
          fields:
            - name: DATE
              description: rsa version information
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: SHA
    description: SHA (Secure Hash Algorithm) Accelerator
    groupName: SHA
    baseAddress: 1611173888
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    interrupt:
      - name: SHA
        value: 74
    registers:
      - register:
          name: MODE
          description: Initial configuration register.
          addressOffset: 0
          size: 32
          fields:
            - name: MODE
              description: Sha mode.
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: T_STRING
          description: SHA 512/t configuration register 0.
          addressOffset: 4
          size: 32
          fields:
            - name: T_STRING
              description: Sha t_string (used if and only if mode == SHA_512/t).
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T_LENGTH
          description: SHA 512/t configuration register 1.
          addressOffset: 8
          size: 32
          fields:
            - name: T_LENGTH
              description: Sha t_length (used if and only if mode == SHA_512/t).
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA_BLOCK_NUM
          description: DMA configuration register 0.
          addressOffset: 12
          size: 32
          fields:
            - name: DMA_BLOCK_NUM
              description: Dma-sha block number.
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: START
          description: Typical SHA configuration register 0.
          addressOffset: 16
          size: 32
          fields:
            - name: START
              description: Reserved.
              bitOffset: 1
              bitWidth: 31
              access: write-only
      - register:
          name: CONTINUE
          description: Typical SHA configuration register 1.
          addressOffset: 20
          size: 32
          fields:
            - name: CONTINUE
              description: Reserved.
              bitOffset: 1
              bitWidth: 31
              access: write-only
      - register:
          name: BUSY
          description: Busy register.
          addressOffset: 24
          size: 32
          fields:
            - name: STATE
              description: "Sha busy state. 1'b0: idle. 1'b1: busy."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_START
          description: DMA configuration register 1.
          addressOffset: 28
          size: 32
          fields:
            - name: DMA_START
              description: Start dma-sha.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONTINUE
          description: DMA configuration register 2.
          addressOffset: 32
          size: 32
          fields:
            - name: DMA_CONTINUE
              description: Continue dma-sha.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CLEAR_IRQ
          description: Interrupt clear register.
          addressOffset: 36
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: Clear sha interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: IRQ_ENA
          description: Interrupt enable register.
          addressOffset: 40
          size: 32
          fields:
            - name: INTERRUPT_ENA
              description: "Sha interrupt enable register. 1'b0: disable(default). 1'b1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Date register.
          addressOffset: 44
          size: 32
          resetValue: 538972713
          fields:
            - name: DATE
              description: Sha date information/ sha version information.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: "H_MEM[%s]"
          description: Sha H memory which contains intermediate hash or finial hash.
          addressOffset: 64
          size: 32
      - register:
          dim: 16
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: Sha M memory which contains message.
          addressOffset: 128
          size: 32
  - name: SLCHOST
    description: SLCHOST Peripheral
    groupName: SLCHOST
    baseAddress: 1610706944
    addressBlock:
      - offset: 0
        size: 260
        usage: registers
    interrupt:
      - name: SLC0
        value: 64
      - name: SLC1
        value: 65
    registers:
      - register:
          name: FUNC2_0
          description: "*******Description***********"
          addressOffset: 16
          size: 32
          fields:
            - name: SLC_FUNC2_INT
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: FUNC2_1
          description: "*******Description***********"
          addressOffset: 20
          size: 32
          fields:
            - name: SLC_FUNC2_INT_EN
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: FUNC2_2
          description: "*******Description***********"
          addressOffset: 32
          size: 32
          resetValue: 1
          fields:
            - name: SLC_FUNC1_MDSTAT
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO_STATUS0
          description: "*******Description***********"
          addressOffset: 52
          size: 32
          fields:
            - name: GPIO_SDIO_INT0
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: GPIO_STATUS1
          description: "*******Description***********"
          addressOffset: 56
          size: 32
          fields:
            - name: GPIO_SDIO_INT1
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: GPIO_IN0
          description: "*******Description***********"
          addressOffset: 60
          size: 32
          fields:
            - name: GPIO_SDIO_IN0
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: GPIO_IN1
          description: "*******Description***********"
          addressOffset: 64
          size: 32
          fields:
            - name: GPIO_SDIO_IN1
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SLC0HOST_TOKEN_RDATA
          description: "*******Description***********"
          addressOffset: 68
          size: 32
          fields:
            - name: SLC0_TOKEN0
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: SLC0_RX_PF_VALID
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HOSTSLCHOST_SLC0_TOKEN1
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 12
              access: read-only
            - name: SLC0_RX_PF_EOF
              description: "*******Description***********"
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: SLC0_HOST_PF
          description: "*******Description***********"
          addressOffset: 72
          size: 32
          fields:
            - name: SLC0_PF_DATA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SLC1_HOST_PF
          description: "*******Description***********"
          addressOffset: 76
          size: 32
          fields:
            - name: SLC1_PF_DATA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SLC0HOST_INT_RAW
          description: "*******Description***********"
          addressOffset: 80
          size: 32
          fields:
            - name: SLC0_TOHOST_BIT0_INT_RAW
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT1_INT_RAW
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT2_INT_RAW
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT3_INT_RAW
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT4_INT_RAW
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT5_INT_RAW
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT6_INT_RAW
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT7_INT_RAW
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN0_1TO0_INT_RAW
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN1_1TO0_INT_RAW
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN0_0TO1_INT_RAW
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN1_0TO1_INT_RAW
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_RX_SOF_INT_RAW
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_RX_EOF_INT_RAW
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_RX_START_INT_RAW
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_TX_START_INT_RAW
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_UDF_INT_RAW
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_OVF_INT_RAW
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_PF_VALID_INT_RAW
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT0_INT_RAW
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT1_INT_RAW
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT2_INT_RAW
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT3_INT_RAW
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_NEW_PACKET_INT_RAW
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC0_HOST_RD_RETRY_INT_RAW
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: GPIO_SDIO_INT_RAW
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLC1HOST_INT_RAW
          description: "*******Description***********"
          addressOffset: 84
          size: 32
          fields:
            - name: SLC1_TOHOST_BIT0_INT_RAW
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT1_INT_RAW
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT2_INT_RAW
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT3_INT_RAW
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT4_INT_RAW
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT5_INT_RAW
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT6_INT_RAW
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT7_INT_RAW
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN0_1TO0_INT_RAW
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN1_1TO0_INT_RAW
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN0_0TO1_INT_RAW
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN1_0TO1_INT_RAW
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_RX_SOF_INT_RAW
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_RX_EOF_INT_RAW
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_RX_START_INT_RAW
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_TX_START_INT_RAW
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_UDF_INT_RAW
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_OVF_INT_RAW
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_PF_VALID_INT_RAW
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT0_INT_RAW
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT1_INT_RAW
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT2_INT_RAW
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT3_INT_RAW
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC1_WIFI_RX_NEW_PACKET_INT_RAW
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC1_HOST_RD_RETRY_INT_RAW
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SLC1_BT_RX_NEW_PACKET_INT_RAW
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLC0HOST_INT_ST
          description: "*******Description***********"
          addressOffset: 88
          size: 32
          fields:
            - name: SLC0_TOHOST_BIT0_INT_ST
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_BIT1_INT_ST
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_BIT2_INT_ST
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_BIT3_INT_ST
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_BIT4_INT_ST
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_BIT5_INT_ST
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_BIT6_INT_ST
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SLC0_TOHOST_BIT7_INT_ST
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN0_1TO0_INT_ST
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN1_1TO0_INT_ST
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN0_0TO1_INT_ST
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLC0_TOKEN1_0TO1_INT_ST
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SLC0HOST_RX_SOF_INT_ST
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SLC0HOST_RX_EOF_INT_ST
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SLC0HOST_RX_START_INT_ST
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLC0HOST_TX_START_INT_ST
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_UDF_INT_ST
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC0_TX_OVF_INT_ST
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_PF_VALID_INT_ST
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SLC0_EXT_BIT0_INT_ST
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLC0_EXT_BIT1_INT_ST
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SLC0_EXT_BIT2_INT_ST
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SLC0_EXT_BIT3_INT_ST
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SLC0_RX_NEW_PACKET_INT_ST
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SLC0_HOST_RD_RETRY_INT_ST
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: GPIO_SDIO_INT_ST
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: SLC1HOST_INT_ST
          description: "*******Description***********"
          addressOffset: 92
          size: 32
          fields:
            - name: SLC1_TOHOST_BIT0_INT_ST
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_BIT1_INT_ST
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_BIT2_INT_ST
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_BIT3_INT_ST
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_BIT4_INT_ST
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_BIT5_INT_ST
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_BIT6_INT_ST
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SLC1_TOHOST_BIT7_INT_ST
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN0_1TO0_INT_ST
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN1_1TO0_INT_ST
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN0_0TO1_INT_ST
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLC1_TOKEN1_0TO1_INT_ST
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SLC1HOST_RX_SOF_INT_ST
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SLC1HOST_RX_EOF_INT_ST
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SLC1HOST_RX_START_INT_ST
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLC1HOST_TX_START_INT_ST
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_UDF_INT_ST
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SLC1_TX_OVF_INT_ST
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLC1_RX_PF_VALID_INT_ST
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SLC1_EXT_BIT0_INT_ST
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLC1_EXT_BIT1_INT_ST
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SLC1_EXT_BIT2_INT_ST
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SLC1_EXT_BIT3_INT_ST
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SLC1_WIFI_RX_NEW_PACKET_INT_ST
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SLC1_HOST_RD_RETRY_INT_ST
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SLC1_BT_RX_NEW_PACKET_INT_ST
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: PKT_LEN
          description: "*******Description***********"
          addressOffset: 96
          size: 32
          fields:
            - name: HOSTSLCHOST_SLC0_LEN
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 20
              access: read-only
            - name: HOSTSLCHOST_SLC0_LEN_CHECK
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 12
              access: read-only
      - register:
          name: STATE_W0
          description: "*******Description***********"
          addressOffset: 100
          size: 32
          fields:
            - name: SLCHOST_STATE0
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: SLCHOST_STATE1
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: SLCHOST_STATE2
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: SLCHOST_STATE3
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: STATE_W1
          description: "*******Description***********"
          addressOffset: 104
          size: 32
          fields:
            - name: SLCHOST_STATE4
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: SLCHOST_STATE5
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: SLCHOST_STATE6
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: SLCHOST_STATE7
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: CONF_W0
          description: "*******Description***********"
          addressOffset: 108
          size: 32
          fields:
            - name: SLCHOST_CONF0
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF1
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF2
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF3
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W1
          description: "*******Description***********"
          addressOffset: 112
          size: 32
          fields:
            - name: SLCHOST_CONF4
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF5
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF6
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF7
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W2
          description: "*******Description***********"
          addressOffset: 116
          size: 32
          fields:
            - name: SLCHOST_CONF8
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF9
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF10
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF11
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W3
          description: "*******Description***********"
          addressOffset: 120
          size: 32
          resetValue: 192
          fields:
            - name: SLCHOST_CONF12
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF13
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF14
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF15
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W4
          description: "*******Description***********"
          addressOffset: 124
          size: 32
          resetValue: 511
          fields:
            - name: SLCHOST_CONF16
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF17
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF18
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF19
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W5
          description: "*******Description***********"
          addressOffset: 128
          size: 32
          fields:
            - name: SLCHOST_CONF20
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF21
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF22
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF23
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: WIN_CMD
          description: "*******Description***********"
          addressOffset: 132
          size: 32
          fields:
            - name: SLCHOST_WIN_CMD
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CONF_W6
          description: "*******Description***********"
          addressOffset: 136
          size: 32
          fields:
            - name: SLCHOST_CONF24
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF25
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF26
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF27
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W7
          description: "*******Description***********"
          addressOffset: 140
          size: 32
          fields:
            - name: SLCHOST_CONF28
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF29
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF30
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF31
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: PKT_LEN0
          description: "*******Description***********"
          addressOffset: 144
          size: 32
          fields:
            - name: HOSTSLCHOST_SLC0_LEN0
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 20
              access: read-only
            - name: HOSTSLCHOST_SLC0_LEN0_CHECK
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 12
              access: read-only
      - register:
          name: PKT_LEN1
          description: "*******Description***********"
          addressOffset: 148
          size: 32
          fields:
            - name: HOSTSLCHOST_SLC0_LEN1
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 20
              access: read-only
            - name: HOSTSLCHOST_SLC0_LEN1_CHECK
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 12
              access: read-only
      - register:
          name: PKT_LEN2
          description: "*******Description***********"
          addressOffset: 152
          size: 32
          fields:
            - name: HOSTSLCHOST_SLC0_LEN2
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 20
              access: read-only
            - name: HOSTSLCHOST_SLC0_LEN2_CHECK
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 12
              access: read-only
      - register:
          name: CONF_W8
          description: "*******Description***********"
          addressOffset: 156
          size: 32
          fields:
            - name: SLCHOST_CONF32
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF33
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF34
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF35
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W9
          description: "*******Description***********"
          addressOffset: 160
          size: 32
          fields:
            - name: SLCHOST_CONF36
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF37
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF38
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF39
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W10
          description: "*******Description***********"
          addressOffset: 164
          size: 32
          fields:
            - name: SLCHOST_CONF40
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF41
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF42
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF43
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W11
          description: "*******Description***********"
          addressOffset: 168
          size: 32
          fields:
            - name: SLCHOST_CONF44
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF45
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF46
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF47
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W12
          description: "*******Description***********"
          addressOffset: 172
          size: 32
          fields:
            - name: SLCHOST_CONF48
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF49
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF50
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF51
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W13
          description: "*******Description***********"
          addressOffset: 176
          size: 32
          fields:
            - name: SLCHOST_CONF52
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF53
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF54
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF55
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W14
          description: "*******Description***********"
          addressOffset: 180
          size: 32
          fields:
            - name: SLCHOST_CONF56
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF57
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF58
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF59
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CONF_W15
          description: "*******Description***********"
          addressOffset: 184
          size: 32
          fields:
            - name: SLCHOST_CONF60
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF61
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF62
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SLCHOST_CONF63
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CHECK_SUM0
          description: "*******Description***********"
          addressOffset: 188
          size: 32
          fields:
            - name: SLCHOST_CHECK_SUM0
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CHECK_SUM1
          description: "*******Description***********"
          addressOffset: 192
          size: 32
          resetValue: 319
          fields:
            - name: SLCHOST_CHECK_SUM1
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SLC1HOST_TOKEN_RDATA
          description: "*******Description***********"
          addressOffset: 196
          size: 32
          fields:
            - name: SLC1_TOKEN0
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 12
              access: read-only
            - name: SLC1_RX_PF_VALID
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HOSTSLCHOST_SLC1_TOKEN1
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 12
              access: read-only
            - name: SLC1_RX_PF_EOF
              description: "*******Description***********"
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: SLC0HOST_TOKEN_WDATA
          description: "*******Description***********"
          addressOffset: 200
          size: 32
          fields:
            - name: SLC0HOST_TOKEN0_WD
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: SLC0HOST_TOKEN1_WD
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: SLC1HOST_TOKEN_WDATA
          description: "*******Description***********"
          addressOffset: 204
          size: 32
          fields:
            - name: SLC1HOST_TOKEN0_WD
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: SLC1HOST_TOKEN1_WD
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: TOKEN_CON
          description: "*******Description***********"
          addressOffset: 208
          size: 32
          fields:
            - name: SLC0HOST_TOKEN0_DEC
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLC0HOST_TOKEN1_DEC
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLC0HOST_TOKEN0_WR
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLC0HOST_TOKEN1_WR
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLC1HOST_TOKEN0_DEC
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLC1HOST_TOKEN1_DEC
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLC1HOST_TOKEN0_WR
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLC1HOST_TOKEN1_WR
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLC0HOST_LEN_WR
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: SLC0HOST_INT_CLR
          description: "*******Description***********"
          addressOffset: 212
          size: 32
          fields:
            - name: SLC0_TOHOST_BIT0_INT_CLR
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLC0_TOHOST_BIT1_INT_CLR
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLC0_TOHOST_BIT2_INT_CLR
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLC0_TOHOST_BIT3_INT_CLR
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLC0_TOHOST_BIT4_INT_CLR
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLC0_TOHOST_BIT5_INT_CLR
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLC0_TOHOST_BIT6_INT_CLR
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLC0_TOHOST_BIT7_INT_CLR
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN0_1TO0_INT_CLR
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN1_1TO0_INT_CLR
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN0_0TO1_INT_CLR
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLC0_TOKEN1_0TO1_INT_CLR
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLC0HOST_RX_SOF_INT_CLR
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SLC0HOST_RX_EOF_INT_CLR
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SLC0HOST_RX_START_INT_CLR
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLC0HOST_TX_START_INT_CLR
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_UDF_INT_CLR
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: SLC0_TX_OVF_INT_CLR
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_PF_VALID_INT_CLR
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: SLC0_EXT_BIT0_INT_CLR
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SLC0_EXT_BIT1_INT_CLR
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: SLC0_EXT_BIT2_INT_CLR
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: SLC0_EXT_BIT3_INT_CLR
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: SLC0_RX_NEW_PACKET_INT_CLR
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: SLC0_HOST_RD_RETRY_INT_CLR
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: GPIO_SDIO_INT_CLR
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: write-only
      - register:
          name: SLC1HOST_INT_CLR
          description: "*******Description***********"
          addressOffset: 216
          size: 32
          fields:
            - name: SLC1_TOHOST_BIT0_INT_CLR
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SLC1_TOHOST_BIT1_INT_CLR
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLC1_TOHOST_BIT2_INT_CLR
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLC1_TOHOST_BIT3_INT_CLR
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLC1_TOHOST_BIT4_INT_CLR
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLC1_TOHOST_BIT5_INT_CLR
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLC1_TOHOST_BIT6_INT_CLR
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLC1_TOHOST_BIT7_INT_CLR
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN0_1TO0_INT_CLR
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN1_1TO0_INT_CLR
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN0_0TO1_INT_CLR
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLC1_TOKEN1_0TO1_INT_CLR
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLC1HOST_RX_SOF_INT_CLR
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SLC1HOST_RX_EOF_INT_CLR
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SLC1HOST_RX_START_INT_CLR
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLC1HOST_TX_START_INT_CLR
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLC1_RX_UDF_INT_CLR
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: SLC1_TX_OVF_INT_CLR
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SLC1_RX_PF_VALID_INT_CLR
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: SLC1_EXT_BIT0_INT_CLR
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SLC1_EXT_BIT1_INT_CLR
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: SLC1_EXT_BIT2_INT_CLR
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: SLC1_EXT_BIT3_INT_CLR
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: SLC1_WIFI_RX_NEW_PACKET_INT_CLR
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: SLC1_HOST_RD_RETRY_INT_CLR
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: SLC1_BT_RX_NEW_PACKET_INT_CLR
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: write-only
      - register:
          name: SLC0HOST_FUNC1_INT_ENA
          description: "*******Description***********"
          addressOffset: 220
          size: 32
          fields:
            - name: FN1_SLC0_TOHOST_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOHOST_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOHOST_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOHOST_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOHOST_BIT4_INT_ENA
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOHOST_BIT5_INT_ENA
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOHOST_BIT6_INT_ENA
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOHOST_BIT7_INT_ENA
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOKEN0_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOKEN1_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOKEN0_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TOKEN1_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0HOST_RX_SOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0HOST_RX_EOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0HOST_RX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0HOST_TX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_RX_UDF_INT_ENA
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_TX_OVF_INT_ENA
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_RX_PF_VALID_INT_ENA
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_EXT_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_EXT_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_EXT_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_EXT_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_RX_NEW_PACKET_INT_ENA
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FN1_SLC0_HOST_RD_RETRY_INT_ENA
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FN1_GPIO_SDIO_INT_ENA
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLC1HOST_FUNC1_INT_ENA
          description: "*******Description***********"
          addressOffset: 224
          size: 32
          fields:
            - name: FN1_SLC1_TOHOST_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOHOST_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOHOST_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOHOST_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOHOST_BIT4_INT_ENA
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOHOST_BIT5_INT_ENA
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOHOST_BIT6_INT_ENA
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOHOST_BIT7_INT_ENA
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOKEN0_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOKEN1_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOKEN0_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TOKEN1_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1HOST_RX_SOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1HOST_RX_EOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1HOST_RX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1HOST_TX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_RX_UDF_INT_ENA
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_TX_OVF_INT_ENA
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_RX_PF_VALID_INT_ENA
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_EXT_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_EXT_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_EXT_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_EXT_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_HOST_RD_RETRY_INT_ENA
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLC0HOST_FUNC2_INT_ENA
          description: "*******Description***********"
          addressOffset: 228
          size: 32
          fields:
            - name: FN2_SLC0_TOHOST_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOHOST_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOHOST_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOHOST_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOHOST_BIT4_INT_ENA
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOHOST_BIT5_INT_ENA
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOHOST_BIT6_INT_ENA
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOHOST_BIT7_INT_ENA
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOKEN0_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOKEN1_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOKEN0_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TOKEN1_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0HOST_RX_SOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0HOST_RX_EOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0HOST_RX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0HOST_TX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_RX_UDF_INT_ENA
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_TX_OVF_INT_ENA
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_RX_PF_VALID_INT_ENA
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_EXT_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_EXT_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_EXT_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_EXT_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_RX_NEW_PACKET_INT_ENA
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FN2_SLC0_HOST_RD_RETRY_INT_ENA
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FN2_GPIO_SDIO_INT_ENA
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLC1HOST_FUNC2_INT_ENA
          description: "*******Description***********"
          addressOffset: 232
          size: 32
          fields:
            - name: FN2_SLC1_TOHOST_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOHOST_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOHOST_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOHOST_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOHOST_BIT4_INT_ENA
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOHOST_BIT5_INT_ENA
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOHOST_BIT6_INT_ENA
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOHOST_BIT7_INT_ENA
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOKEN0_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOKEN1_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOKEN0_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TOKEN1_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1HOST_RX_SOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1HOST_RX_EOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1HOST_RX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1HOST_TX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_RX_UDF_INT_ENA
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_TX_OVF_INT_ENA
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_RX_PF_VALID_INT_ENA
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_EXT_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_EXT_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_EXT_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_EXT_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_HOST_RD_RETRY_INT_ENA
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLC0HOST_INT_ENA
          description: "*******Description***********"
          addressOffset: 236
          size: 32
          fields:
            - name: SLC0_TOHOST_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT4_INT_ENA
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT5_INT_ENA
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT6_INT_ENA
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT7_INT_ENA
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN0_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN1_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN0_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN1_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_RX_SOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_RX_EOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_RX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_TX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_UDF_INT_ENA
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_OVF_INT_ENA
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_PF_VALID_INT_ENA
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_NEW_PACKET_INT_ENA
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC0_HOST_RD_RETRY_INT_ENA
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: GPIO_SDIO_INT_ENA
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLC1HOST_INT_ENA
          description: "*******Description***********"
          addressOffset: 240
          size: 32
          fields:
            - name: SLC1_TOHOST_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT4_INT_ENA
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT5_INT_ENA
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT6_INT_ENA
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT7_INT_ENA
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN0_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN1_1TO0_INT_ENA
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN0_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN1_0TO1_INT_ENA
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_RX_SOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_RX_EOF_INT_ENA
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_RX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_TX_START_INT_ENA
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_UDF_INT_ENA
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_OVF_INT_ENA
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_PF_VALID_INT_ENA
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT0_INT_ENA
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT1_INT_ENA
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT2_INT_ENA
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT3_INT_ENA
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC1_WIFI_RX_NEW_PACKET_INT_ENA
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC1_HOST_RD_RETRY_INT_ENA
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SLC1_BT_RX_NEW_PACKET_INT_ENA
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLC0HOST_RX_INFOR
          description: "*******Description***********"
          addressOffset: 244
          size: 32
          fields:
            - name: SLC0HOST_RX_INFOR
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SLC1HOST_RX_INFOR
          description: "*******Description***********"
          addressOffset: 248
          size: 32
          fields:
            - name: SLC1HOST_RX_INFOR
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: SLC0HOST_LEN_WD
          description: "*******Description***********"
          addressOffset: 252
          size: 32
          fields:
            - name: SLC0HOST_LEN_WD
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLC_APBWIN_WDATA
          description: "*******Description***********"
          addressOffset: 256
          size: 32
          fields:
            - name: SLC_APBWIN_WDATA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLC_APBWIN_CONF
          description: "*******Description***********"
          addressOffset: 260
          size: 32
          fields:
            - name: SLC_APBWIN_ADDR
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: SLC_APBWIN_WR
              description: "*******Description***********"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLC_APBWIN_START
              description: "*******Description***********"
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SLC_APBWIN_RDATA
          description: "*******Description***********"
          addressOffset: 264
          size: 32
          fields:
            - name: SLC_APBWIN_RDATA
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RDCLR0
          description: "*******Description***********"
          addressOffset: 268
          size: 32
          resetValue: 245828
          fields:
            - name: SLCHOST_SLC0_BIT7_CLRADDR
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SLCHOST_SLC0_BIT6_CLRADDR
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 9
              access: read-write
      - register:
          name: RDCLR1
          description: "*******Description***********"
          addressOffset: 272
          size: 32
          resetValue: 246240
          fields:
            - name: SLCHOST_SLC1_BIT7_CLRADDR
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SLCHOST_SLC1_BIT6_CLRADDR
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 9
              access: read-write
      - register:
          name: SLC0HOST_INT_ENA1
          description: "*******Description***********"
          addressOffset: 276
          size: 32
          fields:
            - name: SLC0_TOHOST_BIT0_INT_ENA1
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT1_INT_ENA1
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT2_INT_ENA1
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT3_INT_ENA1
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT4_INT_ENA1
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT5_INT_ENA1
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT6_INT_ENA1
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLC0_TOHOST_BIT7_INT_ENA1
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN0_1TO0_INT_ENA1
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN1_1TO0_INT_ENA1
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN0_0TO1_INT_ENA1
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC0_TOKEN1_0TO1_INT_ENA1
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_RX_SOF_INT_ENA1
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_RX_EOF_INT_ENA1
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_RX_START_INT_ENA1
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC0HOST_TX_START_INT_ENA1
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_UDF_INT_ENA1
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC0_TX_OVF_INT_ENA1
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_PF_VALID_INT_ENA1
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT0_INT_ENA1
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT1_INT_ENA1
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT2_INT_ENA1
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC0_EXT_BIT3_INT_ENA1
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC0_RX_NEW_PACKET_INT_ENA1
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC0_HOST_RD_RETRY_INT_ENA1
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: GPIO_SDIO_INT_ENA1
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLC1HOST_INT_ENA1
          description: "*******Description***********"
          addressOffset: 280
          size: 32
          fields:
            - name: SLC1_TOHOST_BIT0_INT_ENA1
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT1_INT_ENA1
              description: "*******Description***********"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT2_INT_ENA1
              description: "*******Description***********"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT3_INT_ENA1
              description: "*******Description***********"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT4_INT_ENA1
              description: "*******Description***********"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT5_INT_ENA1
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT6_INT_ENA1
              description: "*******Description***********"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLC1_TOHOST_BIT7_INT_ENA1
              description: "*******Description***********"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN0_1TO0_INT_ENA1
              description: "*******Description***********"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN1_1TO0_INT_ENA1
              description: "*******Description***********"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN0_0TO1_INT_ENA1
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLC1_TOKEN1_0TO1_INT_ENA1
              description: "*******Description***********"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_RX_SOF_INT_ENA1
              description: "*******Description***********"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_RX_EOF_INT_ENA1
              description: "*******Description***********"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_RX_START_INT_ENA1
              description: "*******Description***********"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLC1HOST_TX_START_INT_ENA1
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_UDF_INT_ENA1
              description: "*******Description***********"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SLC1_TX_OVF_INT_ENA1
              description: "*******Description***********"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLC1_RX_PF_VALID_INT_ENA1
              description: "*******Description***********"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT0_INT_ENA1
              description: "*******Description***********"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT1_INT_ENA1
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT2_INT_ENA1
              description: "*******Description***********"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SLC1_EXT_BIT3_INT_ENA1
              description: "*******Description***********"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SLC1_WIFI_RX_NEW_PACKET_INT_ENA1
              description: "*******Description***********"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SLC1_HOST_RD_RETRY_INT_ENA1
              description: "*******Description***********"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SLC1_BT_RX_NEW_PACKET_INT_ENA1
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: SLCHOSTDATE
          description: "*******Description***********"
          addressOffset: 376
          size: 32
          resetValue: 554043136
          fields:
            - name: SLCHOST_DATE
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLCHOSTID
          description: "*******Description***********"
          addressOffset: 380
          size: 32
          resetValue: 1536
          fields:
            - name: SLCHOST_ID
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONF
          description: "*******Description***********"
          addressOffset: 496
          size: 32
          fields:
            - name: FRC_SDIO11
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: FRC_SDIO20
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: FRC_NEG_SAMP
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 5
              access: read-write
            - name: FRC_POS_SAMP
              description: "*******Description***********"
              bitOffset: 15
              bitWidth: 5
              access: read-write
            - name: FRC_QUICK_IN
              description: "*******Description***********"
              bitOffset: 20
              bitWidth: 5
              access: read-write
            - name: SDIO20_INT_DELAY
              description: "*******Description***********"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SDIO_PAD_PULLUP
              description: "*******Description***********"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HSPEED_CON_EN
              description: "*******Description***********"
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: INF_ST
          description: "*******Description***********"
          addressOffset: 500
          size: 32
          fields:
            - name: SDIO20_MODE
              description: "*******Description***********"
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: SDIO_NEG_SAMP
              description: "*******Description***********"
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: SDIO_QUICK_IN
              description: "*******Description***********"
              bitOffset: 10
              bitWidth: 5
              access: read-only
            - name: DLL_ON_SW
              description: dll is controlled by software
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DLL_ON
              description: Software dll on
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CLK_MODE_SW
              description: dll clock mode is controlled by software
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CLK_MODE
              description: Software set clock mode
              bitOffset: 18
              bitWidth: 2
              access: read-write
  - name: SOC_ETM
    description: Event Task Matrix
    groupName: SOC_ETM
    baseAddress: 1610690560
    addressBlock:
      - offset: 0
        size: 432
        usage: registers
    registers:
      - register:
          name: CH_ENA_AD0
          description: channel enable register
          addressOffset: 0
          size: 32
          fields:
            - name: CH_ENA0
              description: ch0 enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH_ENA1
              description: ch1 enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH_ENA2
              description: ch2 enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH_ENA3
              description: ch3 enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CH_ENA4
              description: ch4 enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CH_ENA5
              description: ch5 enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CH_ENA6
              description: ch6 enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CH_ENA7
              description: ch7 enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CH_ENA8
              description: ch8 enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CH_ENA9
              description: ch9 enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CH_ENA10
              description: ch10 enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CH_ENA11
              description: ch11 enable
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CH_ENA12
              description: ch12 enable
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CH_ENA13
              description: ch13 enable
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CH_ENA14
              description: ch14 enable
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CH_ENA15
              description: ch15 enable
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH_ENA16
              description: ch16 enable
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CH_ENA17
              description: ch17 enable
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CH_ENA18
              description: ch18 enable
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CH_ENA19
              description: ch19 enable
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CH_ENA20
              description: ch20 enable
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CH_ENA21
              description: ch21 enable
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CH_ENA22
              description: ch22 enable
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CH_ENA23
              description: ch23 enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CH_ENA24
              description: ch24 enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CH_ENA25
              description: ch25 enable
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CH_ENA26
              description: ch26 enable
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CH_ENA27
              description: ch27 enable
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CH_ENA28
              description: ch28 enable
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CH_ENA29
              description: ch29 enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CH_ENA30
              description: ch30 enable
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CH_ENA31
              description: ch31 enable
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CH_ENA_AD0_SET
          description: channel enable set register
          addressOffset: 4
          size: 32
          fields:
            - name: CH_SET0
              description: ch0 set
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH_SET1
              description: ch1 set
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH_SET2
              description: ch2 set
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH_SET3
              description: ch3 set
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CH_SET4
              description: ch4 set
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CH_SET5
              description: ch5 set
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_SET6
              description: ch6 set
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CH_SET7
              description: ch7 set
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CH_SET8
              description: ch8 set
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH_SET9
              description: ch9 set
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH_SET10
              description: ch10 set
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH_SET11
              description: ch11 set
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH_SET12
              description: ch12 set
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CH_SET13
              description: ch13 set
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CH_SET14
              description: ch14 set
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CH_SET15
              description: ch15 set
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CH_SET16
              description: ch16 set
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CH_SET17
              description: ch17 set
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: CH_SET18
              description: ch18 set
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: CH_SET19
              description: ch19 set
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: CH_SET20
              description: ch20 set
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: CH_SET21
              description: ch21 set
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: CH_SET22
              description: ch22 set
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: CH_SET23
              description: ch23 set
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: CH_SET24
              description: ch24 set
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: CH_SET25
              description: ch25 set
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: CH_SET26
              description: ch26 set
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CH_SET27
              description: ch27 set
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: CH_SET28
              description: ch28 set
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: CH_SET29
              description: ch29 set
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: CH_SET30
              description: ch30 set
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: CH_SET31
              description: ch31 set
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CH_ENA_AD0_CLR
          description: channel enable clear register
          addressOffset: 8
          size: 32
          fields:
            - name: CH_CLR0
              description: ch0 clear
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH_CLR1
              description: ch1 clear
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH_CLR2
              description: ch2 clear
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH_CLR3
              description: ch3 clear
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CH_CLR4
              description: ch4 clear
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CH_CLR5
              description: ch5 clear
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_CLR6
              description: ch6 clear
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CH_CLR7
              description: ch7 clear
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CH_CLR8
              description: ch8 clear
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH_CLR9
              description: ch9 clear
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH_CLR10
              description: ch10 clear
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH_CLR11
              description: ch11 clear
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH_CLR12
              description: ch12 clear
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CH_CLR13
              description: ch13 clear
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CH_CLR14
              description: ch14 clear
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CH_CLR15
              description: ch15 clear
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CH_CLR16
              description: ch16 clear
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CH_CLR17
              description: ch17 clear
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: CH_CLR18
              description: ch18 clear
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: CH_CLR19
              description: ch19 clear
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: CH_CLR20
              description: ch20 clear
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: CH_CLR21
              description: ch21 clear
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: CH_CLR22
              description: ch22 clear
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: CH_CLR23
              description: ch23 clear
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: CH_CLR24
              description: ch24 clear
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: CH_CLR25
              description: ch25 clear
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: CH_CLR26
              description: ch26 clear
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CH_CLR27
              description: ch27 clear
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: CH_CLR28
              description: ch28 clear
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: CH_CLR29
              description: ch29 clear
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: CH_CLR30
              description: ch30 clear
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: CH_CLR31
              description: ch31 clear
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CH_ENA_AD1
          description: channel enable register
          addressOffset: 12
          size: 32
          fields:
            - name: CH_ENA32
              description: ch32 enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH_ENA33
              description: ch33 enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH_ENA34
              description: ch34 enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH_ENA35
              description: ch35 enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CH_ENA36
              description: ch36 enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CH_ENA37
              description: ch37 enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CH_ENA38
              description: ch38 enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CH_ENA39
              description: ch39 enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CH_ENA40
              description: ch40 enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CH_ENA41
              description: ch41 enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CH_ENA42
              description: ch42 enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CH_ENA43
              description: ch43 enable
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CH_ENA44
              description: ch44 enable
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CH_ENA45
              description: ch45 enable
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CH_ENA46
              description: ch46 enable
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CH_ENA47
              description: ch47 enable
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH_ENA48
              description: ch48 enable
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CH_ENA49
              description: ch49 enable
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: CH_ENA_AD1_SET
          description: channel enable set register
          addressOffset: 16
          size: 32
          fields:
            - name: CH_SET32
              description: ch32 set
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH_SET33
              description: ch33 set
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH_SET34
              description: ch34 set
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH_SET35
              description: ch35 set
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CH_SET36
              description: ch36 set
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CH_SET37
              description: ch37 set
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_SET38
              description: ch38 set
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CH_SET39
              description: ch39 set
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CH_SET40
              description: ch40 set
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH_SET41
              description: ch41 set
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH_SET42
              description: ch42 set
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH_SET43
              description: ch43 set
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH_SET44
              description: ch44 set
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CH_SET45
              description: ch45 set
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CH_SET46
              description: ch46 set
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CH_SET47
              description: ch47 set
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CH_SET48
              description: ch48 set
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CH_SET49
              description: ch49 set
              bitOffset: 17
              bitWidth: 1
              access: write-only
      - register:
          name: CH_ENA_AD1_CLR
          description: channel enable clear register
          addressOffset: 20
          size: 32
          fields:
            - name: CH_CLR32
              description: ch32 clear
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH_CLR33
              description: ch33 clear
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH_CLR34
              description: ch34 clear
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH_CLR35
              description: ch35 clear
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CH_CLR36
              description: ch36 clear
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CH_CLR37
              description: ch37 clear
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_CLR38
              description: ch38 clear
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CH_CLR39
              description: ch39 clear
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CH_CLR40
              description: ch40 clear
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH_CLR41
              description: ch41 clear
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH_CLR42
              description: ch42 clear
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH_CLR43
              description: ch43 clear
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH_CLR44
              description: ch44 clear
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CH_CLR45
              description: ch45 clear
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CH_CLR46
              description: ch46 clear
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CH_CLR47
              description: ch47 clear
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CH_CLR48
              description: ch48 clear
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CH_CLR49
              description: ch49 clear
              bitOffset: 17
              bitWidth: 1
              access: write-only
      - register:
          name: CH0_EVT_ID
          description: channel0 event id register
          addressOffset: 24
          size: 32
          fields:
            - name: CH0_EVT_ID
              description: ch0_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH0_TASK_ID
          description: channel0 task id register
          addressOffset: 28
          size: 32
          fields:
            - name: CH0_TASK_ID
              description: ch0_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH1_EVT_ID
          description: channel1 event id register
          addressOffset: 32
          size: 32
          fields:
            - name: CH1_EVT_ID
              description: ch1_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH1_TASK_ID
          description: channel1 task id register
          addressOffset: 36
          size: 32
          fields:
            - name: CH1_TASK_ID
              description: ch1_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH2_EVT_ID
          description: channel2 event id register
          addressOffset: 40
          size: 32
          fields:
            - name: CH2_EVT_ID
              description: ch2_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH2_TASK_ID
          description: channel2 task id register
          addressOffset: 44
          size: 32
          fields:
            - name: CH2_TASK_ID
              description: ch2_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH3_EVT_ID
          description: channel3 event id register
          addressOffset: 48
          size: 32
          fields:
            - name: CH3_EVT_ID
              description: ch3_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH3_TASK_ID
          description: channel3 task id register
          addressOffset: 52
          size: 32
          fields:
            - name: CH3_TASK_ID
              description: ch3_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH4_EVT_ID
          description: channel4 event id register
          addressOffset: 56
          size: 32
          fields:
            - name: CH4_EVT_ID
              description: ch4_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH4_TASK_ID
          description: channel4 task id register
          addressOffset: 60
          size: 32
          fields:
            - name: CH4_TASK_ID
              description: ch4_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH5_EVT_ID
          description: channel5 event id register
          addressOffset: 64
          size: 32
          fields:
            - name: CH5_EVT_ID
              description: ch5_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH5_TASK_ID
          description: channel5 task id register
          addressOffset: 68
          size: 32
          fields:
            - name: CH5_TASK_ID
              description: ch5_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH6_EVT_ID
          description: channel6 event id register
          addressOffset: 72
          size: 32
          fields:
            - name: CH6_EVT_ID
              description: ch6_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH6_TASK_ID
          description: channel6 task id register
          addressOffset: 76
          size: 32
          fields:
            - name: CH6_TASK_ID
              description: ch6_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH7_EVT_ID
          description: channel7 event id register
          addressOffset: 80
          size: 32
          fields:
            - name: CH7_EVT_ID
              description: ch7_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH7_TASK_ID
          description: channel7 task id register
          addressOffset: 84
          size: 32
          fields:
            - name: CH7_TASK_ID
              description: ch7_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH8_EVT_ID
          description: channel8 event id register
          addressOffset: 88
          size: 32
          fields:
            - name: CH8_EVT_ID
              description: ch8_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH8_TASK_ID
          description: channel8 task id register
          addressOffset: 92
          size: 32
          fields:
            - name: CH8_TASK_ID
              description: ch8_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH9_EVT_ID
          description: channel9 event id register
          addressOffset: 96
          size: 32
          fields:
            - name: CH9_EVT_ID
              description: ch9_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH9_TASK_ID
          description: channel9 task id register
          addressOffset: 100
          size: 32
          fields:
            - name: CH9_TASK_ID
              description: ch9_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH10_EVT_ID
          description: channel10 event id register
          addressOffset: 104
          size: 32
          fields:
            - name: CH10_EVT_ID
              description: ch10_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH10_TASK_ID
          description: channel10 task id register
          addressOffset: 108
          size: 32
          fields:
            - name: CH10_TASK_ID
              description: ch10_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH11_EVT_ID
          description: channel11 event id register
          addressOffset: 112
          size: 32
          fields:
            - name: CH11_EVT_ID
              description: ch11_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH11_TASK_ID
          description: channel11 task id register
          addressOffset: 116
          size: 32
          fields:
            - name: CH11_TASK_ID
              description: ch11_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH12_EVT_ID
          description: channel12 event id register
          addressOffset: 120
          size: 32
          fields:
            - name: CH12_EVT_ID
              description: ch12_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH12_TASK_ID
          description: channel12 task id register
          addressOffset: 124
          size: 32
          fields:
            - name: CH12_TASK_ID
              description: ch12_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH13_EVT_ID
          description: channel13 event id register
          addressOffset: 128
          size: 32
          fields:
            - name: CH13_EVT_ID
              description: ch13_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH13_TASK_ID
          description: channel13 task id register
          addressOffset: 132
          size: 32
          fields:
            - name: CH13_TASK_ID
              description: ch13_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH14_EVT_ID
          description: channel14 event id register
          addressOffset: 136
          size: 32
          fields:
            - name: CH14_EVT_ID
              description: ch14_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH14_TASK_ID
          description: channel14 task id register
          addressOffset: 140
          size: 32
          fields:
            - name: CH14_TASK_ID
              description: ch14_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH15_EVT_ID
          description: channel15 event id register
          addressOffset: 144
          size: 32
          fields:
            - name: CH15_EVT_ID
              description: ch15_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH15_TASK_ID
          description: channel15 task id register
          addressOffset: 148
          size: 32
          fields:
            - name: CH15_TASK_ID
              description: ch15_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH16_EVT_ID
          description: channel16 event id register
          addressOffset: 152
          size: 32
          fields:
            - name: CH16_EVT_ID
              description: ch16_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH16_TASK_ID
          description: channel16 task id register
          addressOffset: 156
          size: 32
          fields:
            - name: CH16_TASK_ID
              description: ch16_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH17_EVT_ID
          description: channel17 event id register
          addressOffset: 160
          size: 32
          fields:
            - name: CH17_EVT_ID
              description: ch17_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH17_TASK_ID
          description: channel17 task id register
          addressOffset: 164
          size: 32
          fields:
            - name: CH17_TASK_ID
              description: ch17_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH18_EVT_ID
          description: channel18 event id register
          addressOffset: 168
          size: 32
          fields:
            - name: CH18_EVT_ID
              description: ch18_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH18_TASK_ID
          description: channel18 task id register
          addressOffset: 172
          size: 32
          fields:
            - name: CH18_TASK_ID
              description: ch18_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH19_EVT_ID
          description: channel19 event id register
          addressOffset: 176
          size: 32
          fields:
            - name: CH19_EVT_ID
              description: ch19_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH19_TASK_ID
          description: channel19 task id register
          addressOffset: 180
          size: 32
          fields:
            - name: CH19_TASK_ID
              description: ch19_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH20_EVT_ID
          description: channel20 event id register
          addressOffset: 184
          size: 32
          fields:
            - name: CH20_EVT_ID
              description: ch20_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH20_TASK_ID
          description: channel20 task id register
          addressOffset: 188
          size: 32
          fields:
            - name: CH20_TASK_ID
              description: ch20_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH21_EVT_ID
          description: channel21 event id register
          addressOffset: 192
          size: 32
          fields:
            - name: CH21_EVT_ID
              description: ch21_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH21_TASK_ID
          description: channel21 task id register
          addressOffset: 196
          size: 32
          fields:
            - name: CH21_TASK_ID
              description: ch21_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH22_EVT_ID
          description: channel22 event id register
          addressOffset: 200
          size: 32
          fields:
            - name: CH22_EVT_ID
              description: ch22_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH22_TASK_ID
          description: channel22 task id register
          addressOffset: 204
          size: 32
          fields:
            - name: CH22_TASK_ID
              description: ch22_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH23_EVT_ID
          description: channel23 event id register
          addressOffset: 208
          size: 32
          fields:
            - name: CH23_EVT_ID
              description: ch23_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH23_TASK_ID
          description: channel23 task id register
          addressOffset: 212
          size: 32
          fields:
            - name: CH23_TASK_ID
              description: ch23_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH24_EVT_ID
          description: channel24 event id register
          addressOffset: 216
          size: 32
          fields:
            - name: CH24_EVT_ID
              description: ch24_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH24_TASK_ID
          description: channel24 task id register
          addressOffset: 220
          size: 32
          fields:
            - name: CH24_TASK_ID
              description: ch24_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH25_EVT_ID
          description: channel25 event id register
          addressOffset: 224
          size: 32
          fields:
            - name: CH25_EVT_ID
              description: ch25_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH25_TASK_ID
          description: channel25 task id register
          addressOffset: 228
          size: 32
          fields:
            - name: CH25_TASK_ID
              description: ch25_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH26_EVT_ID
          description: channel26 event id register
          addressOffset: 232
          size: 32
          fields:
            - name: CH26_EVT_ID
              description: ch26_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH26_TASK_ID
          description: channel26 task id register
          addressOffset: 236
          size: 32
          fields:
            - name: CH26_TASK_ID
              description: ch26_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH27_EVT_ID
          description: channel27 event id register
          addressOffset: 240
          size: 32
          fields:
            - name: CH27_EVT_ID
              description: ch27_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH27_TASK_ID
          description: channel27 task id register
          addressOffset: 244
          size: 32
          fields:
            - name: CH27_TASK_ID
              description: ch27_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH28_EVT_ID
          description: channel28 event id register
          addressOffset: 248
          size: 32
          fields:
            - name: CH28_EVT_ID
              description: ch28_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH28_TASK_ID
          description: channel28 task id register
          addressOffset: 252
          size: 32
          fields:
            - name: CH28_TASK_ID
              description: ch28_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH29_EVT_ID
          description: channel29 event id register
          addressOffset: 256
          size: 32
          fields:
            - name: CH29_EVT_ID
              description: ch29_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH29_TASK_ID
          description: channel29 task id register
          addressOffset: 260
          size: 32
          fields:
            - name: CH29_TASK_ID
              description: ch29_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH30_EVT_ID
          description: channel30 event id register
          addressOffset: 264
          size: 32
          fields:
            - name: CH30_EVT_ID
              description: ch30_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH30_TASK_ID
          description: channel30 task id register
          addressOffset: 268
          size: 32
          fields:
            - name: CH30_TASK_ID
              description: ch30_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH31_EVT_ID
          description: channel31 event id register
          addressOffset: 272
          size: 32
          fields:
            - name: CH31_EVT_ID
              description: ch31_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH31_TASK_ID
          description: channel31 task id register
          addressOffset: 276
          size: 32
          fields:
            - name: CH31_TASK_ID
              description: ch31_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH32_EVT_ID
          description: channel32 event id register
          addressOffset: 280
          size: 32
          fields:
            - name: CH32_EVT_ID
              description: ch32_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH32_TASK_ID
          description: channel32 task id register
          addressOffset: 284
          size: 32
          fields:
            - name: CH32_TASK_ID
              description: ch32_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH33_EVT_ID
          description: channel33 event id register
          addressOffset: 288
          size: 32
          fields:
            - name: CH33_EVT_ID
              description: ch33_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH33_TASK_ID
          description: channel33 task id register
          addressOffset: 292
          size: 32
          fields:
            - name: CH33_TASK_ID
              description: ch33_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH34_EVT_ID
          description: channel34 event id register
          addressOffset: 296
          size: 32
          fields:
            - name: CH34_EVT_ID
              description: ch34_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH34_TASK_ID
          description: channel34 task id register
          addressOffset: 300
          size: 32
          fields:
            - name: CH34_TASK_ID
              description: ch34_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH35_EVT_ID
          description: channel35 event id register
          addressOffset: 304
          size: 32
          fields:
            - name: CH35_EVT_ID
              description: ch35_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH35_TASK_ID
          description: channel35 task id register
          addressOffset: 308
          size: 32
          fields:
            - name: CH35_TASK_ID
              description: ch35_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH36_EVT_ID
          description: channel36 event id register
          addressOffset: 312
          size: 32
          fields:
            - name: CH36_EVT_ID
              description: ch36_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH36_TASK_ID
          description: channel36 task id register
          addressOffset: 316
          size: 32
          fields:
            - name: CH36_TASK_ID
              description: ch36_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH37_EVT_ID
          description: channel37 event id register
          addressOffset: 320
          size: 32
          fields:
            - name: CH37_EVT_ID
              description: ch37_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH37_TASK_ID
          description: channel37 task id register
          addressOffset: 324
          size: 32
          fields:
            - name: CH37_TASK_ID
              description: ch37_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH38_EVT_ID
          description: channel38 event id register
          addressOffset: 328
          size: 32
          fields:
            - name: CH38_EVT_ID
              description: ch38_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH38_TASK_ID
          description: channel38 task id register
          addressOffset: 332
          size: 32
          fields:
            - name: CH38_TASK_ID
              description: ch38_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH39_EVT_ID
          description: channel39 event id register
          addressOffset: 336
          size: 32
          fields:
            - name: CH39_EVT_ID
              description: ch39_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH39_TASK_ID
          description: channel39 task id register
          addressOffset: 340
          size: 32
          fields:
            - name: CH39_TASK_ID
              description: ch39_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH40_EVT_ID
          description: channel40 event id register
          addressOffset: 344
          size: 32
          fields:
            - name: CH40_EVT_ID
              description: ch40_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH40_TASK_ID
          description: channel40 task id register
          addressOffset: 348
          size: 32
          fields:
            - name: CH40_TASK_ID
              description: ch40_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH41_EVT_ID
          description: channel41 event id register
          addressOffset: 352
          size: 32
          fields:
            - name: CH41_EVT_ID
              description: ch41_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH41_TASK_ID
          description: channel41 task id register
          addressOffset: 356
          size: 32
          fields:
            - name: CH41_TASK_ID
              description: ch41_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH42_EVT_ID
          description: channel42 event id register
          addressOffset: 360
          size: 32
          fields:
            - name: CH42_EVT_ID
              description: ch42_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH42_TASK_ID
          description: channel42 task id register
          addressOffset: 364
          size: 32
          fields:
            - name: CH42_TASK_ID
              description: ch42_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH43_EVT_ID
          description: channel43 event id register
          addressOffset: 368
          size: 32
          fields:
            - name: CH43_EVT_ID
              description: ch43_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH43_TASK_ID
          description: channel43 task id register
          addressOffset: 372
          size: 32
          fields:
            - name: CH43_TASK_ID
              description: ch43_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH44_EVT_ID
          description: channel44 event id register
          addressOffset: 376
          size: 32
          fields:
            - name: CH44_EVT_ID
              description: ch44_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH44_TASK_ID
          description: channel44 task id register
          addressOffset: 380
          size: 32
          fields:
            - name: CH44_TASK_ID
              description: ch44_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH45_EVT_ID
          description: channel45 event id register
          addressOffset: 384
          size: 32
          fields:
            - name: CH45_EVT_ID
              description: ch45_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH45_TASK_ID
          description: channel45 task id register
          addressOffset: 388
          size: 32
          fields:
            - name: CH45_TASK_ID
              description: ch45_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH46_EVT_ID
          description: channel46 event id register
          addressOffset: 392
          size: 32
          fields:
            - name: CH46_EVT_ID
              description: ch46_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH46_TASK_ID
          description: channel46 task id register
          addressOffset: 396
          size: 32
          fields:
            - name: CH46_TASK_ID
              description: ch46_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH47_EVT_ID
          description: channel47 event id register
          addressOffset: 400
          size: 32
          fields:
            - name: CH47_EVT_ID
              description: ch47_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH47_TASK_ID
          description: channel47 task id register
          addressOffset: 404
          size: 32
          fields:
            - name: CH47_TASK_ID
              description: ch47_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH48_EVT_ID
          description: channel48 event id register
          addressOffset: 408
          size: 32
          fields:
            - name: CH48_EVT_ID
              description: ch48_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH48_TASK_ID
          description: channel48 task id register
          addressOffset: 412
          size: 32
          fields:
            - name: CH48_TASK_ID
              description: ch48_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH49_EVT_ID
          description: channel49 event id register
          addressOffset: 416
          size: 32
          fields:
            - name: CH49_EVT_ID
              description: ch49_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH49_TASK_ID
          description: channel49 task id register
          addressOffset: 420
          size: 32
          fields:
            - name: CH49_TASK_ID
              description: ch49_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CLK_EN
          description: etm clock enable register
          addressOffset: 424
          size: 32
          fields:
            - name: CLK_EN
              description: clock enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: etm date register
          addressOffset: 428
          size: 32
          resetValue: 35664018
          fields:
            - name: DATE
              description: date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI0
    description: SPI (Serial Peripheral Interface) Controller 0
    groupName: SPI0
    baseAddress: 1610620928
    addressBlock:
      - offset: 0
        size: 312
        usage: registers
    registers:
      - register:
          name: SPI_MEM_CMD
          description: SPI0 FSM status register
          addressOffset: 0
          size: 32
          fields:
            - name: SPI_MEM_MST_ST
              description: "The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:SPI0_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state."
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: SPI_MEM_SLV_ST
              description: "The current status of SPI0 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: SPI_MEM_USR
              description: "SPI0 USR_CMD start bit, only used when SPI_MEM_AXI_REQ_EN is cleared.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_CTRL
          description: SPI0 control register.
          addressOffset: 8
          size: 32
          resetValue: 2150375436
          fields:
            - name: SPI_MEM_WDUMMY_DQS_ALWAYS_OUT
              description: "In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_DQS is output by the MSPI controller."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_WDUMMY_ALWAYS_OUT
              description: "In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDUMMY_RIN
              description: "In an MSPI read data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the first half part of dummy phase. It is used to mask invalid SPI_DQS in the half part of dummy phase."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDUMMY_WOUT
              description: "In an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the second half part of dummy phase. It is used to pre-drive flash."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_OCT
              description: "Apply 8 signals during write-data phase 1:enable 0: disable"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FDIN_OCT
              description: "Apply 8 signals during read-data phase 1:enable 0: disable"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FADDR_OCT
              description: "Apply 8 signals during address phase 1:enable 0: disable"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FCMD_OCT
              description: "Apply 8 signals during command phase 1:enable 0: disable"
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FASTRD_MODE
              description: "This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT and SPI_MEM_FREAD_DOUT. 1: enable 0: disable."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_DIO
              description: "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_QIO
              description: "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DQS_IE_ALWAYS_ON
              description: "When accesses to flash, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others."
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_DATA_IE_ALWAYS_ON
              description: "When accesses to flash, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_CTRL1
          description: SPI0 control1 register.
          addressOffset: 12
          size: 32
          resetValue: 685768704
          fields:
            - name: SPI_MEM_CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_AR_SIZE0_1_SUPPORT_EN
              description: "1: MSPI supports ARSIZE 0~3. When ARSIZE =0~2, MSPI read address is 4*n and reply the real AXI read data back. 0: When ARSIZE 0~1, MSPI reply SLV_ERR."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_AW_SIZE0_1_SUPPORT_EN
              description: "1: MSPI supports AWSIZE 0~3. 0: When AWSIZE 0~1, MSPI reply SLV_ERR."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_AXI_RDATA_BACK_FAST
              description: "1: Reply AXI read data to AXI bus when one AXI read beat data is available. 0: Reply AXI read data to AXI bus when all the read data is available."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_RRESP_ECC_ERR_EN
              description: "1: RRESP is SLV_ERR when there is a ECC error in AXI read data. 0: RRESP is OKAY when there is a ECC error in AXI read data. The ECC error information is recorded in SPI_MEM_ECC_ERR_ADDR_REG."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AR_SPLICE_EN
              description: Set this bit to enable AXI Read Splice-transfer.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AW_SPLICE_EN
              description: Set this bit to enable AXI Write Splice-transfer.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_RAM0_EN
              description: "When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 1, only EXT_RAM0 will be accessed. When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 0, only EXT_RAM1 will be accessed. When SPI_MEM_DUAL_RAM_EN is 1,  EXT_RAM0 and EXT_RAM1 will be accessed at the same time."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_DUAL_RAM_EN
              description: "Set this bit to enable DUAL-RAM mode, EXT_RAM0 and EXT_RAM1 will be accessed at the same time."
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FAST_WRITE_EN
              description: "Set this bit to write data faster, do not wait write data has been stored in tx_bus_fifo_l2. It will wait 4*T_clk_ctrl to insure the write data has been stored in  tx_bus_fifo_l2."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_RXFIFO_RST
              description: The synchronous reset signal for SPI0 RX AFIFO and all the AES_MSPI SYNC FIFO to receive signals from AXI.  Set this bit to reset these FIFO.
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_TXFIFO_RST
              description: The synchronous reset signal for SPI0 TX AFIFO and all the AES_MSPI SYNC FIFO to send signals to AXI. Set this bit to reset these FIFO.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_CTRL2
          description: SPI0 control2 register.
          addressOffset: 16
          size: 32
          resetValue: 11297
          fields:
            - name: SPI_MEM_CS_SETUP_TIME
              description: "(cycles-1) of prepare phase by SPI Bus clock, this bits are combined with SPI_MEM_CS_SETUP bit."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: SPI_MEM_CS_HOLD_TIME
              description: "SPI CS signal is delayed to inactive by SPI bus clock, this bits are combined with SPI_MEM_CS_HOLD bit."
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: SPI_MEM_ECC_CS_HOLD_TIME
              description: SPI_MEM_CS_HOLD_TIME + SPI_MEM_ECC_CS_HOLD_TIME is the SPI0 CS hold cycle in ECC mode when accessed flash.
              bitOffset: 10
              bitWidth: 3
              access: read-only
            - name: SPI_MEM_ECC_SKIP_PAGE_CORNER
              description: "1: SPI0 and SPI1 skip page corner when accesses flash. 0: Not skip page corner when accesses flash."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_ECC_16TO18_BYTE_EN
              description: Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses flash.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SPLIT_TRANS_EN
              description: "Set this bit to enable SPI0 split one AXI read flash transfer into two SPI transfers when one transfer will cross flash or EXT_RAM page corner, valid no matter whether there is an ECC region or not."
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_CS_HOLD_DELAY
              description: "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
              bitOffset: 25
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_SYNC_RESET
              description: The spi0_mst_st and spi0_slv_st will be reset.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_CLOCK
          description: SPI clock division control register.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: SPI_MEM_CLKCNT_L
              description: In the master mode it must be equal to spi_mem_clkcnt_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLKCNT_H
              description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLKCNT_N
              description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLK_EQU_SYSCLK
              description: "1: 1-division mode, the frequency of SPI bus clock equals to that of MSPI module clock."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_USER
          description: SPI0 user register.
          addressOffset: 24
          size: 32
          fields:
            - name: SPI_MEM_CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CK_OUT_EDGE
              description: The bit combined with SPI_MEM_CK_IDLE_EDGE bit to control SPI clock mode 0~3.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_DUMMY
              description: This bit enable the dummy phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_USER1
          description: SPI0 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503943
          fields:
            - name: SPI_MEM_USR_DUMMY_CYCLELEN
              description: The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_USR_DBYTELEN
              description: SPI0 USR_CMD read or write data byte length -1
              bitOffset: 6
              bitWidth: 3
              access: read-only
            - name: SPI_MEM_USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: SPI_MEM_USER2
          description: SPI0 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: SPI_MEM_USR_COMMAND_VALUE
              description: The value of  command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SPI_MEM_RD_STATUS
          description: SPI0 read control register.
          addressOffset: 44
          size: 32
          fields:
            - name: SPI_MEM_WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SPI_MEM_MISC
          description: SPI0 misc register
          addressOffset: 52
          size: 32
          fields:
            - name: SPI_MEM_FSUB_PIN
              description: "For SPI0,  flash is connected to SUBPINs."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SSUB_PIN
              description: "For SPI0,  sram is connected to SUBPINs."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_CK_IDLE_EDGE
              description: "1: SPI_CLK line is high when idle     0: spi clk line is low when idle"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CS_KEEP_ACTIVE
              description: SPI_CS line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_CACHE_FCTRL
          description: SPI0 bit mode control register.
          addressOffset: 60
          size: 32
          resetValue: 3221225472
          fields:
            - name: SPI_MEM_AXI_REQ_EN
              description: "For SPI0, AXI master access enable, 1: enable, 0:disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CACHE_USR_ADDR_4BYTE
              description: "For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CACHE_FLASH_USR_CMD
              description: "For SPI0,  cache  read flash for user define command, 1: enable, 0:disable."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_DUAL
              description: "For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_DUAL
              description: "For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_DUAL
              description: "For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_QUAD
              description: "For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_QUAD
              description: "For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_QUAD
              description: "For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_SAME_AW_AR_ADDR_CHK_EN
              description: Set this bit to check AXI read/write the same address region.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SPI_CLOSE_AXI_INF_EN
              description: "Set this bit to close AXI read/write transfer to MSPI, which means that only SLV_ERR will be replied to BRESP/RRESP."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_CACHE_SCTRL
          description: SPI0 external RAM control register
          addressOffset: 64
          size: 32
          resetValue: 5619824
          fields:
            - name: SPI_MEM_CACHE_USR_SADDR_4BYTE
              description: "For SPI0, In the external RAM mode, cache read flash with 4 bytes command, 1: enable, 0:disable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_USR_SRAM_DIO
              description: "For SPI0, In the external RAM mode, spi dual I/O mode enable, 1: enable, 0:disable"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_USR_SRAM_QIO
              description: "For SPI0, In the external RAM mode, spi quad I/O mode enable, 1: enable, 0:disable"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_USR_WR_SRAM_DUMMY
              description: "For SPI0, In the external RAM mode, it is the enable bit of dummy phase for write operations."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_USR_RD_SRAM_DUMMY
              description: "For SPI0, In the external RAM mode, it is the enable bit of dummy phase for read operations."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_CACHE_SRAM_USR_RCMD
              description: "For SPI0, In the external RAM mode cache read external RAM for user define command."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SRAM_RDUMMY_CYCLELEN
              description: "For SPI0, In the external RAM mode, it is the length in bits of read dummy phase. The register value shall be (bit_num-1)."
              bitOffset: 6
              bitWidth: 6
              access: read-only
            - name: SPI_MEM_SRAM_ADDR_BITLEN
              description: "For SPI0, In the external RAM mode, it is the length in bits of address phase. The register value shall be (bit_num-1)."
              bitOffset: 14
              bitWidth: 6
              access: read-only
            - name: SPI_MEM_CACHE_SRAM_USR_WCMD
              description: "For SPI0, In the external RAM mode cache write sram for user define command"
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SRAM_OCT
              description: reserved
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SRAM_WDUMMY_CYCLELEN
              description: "For SPI0, In the external RAM mode, it is the length in bits of write dummy phase. The register value shall be (bit_num-1)."
              bitOffset: 22
              bitWidth: 6
              access: read-only
      - register:
          name: SPI_MEM_SRAM_CMD
          description: SPI0 external RAM mode control register
          addressOffset: 68
          size: 32
          resetValue: 3225419776
          fields:
            - name: SPI_MEM_SCLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is always on."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: SPI_MEM_SWB_MODE
              description: Mode bits in the external RAM fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 2
              bitWidth: 8
              access: read-only
            - name: SPI_MEM_SDIN_DUAL
              description: "For SPI0 external RAM , din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SDOUT_DUAL
              description: "For SPI0 external RAM , dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SADDR_DUAL
              description: "For SPI0 external RAM , address phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SDIN_QUAD
              description: "For SPI0 external RAM , din phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SDOUT_QUAD
              description: "For SPI0 external RAM , dout phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SADDR_QUAD
              description: "For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SCMD_QUAD
              description: "For SPI0 external RAM , cmd phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SDIN_OCT
              description: "For SPI0 external RAM , din phase apply 8 signals. 1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SDOUT_OCT
              description: "For SPI0 external RAM , dout phase apply 8 signals. 1: enable 0: disable."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SADDR_OCT
              description: "For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SCMD_OCT
              description: "For SPI0 external RAM , cmd phase apply 8 signals. 1: enable 0: disable."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SDUMMY_RIN
              description: "In the dummy phase of a MSPI read data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDUMMY_WOUT
              description: "In the dummy phase of a MSPI write data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_WDUMMY_DQS_ALWAYS_OUT
              description: "In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_DQS is output by the MSPI controller."
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_WDUMMY_ALWAYS_OUT
              description: "In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_IO[7:0] is output by the MSPI controller."
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DQS_IE_ALWAYS_ON
              description: "When accesses to external RAM, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others."
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DATA_IE_ALWAYS_ON
              description: "When accesses to external RAM, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_SRAM_DRD_CMD
          description: SPI0 external RAM DDR read command control register
          addressOffset: 72
          size: 32
          fields:
            - name: SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE
              description: "For SPI0,When cache mode is enable it is the read command value of command phase for sram."
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN
              description: "For SPI0,When cache mode is enable it is the length in bits of command phase for sram. The register value shall be (bit_num-1)."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: SPI_MEM_SRAM_DWR_CMD
          description: SPI0 external RAM DDR write command control register
          addressOffset: 76
          size: 32
          fields:
            - name: SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE
              description: "For SPI0,When cache mode is enable it is the write command value of command phase for sram."
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN
              description: "For SPI0,When cache mode is enable it is the in bits of command phase  for sram. The register value shall be (bit_num-1)."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: SPI_MEM_SRAM_CLK
          description: SPI0 external RAM clock control register
          addressOffset: 80
          size: 32
          resetValue: 196867
          fields:
            - name: SPI_MEM_SCLKCNT_L
              description: "For SPI0 external RAM  interface, it must be equal to spi_mem_clkcnt_N."
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: SPI_MEM_SCLKCNT_H
              description: "For SPI0 external RAM  interface, it must be floor((spi_mem_clkcnt_N+1)/2-1)."
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: SPI_MEM_SCLKCNT_N
              description: "For SPI0 external RAM  interface, it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)"
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: SPI_MEM_SCLK_EQU_SYSCLK
              description: "For SPI0 external RAM  interface, 1: spi_mem_clk is eqaul to system 0: spi_mem_clk is divided from system clock."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_FSM
          description: SPI0 FSM status register
          addressOffset: 84
          size: 32
          resetValue: 512
          fields:
            - name: SPI_MEM_LOCK_DELAY_TIME
              description: "The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1."
              bitOffset: 7
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_MEM_INT_ENA
          description: SPI0 interrupt enable register
          addressOffset: 192
          size: 32
          fields:
            - name: SPI_MEM_SLV_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_MST_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_ECC_ERR_INT_ENA
              description: The enable bit for SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_REJECT_INT_ENA
              description: The enable bit for SPI_MEM_PMS_REJECT_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_RADDR_ERR_INT_ENA
              description: The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA
              description: The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AXI_WADDR_ERR_INT__ENA
              description: The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_INT_CLR
          description: SPI0 interrupt clear register
          addressOffset: 196
          size: 32
          fields:
            - name: SPI_MEM_SLV_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_MST_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_ECC_ERR_INT_CLR
              description: The clear bit for SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_REJECT_INT_CLR
              description: The clear bit for SPI_MEM_PMS_REJECT_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_AXI_RADDR_ERR_INT_CLR
              description: The clear bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR
              description: The clear bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AXI_WADDR_ERR_INT_CLR
              description: The clear bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_INT_RAW
          description: SPI0 interrupt raw register
          addressOffset: 200
          size: 32
          fields:
            - name: SPI_MEM_SLV_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi0_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_MST_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi0_mst_st is changed from non idle state to idle state. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_ECC_ERR_INT_RAW
              description: "The raw bit for SPI_MEM_ECC_ERR_INT interrupt. When SPI_FMEM_ECC_ERR_INT_EN is set and  SPI_SMEM_ECC_ERR_INT_EN is cleared, this bit is triggered when the error times of SPI0/1 ECC read flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN is cleared and  SPI_SMEM_ECC_ERR_INT_EN is set, this bit is triggered when the error times of SPI0/1 ECC read external RAM are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are set, this bit is triggered when the total error times of SPI0/1 ECC read external RAM and flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are cleared, this bit will not be triggered."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_REJECT_INT_RAW
              description: "The raw bit for SPI_MEM_PMS_REJECT_INT interrupt. 1: Triggered when SPI1 access is rejected. 0: Others."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_RADDR_ERR_INT_RAW
              description: "The raw bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt. 1: Triggered when AXI read address is invalid by compared to MMU configuration. 0: Others."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW
              description: "The raw bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt. 1: Triggered when AXI write flash request is received. 0: Others."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AXI_WADDR_ERR_INT_RAW
              description: "The raw bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt. 1: Triggered when AXI write address is invalid by compared to MMU configuration. 0: Others."
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_INT_ST
          description: SPI0 interrupt status register
          addressOffset: 204
          size: 32
          fields:
            - name: SPI_MEM_SLV_ST_END_INT_ST
              description: The status bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_MST_ST_END_INT_ST
              description: The status bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_ECC_ERR_INT_ST
              description: The status bit for SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_REJECT_INT_ST
              description: The status bit for SPI_MEM_PMS_REJECT_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AXI_RADDR_ERR_INT_ST
              description: The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AXI_WR_FLASH_ERR_INT_ST
              description: The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AXI_WADDR_ERR_INT_ST
              description: The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_DDR
          description: SPI0 flash DDR mode control register
          addressOffset: 212
          size: 32
          resetValue: 12320
          fields:
            - name: SPI_FMEM_DDR_EN
              description: "1: in DDR mode,  0 in SDR mode"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_VAR_DUMMY
              description: Set the bit to enable variable dummy cycle in spi DDR mode.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_DDR_RDAT_SWP
              description: Set the bit to reorder rx data of the word in spi DDR mode.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_DDR_WDAT_SWP
              description: Set the bit to reorder tx data of the word in spi DDR mode.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_DDR_CMD_DIS
              description: the bit is used to disable dual edge in command phase when DDR mode.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_OUTMINBYTELEN
              description: It is the minimum output data length in the panda device.
              bitOffset: 5
              bitWidth: 7
              access: read-only
            - name: SPI_FMEM_TX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to flash."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_RX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to flash."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_USR_DDR_DQS_THD
              description: The delay number of data strobe which from memory based on SPI clock.
              bitOffset: 14
              bitWidth: 7
              access: read-only
            - name: SPI_FMEM_DDR_DQS_LOOP
              description: "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_CLK_DIFF_EN
              description: "Set this bit to enable the differential SPI_CLK#."
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_DQS_CA_IN
              description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_HYPERBUS_DUMMY_2X
              description: "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_CLK_DIFF_INV
              description: Set this bit to invert SPI_DIFF when accesses to flash. .
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_OCTA_RAM_ADDR
              description: "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_HYPERBUS_CA
              description: "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              bitOffset: 30
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_SMEM_DDR
          description: SPI0 external RAM DDR mode control register
          addressOffset: 216
          size: 32
          resetValue: 12320
          fields:
            - name: EN
              description: "1: in DDR mode,  0 in SDR mode"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_VAR_DUMMY
              description: Set the bit to enable variable dummy cycle in spi DDR mode.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RDAT_SWP
              description: Set the bit to reorder rx data of the word in spi DDR mode.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: WDAT_SWP
              description: Set the bit to reorder tx data of the word in spi DDR mode.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CMD_DIS
              description: the bit is used to disable dual edge in command phase when DDR mode.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_OUTMINBYTELEN
              description: It is the minimum output data length in the DDR psram.
              bitOffset: 5
              bitWidth: 7
              access: read-only
            - name: SPI_SMEM_TX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to external RAM."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_RX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to external RAM."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_USR_DDR_DQS_THD
              description: The delay number of data strobe which from memory based on SPI clock.
              bitOffset: 14
              bitWidth: 7
              access: read-only
            - name: DQS_LOOP
              description: "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_CLK_DIFF_EN
              description: "Set this bit to enable the differential SPI_CLK#."
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DQS_CA_IN
              description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_HYPERBUS_DUMMY_2X
              description: "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_CLK_DIFF_INV
              description: Set this bit to invert SPI_DIFF when accesses to external RAM. .
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_OCTA_RAM_ADDR
              description: "Set this bit to enable octa_ram address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_HYPERBUS_CA
              description: "Set this bit to enable HyperRAM address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              bitOffset: 30
              bitWidth: 1
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_FMEM_PMS%s_ATTR
          description: MSPI flash ACE section %s attribute register
          addressOffset: 256
          size: 32
          resetValue: 3
          fields:
            - name: SPI_FMEM_PMS_RD_ATTR
              description: "1: SPI1 flash ACE section %s read accessible. 0: Not allowed."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_PMS_WR_ATTR
              description: "1: SPI1 flash ACE section %s write accessible. 0: Not allowed."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_PMS_ECC
              description: "SPI1 flash ACE section %s ECC mode, 1: enable ECC mode. 0: Disable it. The flash ACE section %s is configured by registers SPI_FMEM_PMS%s_ADDR_REG and SPI_FMEM_PMS%s_SIZE_REG."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_FMEM_PMS%s_ADDR
          description: SPI1 flash ACE section %s start address register
          addressOffset: 272
          size: 32
          fields:
            - name: S
              description: SPI1 flash ACE section %s start address value
              bitOffset: 0
              bitWidth: 26
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_FMEM_PMS%s_SIZE
          description: SPI1 flash ACE section %s start address register
          addressOffset: 288
          size: 32
          resetValue: 4096
          fields:
            - name: SPI_FMEM_PMS_SIZE
              description: "SPI1 flash ACE section %s address region is (SPI_FMEM_PMS%s_ADDR_S, SPI_FMEM_PMS%s_ADDR_S + SPI_FMEM_PMS%s_SIZE)"
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_SMEM_PMS%s_ATTR
          description: SPI1 flash ACE section %s start address register
          addressOffset: 304
          size: 32
          resetValue: 3
          fields:
            - name: SPI_SMEM_PMS_RD_ATTR
              description: "1: SPI1 external RAM ACE section %s read accessible. 0: Not allowed."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_PMS_WR_ATTR
              description: "1: SPI1 external RAM ACE section %s write accessible. 0: Not allowed."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_PMS_ECC
              description: "SPI1 external RAM ACE section %s ECC mode, 1: enable ECC mode. 0: Disable it. The external RAM ACE section %s is configured by registers SPI_SMEM_PMS%s_ADDR_REG and SPI_SMEM_PMS%s_SIZE_REG."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_SMEM_PMS%s_ADDR
          description: SPI1 external RAM ACE section %s start address register
          addressOffset: 320
          size: 32
          fields:
            - name: S
              description: SPI1 external RAM ACE section %s start address value
              bitOffset: 0
              bitWidth: 26
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_SMEM_PMS%s_SIZE
          description: SPI1 external RAM ACE section %s start address register
          addressOffset: 336
          size: 32
          resetValue: 4096
          fields:
            - name: SPI_SMEM_PMS_SIZE
              description: "SPI1 external RAM ACE section %s address region is (SPI_SMEM_PMS%s_ADDR_S, SPI_SMEM_PMS%s_ADDR_S + SPI_SMEM_PMS%s_SIZE)"
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: SPI_MEM_PMS_REJECT
          description: SPI1 access reject register
          addressOffset: 356
          size: 32
          fields:
            - name: SPI_MEM_REJECT_ADDR
              description: This bits show the first SPI1 access error address. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set.
              bitOffset: 0
              bitWidth: 26
              access: read-only
            - name: SPI_MEM_PM_EN
              description: Set this bit to enable SPI0/1 transfer permission control function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PMS_LD
              description: "1: SPI1 write access error. 0: No write access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_ST
              description: "1: SPI1 read access error. 0: No read access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_MULTI_HIT
              description: "1: SPI1 access is rejected because of address miss. 0: No address miss error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_IVD
              description: "1: SPI1 access is rejected because of address multi-hit. 0: No address multi-hit error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_ECC_CTRL
          description: MSPI ECC control register
          addressOffset: 360
          size: 32
          resetValue: 16797696
          fields:
            - name: SPI_FMEM_ECC_ERR_INT_NUM
              description: Set the error times of MSPI ECC read to generate MSPI SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 11
              bitWidth: 6
              access: read-only
            - name: SPI_FMEM_ECC_ERR_INT_EN
              description: Set this bit to calculate the error times of MSPI ECC read when accesses to flash.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_PAGE_SIZE
              description: "Set the page size of the flash accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: SPI_FMEM_ECC_ADDR_EN
              description: "Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of flash. If there is no ECC region in flash, this bit should be 0. Otherwise, this bit should be 1."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_USR_ECC_ADDR_EN
              description: Set this bit to enable ECC address convert in SPI0/1 USR_CMD transfer.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN
              description: "1: The error information in SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR is updated when there is an ECC error. 0: SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR record the first ECC error information."
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_ECC_ERR_BITS
              description: "Records the first ECC error bit number in the 16 bytes(From 0~127, corresponding to byte 0 bit 0 to byte 15 bit 7)"
              bitOffset: 25
              bitWidth: 7
              access: read-only
      - register:
          name: SPI_MEM_ECC_ERR_ADDR
          description: MSPI ECC error address register
          addressOffset: 364
          size: 32
          fields:
            - name: SPI_MEM_ECC_ERR_ADDR
              description: This bits show the first MSPI ECC error address. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set.
              bitOffset: 0
              bitWidth: 26
              access: read-only
            - name: SPI_MEM_ECC_ERR_CNT
              description: This bits show the error times of MSPI ECC read. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set.
              bitOffset: 26
              bitWidth: 6
              access: read-only
      - register:
          name: SPI_MEM_AXI_ERR_ADDR
          description: SPI0 AXI request error address.
          addressOffset: 368
          size: 32
          resetValue: 4227858432
          fields:
            - name: SPI_MEM_AXI_ERR_ADDR
              description: "This bits show the first AXI write/read invalid error or AXI write flash error address. It is cleared by when SPI_MEM_AXI_WADDR_ERR_INT_CLR, SPI_MEM_AXI_WR_FLASH_ERR_IN_CLR or SPI_MEM_AXI_RADDR_ERR_IN_CLR bit is set."
              bitOffset: 0
              bitWidth: 26
              access: read-only
            - name: SPI_MEM_ALL_FIFO_EMPTY
              description: "The empty status of all AFIFO and SYNC_FIFO in MSPI module. 1: All AXI transfers and SPI0 transfers are done. 0: Others."
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: SPI_RDATA_AFIFO_REMPTY
              description: "1: RDATA_AFIFO is empty. 0: At least one AXI read transfer is pending."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SPI_RADDR_AFIFO_REMPTY
              description: "1: AXI_RADDR_CTL_AFIFO is empty. 0: At least one AXI read transfer is pending."
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_WDATA_AFIFO_REMPTY
              description: "1: WDATA_AFIFO is empty. 0: At least one AXI write transfer is pending."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SPI_WBLEN_AFIFO_REMPTY
              description: "1: WBLEN_AFIFO is empty. 0: At least one AXI write transfer is pending."
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SPI_ALL_AXI_TRANS_AFIFO_EMPTY
              description: "This bit is set when WADDR_AFIFO, WBLEN_AFIFO, WDATA_AFIFO, AXI_RADDR_CTL_AFIFO and RDATA_AFIFO are empty and spi0_mst_st is IDLE."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_SMEM_ECC_CTRL
          description: MSPI ECC control register
          addressOffset: 372
          size: 32
          resetValue: 524288
          fields:
            - name: SPI_SMEM_ECC_ERR_INT_EN
              description: Set this bit to calculate the error times of MSPI ECC read when accesses to external RAM.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_PAGE_SIZE
              description: "Set the page size of the external RAM accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes."
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: SPI_SMEM_ECC_ADDR_EN
              description: "Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of external RAM. If there is no ECC region in external RAM, this bit should be 0. Otherwise, this bit should be 1."
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_TIMING_CALI
          description: SPI0 flash timing calibration register
          addressOffset: 384
          size: 32
          resetValue: 1
          fields:
            - name: SPI_MEM_TIMING_CLK_ENA
              description: The bit is used to enable timing adjust clock for all reading operations.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_TIMING_CALI
              description: The bit is used to enable timing auto-calibration for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_EXTRA_DUMMY_CYCLELEN
              description: add extra dummy spi clock cycle length for spi clock calibration.
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DLL_TIMING_CALI
              description: Set this bit to enable DLL for timing calibration in DDR mode when accessed to flash.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UPDATE
              description: "Set this bit to update delay mode, delay num and extra dummy in MSPI."
              bitOffset: 6
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_DIN_MODE
          description: MSPI flash input timing delay mode control register
          addressOffset: 388
          size: 32
          fields:
            - name: SPI_MEM_DIN0_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN1_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN2_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN3_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN4_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN5_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN6_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN7_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 21
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DINS_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 24
              bitWidth: 3
              access: read-write
      - register:
          name: SPI_MEM_DIN_NUM
          description: MSPI flash input timing delay number control register
          addressOffset: 392
          size: 32
          fields:
            - name: SPI_MEM_DIN0_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN1_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN2_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN3_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN4_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN5_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN6_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN7_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DINS_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_MEM_DOUT_MODE
          description: MSPI flash output timing adjustment control register
          addressOffset: 396
          size: 32
          fields:
            - name: SPI_MEM_DOUT0_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT1_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT2_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT3_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT4_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT5_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT6_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT7_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUTS_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SMEM_TIMING_CALI
          description: MSPI external RAM timing calibration register
          addressOffset: 400
          size: 32
          resetValue: 1
          fields:
            - name: SPI_SMEM_TIMING_CLK_ENA
              description: "For sram, the bit is used to enable timing adjust clock for all reading operations."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_TIMING_CALI
              description: "For sram, the bit is used to enable timing auto-calibration for all reading operations."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_EXTRA_DUMMY_CYCLELEN
              description: "For sram, add extra dummy spi clock cycle length for spi clock calibration."
              bitOffset: 2
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_DLL_TIMING_CALI
              description: Set this bit to enable DLL for timing calibration in DDR mode when accessed to EXT_RAM.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_SMEM_DIN_MODE
          description: MSPI external RAM input timing delay mode control register
          addressOffset: 404
          size: 32
          fields:
            - name: SPI_SMEM_DIN0_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_DIN1_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_DIN2_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_DIN3_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 9
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_DIN4_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_DIN5_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 15
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_DIN6_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_DIN7_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 21
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_DINS_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 24
              bitWidth: 3
              access: read-only
      - register:
          name: SPI_SMEM_DIN_NUM
          description: MSPI external RAM input timing delay number control register
          addressOffset: 408
          size: 32
          fields:
            - name: SPI_SMEM_DIN0_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: SPI_SMEM_DIN1_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: SPI_SMEM_DIN2_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: SPI_SMEM_DIN3_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: SPI_SMEM_DIN4_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: SPI_SMEM_DIN5_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: SPI_SMEM_DIN6_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: SPI_SMEM_DIN7_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: SPI_SMEM_DINS_NUM
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 16
              bitWidth: 2
              access: read-only
      - register:
          name: SPI_SMEM_DOUT_MODE
          description: MSPI external RAM output timing adjustment control register
          addressOffset: 412
          size: 32
          fields:
            - name: SPI_SMEM_DOUT0_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DOUT1_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DOUT2_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DOUT3_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DOUT4_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DOUT5_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DOUT6_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DOUT7_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_DOUTS_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_SMEM_AC
          description: MSPI external RAM ECC and SPI CS timing control register
          addressOffset: 416
          size: 32
          resetValue: 2147528836
          fields:
            - name: SPI_SMEM_CS_SETUP
              description: "For SPI0 and SPI1, spi cs is enable when spi is in prepare phase. 1: enable 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_CS_HOLD
              description: "For SPI0 and SPI1, spi cs keep low when spi is in done phase. 1: enable 0: disable."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_CS_SETUP_TIME
              description: "For spi0, (cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit."
              bitOffset: 2
              bitWidth: 5
              access: read-only
            - name: SPI_SMEM_CS_HOLD_TIME
              description: "For SPI0 and SPI1, spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit."
              bitOffset: 7
              bitWidth: 5
              access: read-only
            - name: SPI_SMEM_ECC_CS_HOLD_TIME
              description: SPI_SMEM_CS_HOLD_TIME + SPI_SMEM_ECC_CS_HOLD_TIME is the SPI0 and SPI1 CS hold cycles in ECC mode when accessed external RAM.
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: SPI_SMEM_ECC_SKIP_PAGE_CORNER
              description: "1: SPI0 skips page corner when accesses external RAM. 0: Not skip page corner when accesses external RAM."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_ECC_16TO18_BYTE_EN
              description: Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses external RAM.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SPI_SMEM_CS_HOLD_DELAY
              description: "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to external RAM. tSHSL is (SPI_SMEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
              bitOffset: 25
              bitWidth: 6
              access: read-only
            - name: SPI_SMEM_SPLIT_TRANS_EN
              description: "Set this bit to enable SPI0 split one AXI accesses EXT_RAM transfer into two SPI transfers when one transfer will cross flash/EXT_RAM page corner, valid no matter whether there is an ECC region or not."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_CLOCK_GATE
          description: SPI0 clock gate register
          addressOffset: 512
          size: 32
          resetValue: 1
          fields:
            - name: SPI_CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_XTS_PLAIN_BASE
          description: The base address of the memory that stores plaintext in Manual Encryption
          addressOffset: 768
          size: 32
          fields:
            - name: SPI_XTS_PLAIN
              description: This field is only used to generate include file in c case. This field is useless. Please do not use this field.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_XTS_LINESIZE
          description: Manual Encryption Line-Size register
          addressOffset: 832
          size: 32
          fields:
            - name: SPI_XTS_LINESIZE
              description: "This bits stores the line-size parameter which will be used in manual encryption calculation. It decides how many bytes will be encrypted one time. 0: 16-bytes, 1: 32-bytes, 2: 64-bytes, 3:reserved."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_MEM_XTS_DESTINATION
          description: Manual Encryption destination register
          addressOffset: 836
          size: 32
          fields:
            - name: SPI_XTS_DESTINATION
              description: "This bit stores the destination parameter which will be used in manual encryption calculation. 0: flash(default), 1: psram(reserved). Only default value can be used."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_XTS_PHYSICAL_ADDRESS
          description: Manual Encryption physical address register
          addressOffset: 840
          size: 32
          fields:
            - name: SPI_XTS_PHYSICAL_ADDRESS
              description: This bits stores the physical-address parameter which will be used in manual encryption calculation. This value should aligned with byte number decided by line-size parameter.
              bitOffset: 0
              bitWidth: 26
              access: read-write
      - register:
          name: SPI_MEM_XTS_TRIGGER
          description: Manual Encryption physical address register
          addressOffset: 844
          size: 32
          fields:
            - name: SPI_XTS_TRIGGER
              description: "Set this bit to trigger the process of manual encryption calculation. This action should only be asserted when manual encryption status is 0. After this action, manual encryption status becomes 1. After calculation is done, manual encryption status becomes 2."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_XTS_RELEASE
          description: Manual Encryption physical address register
          addressOffset: 848
          size: 32
          fields:
            - name: SPI_XTS_RELEASE
              description: "Set this bit to release encrypted result to mspi. This action should only be asserted when manual encryption status is 2. After this action, manual encryption status will become 3."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_XTS_DESTROY
          description: Manual Encryption physical address register
          addressOffset: 852
          size: 32
          fields:
            - name: SPI_XTS_DESTROY
              description: "Set this bit to destroy encrypted result. This action should be asserted only when manual encryption status is 3. After this action, manual encryption status will become 0."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_XTS_STATE
          description: Manual Encryption physical address register
          addressOffset: 856
          size: 32
          fields:
            - name: SPI_XTS_STATE
              description: "This bits stores the status of manual encryption. 0: idle, 1: busy of encryption calculation, 2: encryption calculation is done but the encrypted result is invisible to mspi, 3: the encrypted result is visible to mspi."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: SPI_MEM_XTS_DATE
          description: Manual Encryption version register
          addressOffset: 860
          size: 32
          resetValue: 538972176
          fields:
            - name: SPI_XTS_DATE
              description: This bits stores the last modified-time of manual encryption feature.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: SPI_MEM_MMU_ITEM_CONTENT
          description: MSPI-MMU item content register
          addressOffset: 892
          size: 32
          resetValue: 892
          fields:
            - name: SPI_MMU_ITEM_CONTENT
              description: MSPI-MMU item content
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_MMU_ITEM_INDEX
          description: MSPI-MMU item index register
          addressOffset: 896
          size: 32
          fields:
            - name: SPI_MMU_ITEM_INDEX
              description: MSPI-MMU item index
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_MMU_POWER_CTRL
          description: MSPI MMU power control register
          addressOffset: 900
          size: 32
          resetValue: 320864260
          fields:
            - name: SPI_MMU_MEM_FORCE_ON
              description: Set this bit to enable mmu-memory clock force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MMU_MEM_FORCE_PD
              description: Set this bit to force mmu-memory powerdown
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MMU_MEM_FORCE_PU
              description: "Set this bit to force mmu-memory powerup, in this case, the power should also be controlled by rtc."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MMU_PAGE_SIZE
              description: "0: Max page size , 1: Max page size/2 , 2: Max page size/4, 3: Max page size/8"
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_AUX_CTRL
              description: MMU PSRAM aux control register
              bitOffset: 16
              bitWidth: 14
              access: read-only
            - name: SPI_MEM_RDN_ENA
              description: ECO register enable bit
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_RDN_RESULT
              description: MSPI module clock domain and AXI clock domain ECO register result register
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_DPA_CTRL
          description: SPI memory cryption DPA register
          addressOffset: 904
          size: 32
          resetValue: 15
          fields:
            - name: SPI_CRYPT_SECURITY_LEVEL
              description: "Set the security level of spi mem cryption. 0: Shut off cryption DPA funtion. 1-7: The bigger the number is, the more secure the cryption is. (Note that the performance of cryption will decrease together with this number increasing)"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SPI_CRYPT_CALC_D_DPA_EN
              description: "Only available when SPI_CRYPT_SECURITY_LEVEL is not 0. 1: Enable DPA in the calculation that using key 1 or key 2. 0: Enable DPA only in the calculation that using key 1."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_CRYPT_DPA_SELECT_REGISTER
              description: "1: MSPI XTS DPA clock gate is controlled by SPI_CRYPT_CALC_D_DPA_EN and SPI_CRYPT_SECURITY_LEVEL. 0: Controlled by efuse bits."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_REGISTERRND_ECO_HIGH
          description: MSPI ECO high register
          addressOffset: 1008
          size: 32
          resetValue: 892
          fields:
            - name: SPI_MEM_REGISTERRND_ECO_HIGH
              description: ECO high register
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SPI_MEM_REGISTERRND_ECO_LOW
          description: MSPI ECO low register
          addressOffset: 1012
          size: 32
          resetValue: 892
          fields:
            - name: SPI_MEM_REGISTERRND_ECO_LOW
              description: ECO low register
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SPI_MEM_DATE
          description: SPI0 version control register
          addressOffset: 1020
          size: 32
          resetValue: 35663920
          fields:
            - name: SPI_MEM_DATE
              description: SPI0 register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI1
    description: SPI (Serial Peripheral Interface) Controller 1
    groupName: SPI1
    baseAddress: 1610625024
    addressBlock:
      - offset: 0
        size: 172
        usage: registers
    registers:
      - register:
          name: SPI_MEM_CMD
          description: SPI1 memory command register
          addressOffset: 0
          size: 32
          fields:
            - name: SPI_MEM_MST_ST
              description: The current status of SPI1 master FSM.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: SPI_MEM_SLV_ST
              description: "The current status of SPI1 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: SPI_MEM_FLASH_PE
              description: "In user mode, it is set to indicate that program/erase operation will be triggered. The bit is combined with spi_mem_usr bit. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_HPM
              description: "Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_RES
              description: "This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_DP
              description: "Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_CE
              description: "Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_BE
              description: "Block erase enable(32KB) .  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_SE
              description: "Sector erase enable(4KB). Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PP
              description: "Page program enable(1 byte ~256 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_WRSR
              description: "Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_RDSR
              description: "Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_RDID
              description: "Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_WRDI
              description: "Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_WREN
              description: "Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_READ
              description: "Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_ADDR
          description: SPI1 address register
          addressOffset: 4
          size: 32
          fields:
            - name: SPI_MEM_USR_ADDR_VALUE
              description: "In user mode, it is the memory address. other then the bit0-bit23 is the memory address, the bit24-bit31 are the byte length of a transfer."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_CTRL
          description: SPI1 control register.
          addressOffset: 8
          size: 32
          resetValue: 2924556
          fields:
            - name: SPI_MEM_FDUMMY_RIN
              description: "In the dummy phase of a MSPI read data transfer when accesses to flash, the signal level of SPI bus is output by the MSPI controller."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDUMMY_WOUT
              description: "In the dummy phase of a MSPI write data transfer when accesses to flash, the signal level of SPI bus is output by the MSPI controller."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_OCT
              description: "Apply 8 signals during write-data phase 1:enable 0: disable"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FDIN_OCT
              description: "Apply 8 signals during read-data phase 1:enable 0: disable"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FADDR_OCT
              description: "Apply 8 signals during address phase 1:enable 0: disable"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FCMD_OCT
              description: "Apply 8 signals during command phase 1:enable 0: disable"
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FCS_CRC_EN
              description: "For SPI1,  initialize crc32 module before writing encrypted data to flash. Active low."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_TX_CRC_EN
              description: "For SPI1,  enable crc32 when writing encrypted data to flash. 1: enable 0:disable"
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FASTRD_MODE
              description: "This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio, spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_RESANDRES
              description: "The Device ID is read out to SPI_MEM_RD_STATUS register,  this bit combine with spi_mem_flash_res bit. 1: enable 0: disable."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WRSR_2B
              description: "two bytes data will be written to status register when it is set. 1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_DIO
              description: "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_QIO
              description: "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_CTRL1
          description: SPI1 control1 register.
          addressOffset: 12
          size: 32
          resetValue: 4092
          fields:
            - name: SPI_MEM_CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_CS_HOLD_DLY_RES
              description: "After RES/DP/HPM command is sent, SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 512) SPI_CLK cycles."
              bitOffset: 2
              bitWidth: 10
              access: read-write
      - register:
          name: SPI_MEM_CTRL2
          description: SPI1 control2 register.
          addressOffset: 16
          size: 32
          fields:
            - name: SPI_MEM_SYNC_RESET
              description: The FSM will be reset.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_CLOCK
          description: SPI1 clock division control register.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: SPI_MEM_CLKCNT_L
              description: In the master mode it must be equal to spi_mem_clkcnt_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLKCNT_H
              description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLKCNT_N
              description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLK_EQU_SYSCLK
              description: reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_USER
          description: SPI1 user register.
          addressOffset: 24
          size: 32
          resetValue: 2147483648
          fields:
            - name: SPI_MEM_CK_OUT_EDGE
              description: the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FWRITE_DIO
              description: In the write operations address phase and read-data phase apply 2 signals.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FWRITE_QIO
              description: In the write operations address phase and read-data phase apply 4 signals.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_USR_DUMMY_IDLE
              description: SPI clock is disable in dummy phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_MOSI
              description: This bit enable the write-data phase of an operation.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_MISO
              description: This bit enable the read-data phase of an operation.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_DUMMY
              description: This bit enable the dummy phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_ADDR
              description: This bit enable the address phase of an operation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_COMMAND
              description: This bit enable the command phase of an operation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_USER1
          description: SPI1 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503879
          fields:
            - name: SPI_MEM_USR_DUMMY_CYCLELEN
              description: The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: SPI_MEM_USER2
          description: SPI1 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: SPI_MEM_USR_COMMAND_VALUE
              description: The value of  command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SPI_MEM_MOSI_DLEN
          description: SPI1 send data bit length control register.
          addressOffset: 36
          size: 32
          fields:
            - name: SPI_MEM_USR_MOSI_DBITLEN
              description: The length in bits of write-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SPI_MEM_MISO_DLEN
          description: SPI1 receive data bit length control register.
          addressOffset: 40
          size: 32
          fields:
            - name: SPI_MEM_USR_MISO_DBITLEN
              description: The length in bits of  read-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SPI_MEM_RD_STATUS
          description: SPI1 status register.
          addressOffset: 44
          size: 32
          fields:
            - name: SPI_MEM_STATUS
              description: The value is stored when set spi_mem_flash_rdsr bit and spi_mem_flash_res bit.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SPI_MEM_MISC
          description: SPI1 misc register
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: SPI_MEM_CS0_DIS
              description: "SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 pin is active to select SPI device, such as flash, external RAM and so on."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CS1_DIS
              description: "SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 pin is active to select SPI device, such as flash, external RAM and so on."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_TX_CRC
          description: SPI1 TX CRC data register.
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: DATA
              description: "For SPI1, the value of crc32."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SPI_MEM_CACHE_FCTRL
          description: SPI1 bit mode control register.
          addressOffset: 60
          size: 32
          fields:
            - name: SPI_MEM_CACHE_USR_ADDR_4BYTE
              description: "For SPI1,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_DUAL
              description: "For SPI1, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_DUAL
              description: "For SPI1, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_DUAL
              description: "For SPI1, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_QUAD
              description: "For SPI1, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_QUAD
              description: "For SPI1, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_QUAD
              description: "For SPI1, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_W0
          description: SPI1 memory data buffer0
          addressOffset: 88
          size: 32
          fields:
            - name: SPI_MEM_BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W1
          description: SPI1 memory data buffer1
          addressOffset: 92
          size: 32
          fields:
            - name: SPI_MEM_BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W2
          description: SPI1 memory data buffer2
          addressOffset: 96
          size: 32
          fields:
            - name: SPI_MEM_BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W3
          description: SPI1 memory data buffer3
          addressOffset: 100
          size: 32
          fields:
            - name: SPI_MEM_BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W4
          description: SPI1 memory data buffer4
          addressOffset: 104
          size: 32
          fields:
            - name: SPI_MEM_BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W5
          description: SPI1 memory data buffer5
          addressOffset: 108
          size: 32
          fields:
            - name: SPI_MEM_BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W6
          description: SPI1 memory data buffer6
          addressOffset: 112
          size: 32
          fields:
            - name: SPI_MEM_BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W7
          description: SPI1 memory data buffer7
          addressOffset: 116
          size: 32
          fields:
            - name: SPI_MEM_BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W8
          description: SPI1 memory data buffer8
          addressOffset: 120
          size: 32
          fields:
            - name: SPI_MEM_BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W9
          description: SPI1 memory data buffer9
          addressOffset: 124
          size: 32
          fields:
            - name: SPI_MEM_BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W10
          description: SPI1 memory data buffer10
          addressOffset: 128
          size: 32
          fields:
            - name: SPI_MEM_BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W11
          description: SPI1 memory data buffer11
          addressOffset: 132
          size: 32
          fields:
            - name: SPI_MEM_BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W12
          description: SPI1 memory data buffer12
          addressOffset: 136
          size: 32
          fields:
            - name: SPI_MEM_BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W13
          description: SPI1 memory data buffer13
          addressOffset: 140
          size: 32
          fields:
            - name: SPI_MEM_BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W14
          description: SPI1 memory data buffer14
          addressOffset: 144
          size: 32
          fields:
            - name: SPI_MEM_BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W15
          description: SPI1 memory data buffer15
          addressOffset: 148
          size: 32
          fields:
            - name: SPI_MEM_BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_FLASH_WAITI_CTRL
          description: SPI1 wait idle control register
          addressOffset: 152
          size: 32
          resetValue: 327681
          fields:
            - name: SPI_MEM_WAITI_EN
              description: "1: The hardware will wait idle after SE/PP/WRSR automatically, and hardware auto Suspend/Resume can be enabled. 0: The functions of hardware wait idle and auto Suspend/Resume are not supported."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAITI_DUMMY
              description: The dummy phase enable when wait flash idle (RDSR)
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAITI_ADDR_EN
              description: "1: Output  address 0 in RDSR or read SUS command transfer. 0: Do not send out address in RDSR or read SUS command transfer."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAITI_ADDR_CYCLELEN
              description: "When SPI_MEM_WAITI_ADDR_EN is set, the  cycle length of sent out address is (SPI_MEM_WAITI_ADDR_CYCLELEN[1:0] + 1) SPI  bus clock cycles. It is not active when SPI_MEM_WAITI_ADDR_EN is cleared."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_WAITI_CMD_2B
              description: "1:The wait idle command bit length is 16. 0: The wait idle command bit length is 8."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAITI_DUMMY_CYCLELEN
              description: The dummy cycle length when wait flash idle(RDSR).
              bitOffset: 10
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_WAITI_CMD
              description: The command value to wait flash idle(RDSR).
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SPI_MEM_FLASH_SUS_CTRL
          description: SPI1 flash suspend control register
          addressOffset: 156
          size: 32
          resetValue: 134225920
          fields:
            - name: SPI_MEM_FLASH_PER
              description: "program erase resume bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PES
              description: "program erase suspend bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PER_WAIT_EN
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase resume command is sent. 0: SPI1 does not wait after program erase resume command is sent."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PES_WAIT_EN
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase suspend command is sent. 0: SPI1 does not wait after program erase suspend command is sent."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PES_PER_EN
              description: "Set this bit to enable PES end triggers PER transfer option. If this bit is 0, application should send PER after PES is done."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PES_EN
              description: Set this bit to enable Auto-suspending function.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PESR_END_MSK
              description: "The mask value when check SUS/SUS1/SUS2 status bit. If the read status value is status_in[15:0](only status_in[7:0] is valid when only one byte of data is read out, status_in[15:0] is valid when two bytes of data are read out), SUS/SUS1/SUS2 = status_in[15:0]^ SPI_MEM_PESR_END_MSK[15:0]."
              bitOffset: 6
              bitWidth: 16
              access: read-write
            - name: SPI_FMEM_RD_SUS_2B
              description: "1: Read two bytes when check flash SUS/SUS1/SUS2 status bit. 0:  Read one byte when check flash SUS/SUS1/SUS2 status bit"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PER_END_EN
              description: "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the resume status of flash. 0: Only need to check WIP is 0."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PES_END_EN
              description: "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the suspend status of flash. 0: Only need to check WIP is 0."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SUS_TIMEOUT_CNT
              description: "When SPI1 checks SUS/SUS1/SUS2 bits fail for SPI_MEM_SUS_TIMEOUT_CNT[6:0] times, it will be treated as check pass."
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: SPI_MEM_FLASH_SUS_CMD
          description: SPI1 flash suspend command register
          addressOffset: 160
          size: 32
          resetValue: 357749
          fields:
            - name: SPI_MEM_FLASH_PES_COMMAND
              description: Program/Erase suspend command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_WAIT_PESR_COMMAND
              description: Flash SUS/SUS1/SUS2 status bit read command. The command should be sent when SUS/SUS1/SUS2 bit should be checked to insure the suspend or resume status of flash.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SPI_MEM_SUS_STATUS
          description: SPI1 flash suspend status register
          addressOffset: 164
          size: 32
          resetValue: 2054815744
          fields:
            - name: SPI_MEM_FLASH_SUS
              description: "The status of flash suspend, only used in SPI1."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAIT_PESR_CMD_2B
              description: "1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] to check SUS/SUS1/SUS2 bit. 0: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[7:0] to check SUS/SUS1/SUS2 bit."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_HPM_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after HPM command is sent."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_RES_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after RES command is sent."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_DP_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after DP command is sent."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PER_DLY_128
              description: "Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PER command is sent."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PES_DLY_128
              description: "Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PES command is sent."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SPI0_LOCK_EN
              description: "1: Enable SPI0 lock SPI0/1 arbiter option. 0: Disable it."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PESR_CMD_2B
              description: "1: The bit length of Program/Erase Suspend/Resume command is 16. 0: The bit length of Program/Erase Suspend/Resume command is 8."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PER_COMMAND
              description: Program/Erase resume command.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SPI_MEM_INT_ENA
          description: SPI1 interrupt enable register
          addressOffset: 192
          size: 32
          fields:
            - name: SPI_MEM_PER_END_INT_ENA
              description: The enable bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PES_END_INT_ENA
              description: The enable bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WPE_END_INT_ENA
              description: The enable bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SLV_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_MST_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_BROWN_OUT_INT_ENA
              description: The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_INT_CLR
          description: SPI1 interrupt clear register
          addressOffset: 196
          size: 32
          fields:
            - name: SPI_MEM_PER_END_INT_CLR
              description: The clear bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_PES_END_INT_CLR
              description: The clear bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_WPE_END_INT_CLR
              description: The clear bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_SLV_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_MST_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_BROWN_OUT_INT_CLR
              description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_INT_RAW
          description: SPI1 interrupt raw register
          addressOffset: 200
          size: 32
          fields:
            - name: SPI_MEM_PER_END_INT_RAW
              description: "The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed successfully. 0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PES_END_INT_RAW
              description: "The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended successfully. 0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WPE_END_INT_RAW
              description: "The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SLV_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi1_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_MST_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi1_mst_st is changed from non idle state to idle state. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_BROWN_OUT_INT_RAW
              description: "The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered condition is that chip is loosing power and RTC module sends out brown out close flash request to SPI1. After SPI1 sends out suspend command to flash, this interrupt is triggered and MSPI returns to idle state. 0: Others."
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_INT_ST
          description: SPI1 interrupt status register
          addressOffset: 204
          size: 32
          fields:
            - name: SPI_MEM_PER_END_INT_ST
              description: The status bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PES_END_INT_ST
              description: The status bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_WPE_END_INT_ST
              description: The status bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SLV_ST_END_INT_ST
              description: The status bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_MST_ST_END_INT_ST
              description: The status bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_BROWN_OUT_INT_ST
              description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_DDR
          description: SPI1 DDR control register
          addressOffset: 212
          size: 32
          resetValue: 32
          fields:
            - name: SPI_FMEM_DDR_EN
              description: "1: in ddr mode,  0 in sdr mode"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_VAR_DUMMY
              description: Set the bit to enable variable dummy cycle in spi ddr mode.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_DDR_RDAT_SWP
              description: Set the bit to reorder rx data of the word in spi ddr mode.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_DDR_WDAT_SWP
              description: Set the bit to reorder tx data of the word in spi ddr mode.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_DDR_CMD_DIS
              description: the bit is used to disable dual edge in command phase when ddr mode.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_OUTMINBYTELEN
              description: It is the minimum output data length in the panda device.
              bitOffset: 5
              bitWidth: 7
              access: read-only
            - name: SPI_FMEM_USR_DDR_DQS_THD
              description: The delay number of data strobe which from memory based on SPI clock.
              bitOffset: 14
              bitWidth: 7
              access: read-only
            - name: SPI_FMEM_DDR_DQS_LOOP
              description: "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_CLK_DIFF_EN
              description: "Set this bit to enable the differential SPI_CLK#."
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_DQS_CA_IN
              description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_HYPERBUS_DUMMY_2X
              description: "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_CLK_DIFF_INV
              description: Set this bit to invert SPI_DIFF when accesses to flash. .
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_OCTA_RAM_ADDR
              description: "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SPI_FMEM_HYPERBUS_CA
              description: "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              bitOffset: 30
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_TIMING_CALI
          description: SPI1 timing control register
          addressOffset: 384
          size: 32
          fields:
            - name: SPI_MEM_TIMING_CALI
              description: The bit is used to enable timing auto-calibration for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_EXTRA_DUMMY_CYCLELEN
              description: add extra dummy spi clock cycle length for spi clock calibration.
              bitOffset: 2
              bitWidth: 3
              access: read-write
      - register:
          name: SPI_MEM_CLOCK_GATE
          description: SPI1 clk_gate register
          addressOffset: 512
          size: 32
          resetValue: 1
          fields:
            - name: SPI_MEM_CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 35660128
          fields:
            - name: SPI_MEM_DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI2
    description: SPI (Serial Peripheral Interface) Controller 2
    groupName: SPI2
    baseAddress: 1611141120
    addressBlock:
      - offset: 0
        size: 152
        usage: registers
    interrupt:
      - name: MSPI
        value: 40
      - name: SPI2
        value: 72
    registers:
      - register:
          name: CMD
          description: Command control register
          addressOffset: 0
          size: 32
          fields:
            - name: CONF_BITLEN
              description: Define the APB cycles of  SPI_CONF state. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: UPDATE
              description: "Set this bit to synchronize SPI registers from APB clock domain into SPI module clock domain, which is only used in SPI master mode."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: ADDR
          description: Address value register
          addressOffset: 4
          size: 32
          fields:
            - name: USR_ADDR_VALUE
              description: Address to slave. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CTRL
          description: SPI control register
          addressOffset: 8
          size: 32
          resetValue: 3932160
          fields:
            - name: DUMMY_OUT
              description: "0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase, the FSPI bus signals are output. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FADDR_DUAL
              description: "Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FADDR_QUAD
              description: "Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FADDR_OCT
              description: "Apply 8 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FCMD_OCT
              description: "Apply 8 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FREAD_OCT
              description: "In the read operations read-data phase apply 8 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: HOLD_POL
              description: "SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: WP_POL
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RD_BIT_ORDER
              description: "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: WR_BIT_ORDER
              description: "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 2
              access: read-write
      - register:
          name: CLOCK
          description: SPI clock control register
          addressOffset: 12
          size: 32
          resetValue: 2147496003
          fields:
            - name: CLKCNT_L
              description: In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: CLKCNT_H
              description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: CLKCNT_N
              description: In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: CLKDIV_PRE
              description: In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: CLK_EQU_SYSCLK
              description: "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER
          description: SPI USER control register
          addressOffset: 16
          size: 32
          resetValue: 2147483840
          fields:
            - name: DOUTDIN
              description: "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: QPI_MODE
              description: "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OPI_MODE
              description: "Just for master mode. 1: spi controller is in OPI mode (all in 8-b-m). 0: others. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CK_OUT_EDGE
              description: the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can be configured in CONF state.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals. Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals. Can be configured in CONF state.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FWRITE_OCT
              description: In the write operations read-data phase apply 8 signals. Can be configured in CONF state.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: USR_CONF_NXT
              description: "1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans will continue. 0: The seg-trans will end after the current SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SIO
              description: "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: USR_MOSI
              description: This bit enable the write-data phase of an operation. Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_MISO
              description: This bit enable the read-data phase of an operation. Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USR_DUMMY
              description: This bit enable the dummy phase of an operation. Can be configured in CONF state.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: USR_ADDR
              description: This bit enable the address phase of an operation. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND
              description: This bit enable the command phase of an operation. Can be configured in CONF state.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: USER1
          description: SPI USER control register 1
          addressOffset: 20
          size: 32
          resetValue: 3091267591
          fields:
            - name: USR_DUMMY_CYCLELEN
              description: The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: MST_WFULL_ERR_END_EN
              description: "1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CS_SETUP_TIME
              description: (cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state.
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: CS_HOLD_TIME
              description: delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state.
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: USER2
          description: SPI USER control register 2
          addressOffset: 24
          size: 32
          resetValue: 2013265920
          fields:
            - name: USR_COMMAND_VALUE
              description: The value of  command. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MST_REMPTY_ERR_END_EN
              description: "1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: MS_DLEN
          description: SPI data bit length control register
          addressOffset: 28
          size: 32
          fields:
            - name: MS_DATA_BITLEN
              description: The value of these bits is the configured SPI transmission data bit length in master mode DMA controlled transfer or CPU controlled transfer. The value is also the configured bit length in slave mode DMA RX controlled transfer. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: MISC
          description: SPI misc register
          addressOffset: 32
          size: 32
          resetValue: 62
          fields:
            - name: CS0_DIS
              description: "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CS1_DIS
              description: "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CS2_DIS
              description: "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CS3_DIS
              description: "SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CS4_DIS
              description: "SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CS5_DIS
              description: "SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CK_DIS
              description: "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASTER_CS_POL
              description: "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: CLK_DATA_DTR_EN
              description: "1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19."
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DATA_DTR_EN
              description: "1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: ADDR_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CMD_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm. 0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SLAVE_CS_POL
              description: "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DQS_IDLE_EDGE
              description: The default value of spi_dqs. Can be configured in CONF state.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: QUAD_DIN_PIN_SWAP
              description: "1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0:  spi quad input swap disable. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DIN_MODE
          description: SPI input delay mode configuration
          addressOffset: 36
          size: 32
          fields:
            - name: DIN0_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DIN4_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: DIN5_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: DIN6_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: DIN7_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: TIMING_HCLK_ACTIVE
              description: "1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DIN_NUM
          description: SPI input delay number configuration
          addressOffset: 40
          size: 32
          fields:
            - name: DIN0_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DIN1_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DIN2_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DIN3_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DIN4_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: DIN5_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-only
            - name: DIN6_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: DIN7_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-only
      - register:
          name: DOUT_MODE
          description: SPI output delay mode configuration
          addressOffset: 44
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "The output signal 0 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DOUT1_MODE
              description: "The output signal 1 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DOUT2_MODE
              description: "The output signal 2 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DOUT3_MODE
              description: "The output signal 3 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DOUT4_MODE
              description: "The output signal 4 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DOUT5_MODE
              description: "The output signal 5 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DOUT6_MODE
              description: "The output signal 6 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DOUT7_MODE
              description: "The output signal 7 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: D_DQS_MODE
              description: "The output signal SPI_DQS is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_CONF
          description: SPI DMA control register
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: DMA_OUTFIFO_EMPTY
              description: "Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0: DMA TX FIFO is ready for sending data."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_INFIFO_FULL
              description: "Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data. 0: DMA RX FIFO is ready for receiving data."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DMA_SLV_SEG_TRANS_EN
              description: "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SLV_RX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld is cleared by spi_trans_done."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SLV_TX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0: spi_dma_outfifo_empty_vld is cleared by spi_trans_done."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_EOF_EN
              description: "1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DMA_RX_ENA
              description: Set this bit to enable SPI DMA controlled receive data mode.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: DMA_TX_ENA
              description: Set this bit to enable SPI DMA controlled send data mode.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_AFIFO_RST
              description: "Set this bit to reset RX AFIFO, which is used to receive data in SPI master and slave mode transfer."
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: BUF_AFIFO_RST
              description: "Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU controlled mode transfer and master mode transfer."
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: DMA_AFIFO_RST
              description: "Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA controlled mode transfer."
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_INT_ENA
          description: SPI interrupt enable register
          addressOffset: 52
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_ENA
              description: The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_ENA
              description: The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_EX_QPI_INT_ENA
              description: The enable bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_EN_QPI_INT_ENA
              description: The enable bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_ENA
              description: The enable bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_ENA
              description: The enable bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_ENA
              description: The enable bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_ENA
              description: The enable bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLV_RD_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WR_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RD_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WR_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TRANS_DONE_INT_ENA
              description: The enable bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_TRANS_DONE_INT_ENA
              description: The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR_INT_ENA
              description: The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_BUF_ADDR_ERR_INT_ENA
              description: The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLV_CMD_ERR_INT_ENA
              description: The enable bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MST_RX_AFIFO_WFULL_ERR_INT_ENA
              description: The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_ENA
              description: The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: APP2_INT_ENA
              description: The enable bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: APP1_INT_ENA
              description: The enable bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_CLR
          description: SPI interrupt clear register
          addressOffset: 56
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_CLR
              description: The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_CLR
              description: The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLV_EX_QPI_INT_CLR
              description: The clear bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLV_EN_QPI_INT_CLR
              description: The clear bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLV_CMD7_INT_CLR
              description: The clear bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLV_CMD8_INT_CLR
              description: The clear bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLV_CMD9_INT_CLR
              description: The clear bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLV_CMDA_INT_CLR
              description: The clear bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLV_RD_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLV_WR_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLV_RD_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLV_WR_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TRANS_DONE_INT_CLR
              description: The clear bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DMA_SEG_TRANS_DONE_INT_CLR
              description: The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SEG_MAGIC_ERR_INT_CLR
              description: The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLV_BUF_ADDR_ERR_INT_CLR
              description: The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLV_CMD_ERR_INT_CLR
              description: The clear bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_CLR
              description: The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_CLR
              description: The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: APP2_INT_CLR
              description: The clear bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: APP1_INT_CLR
              description: The clear bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_INT_RAW
          description: SPI interrupt raw register
          addressOffset: 60
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_RAW
              description: "1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the receive data.  0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_RAW
              description: "1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in master mode and send out all 0 in slave mode.  0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SLV_EX_QPI_INT_RAW
              description: "The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission is ended. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SLV_EN_QPI_INT_RAW
              description: "The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission is ended. 0: Others."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_CMD7_INT_RAW
              description: "The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is ended. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SLV_CMD8_INT_RAW
              description: "The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is ended. 0: Others."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLV_CMD9_INT_RAW
              description: "The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is ended. 0: Others."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SLV_CMDA_INT_RAW
              description: "The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is ended. 0: Others."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SLV_RD_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA transmission is ended. 0: Others."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WR_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA transmission is ended. 0: Others."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RD_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF transmission is ended. 0: Others."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WR_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF transmission is ended. 0: Others."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is ended. 0: others."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans is not ended or not occurred."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SEG_MAGIC_ERR_INT_RAW
              description: "The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic value in CONF buffer is error in the DMA seg-conf-trans. 0: others."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SLV_BUF_ADDR_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is bigger than 63. 0: Others."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLV_CMD_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the current SPI slave HD mode transmission is not supported. 0: Others."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MST_RX_AFIFO_WFULL_ERR_INT_RAW
              description: "The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_RAW
              description: "The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode. 0: Others."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: APP2_INT_RAW
              description: The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: APP1_INT_RAW
              description: The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_INT_ST
          description: SPI interrupt status register
          addressOffset: 64
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_ST
              description: The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_ST
              description: The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SLV_EX_QPI_INT_ST
              description: The status bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SLV_EN_QPI_INT_ST
              description: The status bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLV_CMD7_INT_ST
              description: The status bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLV_CMD8_INT_ST
              description: The status bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SLV_CMD9_INT_ST
              description: The status bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SLV_CMDA_INT_ST
              description: The status bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLV_RD_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SLV_WR_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SLV_RD_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SLV_WR_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TRANS_DONE_INT_ST
              description: The status bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DMA_SEG_TRANS_DONE_INT_ST
              description: The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SEG_MAGIC_ERR_INT_ST
              description: The status bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SLV_BUF_ADDR_ERR_INT_ST
              description: The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLV_CMD_ERR_INT_ST
              description: The status bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_ST
              description: The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_ST
              description: The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: APP2_INT_ST
              description: The status bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: APP1_INT_ST
              description: The status bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_INT_SET
          description: SPI interrupt software set register
          addressOffset: 68
          size: 32
          fields:
            - name: DMA_INFIFO_FULL_ERR_INT_SET
              description: The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA_OUTFIFO_EMPTY_ERR_INT_SET
              description: The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SLV_EX_QPI_INT_SET
              description: The software set bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SLV_EN_QPI_INT_SET
              description: The software set bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SLV_CMD7_INT_SET
              description: The software set bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SLV_CMD8_INT_SET
              description: The software set bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLV_CMD9_INT_SET
              description: The software set bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SLV_CMDA_INT_SET
              description: The software set bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SLV_RD_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SLV_WR_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SLV_RD_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SLV_WR_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TRANS_DONE_INT_SET
              description: The software set bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DMA_SEG_TRANS_DONE_INT_SET
              description: The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SEG_MAGIC_ERR_INT_SET
              description: The software set bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SLV_BUF_ADDR_ERR_INT_SET
              description: The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLV_CMD_ERR_INT_SET
              description: The software set bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MST_RX_AFIFO_WFULL_ERR_INT_SET
              description: The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MST_TX_AFIFO_REMPTY_ERR_INT_SET
              description: The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: APP2_INT_SET
              description: The software set bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: APP1_INT_SET
              description: The software set bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: W0
          description: SPI CPU-controlled buffer0
          addressOffset: 152
          size: 32
          fields:
            - name: BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W1
          description: SPI CPU-controlled buffer1
          addressOffset: 156
          size: 32
          fields:
            - name: BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W2
          description: SPI CPU-controlled buffer2
          addressOffset: 160
          size: 32
          fields:
            - name: BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W3
          description: SPI CPU-controlled buffer3
          addressOffset: 164
          size: 32
          fields:
            - name: BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W4
          description: SPI CPU-controlled buffer4
          addressOffset: 168
          size: 32
          fields:
            - name: BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W5
          description: SPI CPU-controlled buffer5
          addressOffset: 172
          size: 32
          fields:
            - name: BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W6
          description: SPI CPU-controlled buffer6
          addressOffset: 176
          size: 32
          fields:
            - name: BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W7
          description: SPI CPU-controlled buffer7
          addressOffset: 180
          size: 32
          fields:
            - name: BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W8
          description: SPI CPU-controlled buffer8
          addressOffset: 184
          size: 32
          fields:
            - name: BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W9
          description: SPI CPU-controlled buffer9
          addressOffset: 188
          size: 32
          fields:
            - name: BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W10
          description: SPI CPU-controlled buffer10
          addressOffset: 192
          size: 32
          fields:
            - name: BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W11
          description: SPI CPU-controlled buffer11
          addressOffset: 196
          size: 32
          fields:
            - name: BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W12
          description: SPI CPU-controlled buffer12
          addressOffset: 200
          size: 32
          fields:
            - name: BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W13
          description: SPI CPU-controlled buffer13
          addressOffset: 204
          size: 32
          fields:
            - name: BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W14
          description: SPI CPU-controlled buffer14
          addressOffset: 208
          size: 32
          fields:
            - name: BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: W15
          description: SPI CPU-controlled buffer15
          addressOffset: 212
          size: 32
          fields:
            - name: BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLAVE
          description: SPI slave control register
          addressOffset: 224
          size: 32
          resetValue: 41943040
          fields:
            - name: CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CLK_MODE_13
              description: "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RSCK_DATA_OUT
              description: "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SLV_RDDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SLV_WRDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SLV_RDBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLV_WRBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DMA_SEG_MAGIC_VALUE
              description: The magic value of BM table in master DMA seg-trans.
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: MODE
              description: "Set SPI work mode. 1: slave mode 0: master mode."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SOFT_RESET
              description: "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: USR_CONF
              description: "1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans will start. 0: This is not seg-trans mode."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: MST_FD_WAIT_DMA_TX_DATA
              description: "In master full-duplex mode, 1: GP-SPI will wait DMA TX data is ready before starting SPI transfer. 0: GP-SPI does not wait DMA TX data before starting SPI transfer."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE1
          description: SPI slave control register 1
          addressOffset: 228
          size: 32
          fields:
            - name: SLV_DATA_BITLEN
              description: The transferred data bit length in SPI slave FD and HD mode.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: SLV_LAST_COMMAND
              description: In the slave mode it is the value of command.
              bitOffset: 18
              bitWidth: 8
              access: read-write
            - name: SLV_LAST_ADDR
              description: In the slave mode it is the value of address.
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: CLK_GATE
          description: SPI module clock and register clock control
          addressOffset: 232
          size: 32
          fields:
            - name: CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MST_CLK_ACTIVE
              description: Set this bit to power on the SPI module clock.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MST_CLK_SEL
              description: "This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M. 0: XTAL CLK."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control
          addressOffset: 240
          size: 32
          resetValue: 35656448
          fields:
            - name: DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SYSTIMER
    description: System Timer
    groupName: SYSTIMER
    baseAddress: 1610653696
    addressBlock:
      - offset: 0
        size: 144
        usage: registers
    interrupt:
      - name: SYSTIMER_TARGET0
        value: 57
      - name: SYSTIMER_TARGET1
        value: 58
      - name: SYSTIMER_TARGET2
        value: 59
    registers:
      - register:
          name: CONF
          description: Configure system timer clock
          addressOffset: 0
          size: 32
          resetValue: 1174405120
          fields:
            - name: SYSTIMER_CLK_FO
              description: systimer clock force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_EN
              description: "enable systimer's etm task and event"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_WORK_EN
              description: target2 work enable
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TARGET1_WORK_EN
              description: target1 work enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TARGET0_WORK_EN
              description: target0 work enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE1_STALL_EN
              description: If timer unit1 is stalled when core1 stalled
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE0_STALL_EN
              description: If timer unit1 is stalled when core0 stalled
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE1_STALL_EN
              description: If timer unit0 is stalled when core1 stalled
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE0_STALL_EN
              description: If timer unit0 is stalled when core0 stalled
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_WORK_EN
              description: timer unit1 work enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_WORK_EN
              description: timer unit0 work enable
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: register file clk gating
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_OP
          description: system timer unit0 value update register
          addressOffset: 4
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_VALID
              description: timer value is sync and valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT0_UPDATE
              description: update timer_unit0
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_OP
          description: system timer unit1 value update register
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_VALID
              description: timer value is sync and valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT1_UPDATE
              description: update timer unit1
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD_HI
          description: system timer unit0 value high load register
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_HI
              description: timer unit0 load high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT0_LOAD_LO
          description: system timer unit0 value low load register
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_LO
              description: timer unit0 load low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: UNIT1_LOAD_HI
          description: system timer unit1 value high load register
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_HI
              description: timer unit1 load high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT1_LOAD_LO
          description: system timer unit1 value low load register
          addressOffset: 24
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_LO
              description: timer unit1 load low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_HI
          description: system timer comp0 value high register
          addressOffset: 28
          size: 32
          fields:
            - name: TIMER_TARGET0_HI
              description: timer taget0 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET0_LO
          description: system timer comp0 value low register
          addressOffset: 32
          size: 32
          fields:
            - name: TIMER_TARGET0_LO
              description: timer taget0 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET1_HI
          description: system timer comp1 value high register
          addressOffset: 36
          size: 32
          fields:
            - name: TIMER_TARGET1_HI
              description: timer taget1 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET1_LO
          description: system timer comp1 value low register
          addressOffset: 40
          size: 32
          fields:
            - name: TIMER_TARGET1_LO
              description: timer taget1 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET2_HI
          description: system timer comp2 value high register
          addressOffset: 44
          size: 32
          fields:
            - name: TIMER_TARGET2_HI
              description: timer taget2 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET2_LO
          description: system timer comp2 value low register
          addressOffset: 48
          size: 32
          fields:
            - name: TIMER_TARGET2_LO
              description: timer taget2 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_CONF
          description: system timer comp0 target mode register
          addressOffset: 52
          size: 32
          fields:
            - name: TARGET0_PERIOD
              description: target0 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET0_PERIOD_MODE
              description: Set target0 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET0_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET1_CONF
          description: system timer comp1 target mode register
          addressOffset: 56
          size: 32
          fields:
            - name: TARGET1_PERIOD
              description: target1 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET1_PERIOD_MODE
              description: Set target1 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET1_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET2_CONF
          description: system timer comp2 target mode register
          addressOffset: 60
          size: 32
          fields:
            - name: TARGET2_PERIOD
              description: target2 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET2_PERIOD_MODE
              description: Set target2 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET2_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_VALUE_HI
          description: system timer unit0 value high register
          addressOffset: 64
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_HI
              description: timer read value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT0_VALUE_LO
          description: system timer unit0 value low register
          addressOffset: 68
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_LO
              description: timer read value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: UNIT1_VALUE_HI
          description: system timer unit1 value high register
          addressOffset: 72
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_HI
              description: timer read value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT1_VALUE_LO
          description: system timer unit1 value low register
          addressOffset: 76
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_LO
              description: timer read value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: COMP0_LOAD
          description: system timer comp0 conf sync register
          addressOffset: 80
          size: 32
          fields:
            - name: TIMER_COMP0_LOAD
              description: timer comp0 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP1_LOAD
          description: system timer comp1 conf sync register
          addressOffset: 84
          size: 32
          fields:
            - name: TIMER_COMP1_LOAD
              description: timer comp1 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP2_LOAD
          description: system timer comp2 conf sync register
          addressOffset: 88
          size: 32
          fields:
            - name: TIMER_COMP2_LOAD
              description: timer comp2 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD
          description: system timer unit0 conf sync register
          addressOffset: 92
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD
              description: timer unit0 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_LOAD
          description: system timer unit1 conf sync register
          addressOffset: 96
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD
              description: timer unit1 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: systimer interrupt enable register
          addressOffset: 100
          size: 32
          fields:
            - name: TARGET0_INT_ENA
              description: interupt0 enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_ENA
              description: interupt1 enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_ENA
              description: interupt2 enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: systimer interrupt raw register
          addressOffset: 104
          size: 32
          fields:
            - name: TARGET0_INT_RAW
              description: interupt0 raw
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_RAW
              description: interupt1 raw
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_RAW
              description: interupt2 raw
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: systimer interrupt clear register
          addressOffset: 108
          size: 32
          fields:
            - name: TARGET0_INT_CLR
              description: interupt0 clear
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TARGET1_INT_CLR
              description: interupt1 clear
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TARGET2_INT_CLR
              description: interupt2 clear
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ST
          description: systimer interrupt status register
          addressOffset: 112
          size: 32
          fields:
            - name: TARGET0_INT_ST
              description: interupt0 status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TARGET1_INT_ST
              description: interupt1 status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TARGET2_INT_ST
              description: interupt2 status
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: REAL_TARGET0_LO
          description: system timer comp0 actual target value low register
          addressOffset: 116
          size: 32
          fields:
            - name: TARGET0_LO_RO
              description: actual target value value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REAL_TARGET0_HI
          description: system timer comp0 actual target value high register
          addressOffset: 120
          size: 32
          fields:
            - name: TARGET0_HI_RO
              description: actual target value value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: REAL_TARGET1_LO
          description: system timer comp1 actual target value low register
          addressOffset: 124
          size: 32
          fields:
            - name: TARGET1_LO_RO
              description: actual target value value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REAL_TARGET1_HI
          description: system timer comp1 actual target value high register
          addressOffset: 128
          size: 32
          fields:
            - name: TARGET1_HI_RO
              description: actual target value value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: REAL_TARGET2_LO
          description: system timer comp2 actual target value low register
          addressOffset: 132
          size: 32
          fields:
            - name: TARGET2_LO_RO
              description: actual target value value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REAL_TARGET2_HI
          description: system timer comp2 actual target value high register
          addressOffset: 136
          size: 32
          fields:
            - name: TARGET2_HI_RO
              description: actual target value value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: DATE
          description: system timer version control register
          addressOffset: 252
          size: 32
          resetValue: 35655795
          fields:
            - name: DATE
              description: systimer register version
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: TEE
    description: TEE Peripheral
    groupName: TEE
    baseAddress: 1611235328
    addressBlock:
      - offset: 0
        size: 136
        usage: registers
    registers:
      - register:
          name: M0_MODE_CTRL
          description: Tee mode control register
          addressOffset: 0
          size: 32
          fields:
            - name: M0_MODE
              description: "M0 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M1_MODE_CTRL
          description: Tee mode control register
          addressOffset: 4
          size: 32
          resetValue: 3
          fields:
            - name: M1_MODE
              description: "M1 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M2_MODE_CTRL
          description: Tee mode control register
          addressOffset: 8
          size: 32
          fields:
            - name: M2_MODE
              description: "M2 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M3_MODE_CTRL
          description: Tee mode control register
          addressOffset: 12
          size: 32
          resetValue: 3
          fields:
            - name: M3_MODE
              description: "M3 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M4_MODE_CTRL
          description: Tee mode control register
          addressOffset: 16
          size: 32
          resetValue: 3
          fields:
            - name: M4_MODE
              description: "M4 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M5_MODE_CTRL
          description: Tee mode control register
          addressOffset: 20
          size: 32
          resetValue: 3
          fields:
            - name: M5_MODE
              description: "M5 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M6_MODE_CTRL
          description: Tee mode control register
          addressOffset: 24
          size: 32
          resetValue: 3
          fields:
            - name: M6_MODE
              description: "M6 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M7_MODE_CTRL
          description: Tee mode control register
          addressOffset: 28
          size: 32
          resetValue: 3
          fields:
            - name: M7_MODE
              description: "M7 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M8_MODE_CTRL
          description: Tee mode control register
          addressOffset: 32
          size: 32
          resetValue: 3
          fields:
            - name: M8_MODE
              description: "M8 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M9_MODE_CTRL
          description: Tee mode control register
          addressOffset: 36
          size: 32
          resetValue: 3
          fields:
            - name: M9_MODE
              description: "M9 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M10_MODE_CTRL
          description: Tee mode control register
          addressOffset: 40
          size: 32
          resetValue: 3
          fields:
            - name: M10_MODE
              description: "M10 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M11_MODE_CTRL
          description: Tee mode control register
          addressOffset: 44
          size: 32
          resetValue: 3
          fields:
            - name: M11_MODE
              description: "M11 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M12_MODE_CTRL
          description: Tee mode control register
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: M12_MODE
              description: "M12 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M13_MODE_CTRL
          description: Tee mode control register
          addressOffset: 52
          size: 32
          resetValue: 3
          fields:
            - name: M13_MODE
              description: "M13 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M14_MODE_CTRL
          description: Tee mode control register
          addressOffset: 56
          size: 32
          resetValue: 3
          fields:
            - name: M14_MODE
              description: "M14 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M15_MODE_CTRL
          description: Tee mode control register
          addressOffset: 60
          size: 32
          resetValue: 3
          fields:
            - name: M15_MODE
              description: "M15 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M16_MODE_CTRL
          description: Tee mode control register
          addressOffset: 64
          size: 32
          resetValue: 3
          fields:
            - name: M16_MODE
              description: "M16 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M17_MODE_CTRL
          description: Tee mode control register
          addressOffset: 68
          size: 32
          resetValue: 3
          fields:
            - name: M17_MODE
              description: "M17 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M18_MODE_CTRL
          description: Tee mode control register
          addressOffset: 72
          size: 32
          resetValue: 3
          fields:
            - name: M18_MODE
              description: "M18 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M19_MODE_CTRL
          description: Tee mode control register
          addressOffset: 76
          size: 32
          resetValue: 3
          fields:
            - name: M19_MODE
              description: "M19 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M20_MODE_CTRL
          description: Tee mode control register
          addressOffset: 80
          size: 32
          resetValue: 3
          fields:
            - name: M20_MODE
              description: "M20 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M21_MODE_CTRL
          description: Tee mode control register
          addressOffset: 84
          size: 32
          resetValue: 3
          fields:
            - name: M21_MODE
              description: "M21 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M22_MODE_CTRL
          description: Tee mode control register
          addressOffset: 88
          size: 32
          resetValue: 3
          fields:
            - name: M22_MODE
              description: "M22 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M23_MODE_CTRL
          description: Tee mode control register
          addressOffset: 92
          size: 32
          resetValue: 3
          fields:
            - name: M23_MODE
              description: "M23 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M24_MODE_CTRL
          description: Tee mode control register
          addressOffset: 96
          size: 32
          resetValue: 3
          fields:
            - name: M24_MODE
              description: "M24 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M25_MODE_CTRL
          description: Tee mode control register
          addressOffset: 100
          size: 32
          resetValue: 3
          fields:
            - name: M25_MODE
              description: "M25 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M26_MODE_CTRL
          description: Tee mode control register
          addressOffset: 104
          size: 32
          resetValue: 3
          fields:
            - name: M26_MODE
              description: "M26 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M27_MODE_CTRL
          description: Tee mode control register
          addressOffset: 108
          size: 32
          resetValue: 3
          fields:
            - name: M27_MODE
              description: "M27 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M28_MODE_CTRL
          description: Tee mode control register
          addressOffset: 112
          size: 32
          resetValue: 3
          fields:
            - name: M28_MODE
              description: "M28 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M29_MODE_CTRL
          description: Tee mode control register
          addressOffset: 116
          size: 32
          resetValue: 3
          fields:
            - name: M29_MODE
              description: "M29 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M30_MODE_CTRL
          description: Tee mode control register
          addressOffset: 120
          size: 32
          resetValue: 3
          fields:
            - name: M30_MODE
              description: "M30 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: M31_MODE_CTRL
          description: Tee mode control register
          addressOffset: 124
          size: 32
          resetValue: 3
          fields:
            - name: M31_MODE
              description: "M31 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0: tee_mode"
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: CLOCK_GATE
          description: Clock gating register
          addressOffset: 128
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: reg_clk_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 4092
          size: 32
          resetValue: 35672706
          fields:
            - name: DATE
              description: reg_tee_date
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: TIMG0
    description: Timer Group 0
    groupName: TIMG
    baseAddress: 1610645504
    addressBlock:
      - offset: 0
        size: 104
        usage: registers
    interrupt:
      - name: TG0_T0_LEVEL
        value: 51
      - name: TG0_T1_LEVEL
        value: 52
      - name: TG0_WDT_LEVEL
        value: 53
    registers:
      - register:
          name: T0CONFIG
          description: Timer %s configuration register
          addressOffset: 0
          size: 32
          resetValue: 1610620928
          fields:
            - name: USE_XTAL
              description: "1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK as the source clock of timer group."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ALARM_EN
              description: "When set, the alarm is enabled. This bit is automatically cleared once an\nalarm occurs."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DIVCNT_RST
              description: "When set, Timer %s 's clock divider counter will be reset."
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DIVIDER
              description: Timer %s clock (T%s_clk) prescaler value.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: AUTORELOAD
              description: "When set, timer %s auto-reload at alarm is enabled."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INCREASE
              description: "When set, the timer %s time-base counter will increment every clock tick. When\ncleared, the timer %s time-base counter will decrement."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EN
              description: "When set, the timer %s time-base counter is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T0LO
          description: "Timer %s current value, low 32 bits"
          addressOffset: 4
          size: 32
          fields:
            - name: LO
              description: "After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base counter\nof timer %s can be read here."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T0HI
          description: "Timer %s current value, high 22 bits"
          addressOffset: 8
          size: 32
          fields:
            - name: HI
              description: "After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base counter\nof timer %s can be read here."
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          name: T0UPDATE
          description: Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
          addressOffset: 12
          size: 32
          fields:
            - name: UPDATE
              description: "After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is latched."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: T0ALARMLO
          description: "Timer %s alarm value, low 32 bits"
          addressOffset: 16
          size: 32
          fields:
            - name: ALARM_LO
              description: "Timer %s alarm trigger time-base counter value, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0ALARMHI
          description: "Timer %s alarm value, high bits"
          addressOffset: 20
          size: 32
          fields:
            - name: ALARM_HI
              description: "Timer %s alarm trigger time-base counter value, high 22 bits."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: T0LOADLO
          description: "Timer %s reload value, low 32 bits"
          addressOffset: 24
          size: 32
          fields:
            - name: LOAD_LO
              description: "Low 32 bits of the value that a reload will load onto timer %s time-base\nCounter."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T0LOADHI
          description: "Timer %s reload value, high 22 bits"
          addressOffset: 28
          size: 32
          fields:
            - name: LOAD_HI
              description: "High 22 bits of the value that a reload will load onto timer %s time-base\ncounter."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: T0LOAD
          description: Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
          addressOffset: 32
          size: 32
          fields:
            - name: LOAD
              description: Write any value to trigger a timer %s time-base counter reload.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTCONFIG0
          description: Watchdog timer configuration register
          addressOffset: 72
          size: 32
          resetValue: 311296
          fields:
            - name: WDT_APPCPU_RESET_EN
              description: WDT reset CPU enable.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: WDT reset CPU enable.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: "When set, Flash boot protection is enabled."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: "System reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: "CPU reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WDT_USE_XTAL
              description: "choose WDT clock:0-apb_clk, 1-xtal_clk."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WDT_CONF_UPDATE_EN
              description: update the WDT configuration registers
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: WDT_STG3
              description: "Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: WDT_STG2
              description: "Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: WDT_STG1
              description: "Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: WDT_STG0
              description: "Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: WDT_EN
              description: "When set, MWDT is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: Watchdog timer prescaler register
          addressOffset: 76
          size: 32
          resetValue: 65536
          fields:
            - name: WDT_DIVCNT_RST
              description: "When set, WDT 's clock divider counter will be reset."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: WDT_CLK_PRESCALE
              description: "MWDT clock prescaler value. MWDT clock period = 12.5 ns *\nTIMG_WDT_CLK_PRESCALE."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WDTCONFIG2
          description: Watchdog timer stage 0 timeout value
          addressOffset: 80
          size: 32
          resetValue: 26000000
          fields:
            - name: WDT_STG0_HOLD
              description: "Stage 0 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: Watchdog timer stage 1 timeout value
          addressOffset: 84
          size: 32
          resetValue: 134217727
          fields:
            - name: WDT_STG1_HOLD
              description: "Stage 1 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: Watchdog timer stage 2 timeout value
          addressOffset: 88
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG2_HOLD
              description: "Stage 2 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG5
          description: Watchdog timer stage 3 timeout value
          addressOffset: 92
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG3_HOLD
              description: "Stage 3 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: Write to feed the watchdog timer
          addressOffset: 96
          size: 32
          fields:
            - name: WDT_FEED
              description: Write any value to feed the MWDT. (WO)
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTWPROTECT
          description: Watchdog write protect register
          addressOffset: 100
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              description: "If the register contains a different value than its reset value, write\nprotection is enabled."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RTCCALICFG
          description: RTC calibration configure register
          addressOffset: 104
          size: 32
          resetValue: 69632
          fields:
            - name: RTC_CALI_START_CYCLING
              description: "0: one-shot frequency calculation,1: periodic frequency calculation,"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RTC_CALI_CLK_SEL
              description: "0:rtc slow clock. 1:clk_8m, 2:xtal_32k."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RTC_CALI_RDY
              description: indicate one-shot frequency calculation is done.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_MAX
              description: "Configure the time to calculate RTC slow clock's frequency."
              bitOffset: 16
              bitWidth: 15
              access: read-write
            - name: RTC_CALI_START
              description: Set this bit to start one-shot frequency calculation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RTCCALICFG1
          description: RTC calibration configure1 register
          addressOffset: 108
          size: 32
          fields:
            - name: RTC_CALI_CYCLING_DATA_VLD
              description: indicate periodic frequency calculation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_VALUE
              description: "When one-shot or periodic frequency calculation is done, read this value to calculate RTC slow clock's frequency."
              bitOffset: 7
              bitWidth: 25
              access: read-only
      - register:
          name: INT_ENA_TIMERS
          description: Interrupt enable bits
          addressOffset: 112
          size: 32
          fields:
            - name: T0_INT_ENA
              description: The interrupt enable bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: The interrupt enable bit for the TIMG_WDT_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_TIMERS
          description: Raw interrupt status
          addressOffset: 116
          size: 32
          fields:
            - name: T0_INT_RAW
              description: The raw interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: The raw interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_TIMERS
          description: Masked interrupt status
          addressOffset: 120
          size: 32
          fields:
            - name: T0_INT_ST
              description: The masked interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: The masked interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_TIMERS
          description: Interrupt clear bits
          addressOffset: 124
          size: 32
          fields:
            - name: T0_INT_CLR
              description: Set this bit to clear the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Set this bit to clear the TIMG_WDT_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: RTCCALICFG2
          description: Timer group calibration register
          addressOffset: 128
          size: 32
          resetValue: 4294967192
          fields:
            - name: RTC_CALI_TIMEOUT
              description: RTC calibration timeout indicator
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_TIMEOUT_RST_CNT
              description: Cycles that release calibration timeout reset
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: RTC_CALI_TIMEOUT_THRES
              description: "Threshold value for the RTC calibration timer. If the calibration timer's value exceeds this threshold, a timeout is triggered."
              bitOffset: 7
              bitWidth: 25
              access: read-write
      - register:
          name: NTIMERS_DATE
          description: Timer version control register
          addressOffset: 248
          size: 32
          resetValue: 35676274
          fields:
            - name: NTIMGS_DATE
              description: Timer version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: REGCLK
          description: Timer group clock gate register
          addressOffset: 252
          size: 32
          resetValue: 1879048192
          fields:
            - name: ETM_EN
              description: "enable timer's etm task and event"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: WDT_CLK_IS_ACTIVE
              description: "enable WDT's clock"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIMER_CLK_IS_ACTIVE
              description: "enable Timer 30's clock"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "Register clock gate signal. 1: Registers can be read and written to by software. 0: Registers can not be read or written to by software."
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: TIMG1
    description: Timer Group 1
    baseAddress: 1610649600
    interrupt:
      - name: TG1_T0_LEVEL
        value: 54
      - name: TG1_T1_LEVEL
        value: 55
      - name: TG1_WDT_LEVEL
        value: 56
    derivedFrom: TIMG0
  - name: TRACE
    description: RISC-V Trace Encoder
    groupName: TRACE
    baseAddress: 1611399168
    addressBlock:
      - offset: 0
        size: 48
        usage: registers
    interrupt:
      - name: TRACE
        value: 27
    registers:
      - register:
          name: MEM_START_ADDR
          description: mem start addr
          addressOffset: 0
          size: 32
          fields:
            - name: MEM_START_ADDR
              description: The start address of trace memory
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MEM_END_ADDR
          description: mem end addr
          addressOffset: 4
          size: 32
          resetValue: 4294967295
          fields:
            - name: MEM_END_ADDR
              description: The end address of trace memory
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MEM_CURRENT_ADDR
          description: mem current addr
          addressOffset: 8
          size: 32
          fields:
            - name: MEM_CURRENT_ADDR
              description: "current_mem_addr,indicate that next writing addr"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MEM_ADDR_UPDATE
          description: mem addr update
          addressOffset: 12
          size: 32
          fields:
            - name: MEM_CURRENT_ADDR_UPDATE
              description: "when set this reg, the current_mem_addr will update to start_addr"
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: FIFO_STATUS
          description: fifo status register
          addressOffset: 16
          size: 32
          resetValue: 1
          fields:
            - name: FIFO_EMPTY
              description: 1 indicate that fifo is empty
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: WORK_STATUS
              description: mem_full interrupt status
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INTR_ENA
          description: interrupt enable register
          addressOffset: 20
          size: 32
          fields:
            - name: FIFO_OVERFLOW_INTR_ENA
              description: Set 1 enable fifo_overflow interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_FULL_INTR_ENA
              description: Set 1 enable mem_full interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INTR_RAW
          description: interrupt status register
          addressOffset: 24
          size: 32
          fields:
            - name: FIFO_OVERFLOW_INTR_RAW
              description: fifo_overflow interrupt status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: MEM_FULL_INTR_RAW
              description: mem_full interrupt status
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INTR_CLR
          description: interrupt clear register
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_OVERFLOW_INTR_CLR
              description: Set 1 clr fifo overflow interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MEM_FULL_INTR_CLR
              description: Set 1 clr mem full interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: TRIGGER
          description: trigger register
          addressOffset: 32
          size: 32
          resetValue: 12
          fields:
            - name: "ON"
              description: "[0] set 1 start trace."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: "OFF"
              description: set 1 stop trace.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MEM_LOOP
              description: "if this reg is 1, trace will loop wrtie trace_mem.  If is 0, when mem_current_addr at mem_end_addr, it will stop at the mem_end_addr"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RESTART_ENA
              description: "enable encoder auto-restart, when lost package, the encoder will end, if enable auto-restart, when fifo empty, encoder will restart and send a sync package."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: RESYNC_PROLONGED
          description: resync configuration register
          addressOffset: 36
          size: 32
          resetValue: 128
          fields:
            - name: RESYNC_PROLONGED
              description: "count number, when count to this value, send a sync package"
              bitOffset: 0
              bitWidth: 24
              access: read-write
            - name: RESYNC_MODE
              description: "resyc mode sel: 0: default, cycle count   1: package num count"
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: CLOCK_GATE
          description: Clock gate control register
          addressOffset: 40
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: The bit is used to enable clock gate when access all registers in this module.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 35663920
          fields:
            - name: DATE
              description: version control register. Note that this default value stored is the latest date when the hardware logic was updated.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: TWAI0
    description: Two-Wire Automotive Interface
    groupName: TWAI
    baseAddress: 1610657792
    addressBlock:
      - offset: 0
        size: 128
        usage: registers
    interrupt:
      - name: TWAI0
        value: 46
    registers:
      - register:
          name: MODE
          description: TWAI mode register.
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: RESET_MODE
              description: "1: reset, detection of a set reset mode bit results in aborting the current transmission/reception of a message and entering the reset mode. 0: normal, on the '1-to-0' transition of the reset mode bit, the TWAI controller returns to the operating mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LISTEN_ONLY_MODE
              description: "1: listen only, in this mode the TWAI controller would give no acknowledge to the TWAI-bus, even if a message is received successfully. The error counters are stopped at the current value. 0: normal."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SELF_TEST_MODE
              description: "1: self test, in this mode a full node test is possible without any other active node on the bus using the self reception request command. The TWAI controller will perform a successful transmission, even if there is no acknowledge received. 0: normal, an acknowledge is required for successful transmission."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_MODE
              description: "1:single, the single acceptance filter option is enabled (one filter with the length of 32 bit is active). 0:dual, the dual acceptance filter option is enabled (two filters, each with the length of 16 bit are active)."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CMD
          description: TWAI command register.
          addressOffset: 4
          size: 32
          fields:
            - name: TX_REQ
              description: "1: present, a message shall be transmitted. 0: absent"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ABORT_TX
              description: "1: present, if not already in progress, a pending transmission request is cancelled. 0: absent"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RELEASE_BUF
              description: "1: released, the receive buffer, representing the message memory space in the RXFIFO is released. 0: no action"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CLEAR_DATA_OVERRUN
              description: "1: clear, the data overrun status bit is cleared. 0: no action."
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SELF_RX_REQUEST
              description: "1: present, a message shall be transmitted and received simultaneously. 0: absent."
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: STATUS
          description: TWAI status register.
          addressOffset: 8
          size: 32
          fields:
            - name: RX_BUF_ST
              description: "1: full, one or more complete messages are available in the RXFIFO. 0: empty, no message is available"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OVERRUN
              description: "1: overrun, a message was lost because there was not enough space for that message in the RXFIFO. 0: absent, no data overrun has occurred since the last clear data overrun command was given"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TX_BUF_ST
              description: "1: released, the CPU may write a message into the transmit buffer. 0: locked, the CPU cannot access the transmit buffer, a message is either waiting for transmission or is in the process of being transmitted"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TRANSMISSION_COMPLETE
              description: "1: complete, last requested transmission has been successfully completed. 0: incomplete, previously requested transmission is not yet completed"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RECEIVE
              description: "1: receive, the TWAI controller is receiving a message. 0: idle"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TRANSMIT
              description: "1: transmit, the TWAI controller is transmitting a message. 0: idle"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ERR
              description: "1: error, at least one of the error counters has reached or exceeded the CPU warning limit defined by the Error Warning Limit Register (EWLR). 0: ok, both error counters are below the warning limit"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_OFF_ST
              description: "1: bus-off, the TWAI controller is not involved in bus activities. 0: bus-on, the TWAI controller is involved in bus activities"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: MISS_ST
              description: "1: current message is destroyed because of FIFO overflow."
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INTERRUPT
          description: "Interrupt signals' register."
          addressOffset: 12
          size: 32
          fields:
            - name: RECEIVE_INT_ST
              description: "1: this bit is set while the receive FIFO is not empty and the RIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TRANSMIT_INT_ST
              description: "1: this bit is set whenever the transmit buffer status changes from '0-to-1' (released) and the TIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ERR_WARNING_INT_ST
              description: "1: this bit is set on every change (set and clear) of either the error status or bus status bits and the EIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DATA_OVERRUN_INT_ST
              description: "1: this bit is set on a '0-to-1' transition of the data overrun status bit and the DOIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ERR_PASSIVE_INT_ST
              description: "1: this bit is set whenever the TWAI controller has reached the error passive status (at least one error counter exceeds the protocol-defined level of 127) or if the TWAI controller is in the error passive status and enters the error active status again and the EPIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: "1: this bit is set when the TWAI controller lost the arbitration and becomes a receiver and the ALIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_ERR_INT_ST
              description: "1: this bit is set when the TWAI controller detects an error on the TWAI-bus and the BEIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IDLE_INT_ST
              description: "1: this bit is set when the TWAI controller detects state of TWAI become IDLE and this interrupt enable bit is set within the interrupt enable register. 0: reset"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INTERRUPT_ENABLE
          description: Interrupt enable register.
          addressOffset: 16
          size: 32
          fields:
            - name: EXT_RECEIVE_INT_ENA
              description: "1: enabled, when the receive buffer status is 'full' the TWAI controller requests the respective interrupt. 0: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EXT_TRANSMIT_INT_ENA
              description: "1: enabled, when a message has been successfully transmitted or the transmit buffer is accessible again (e.g. after an abort transmission command), the TWAI controller requests the respective interrupt. 0: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXT_ERR_WARNING_INT_ENA
              description: "1: enabled, if the error or bus status change (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EXT_DATA_OVERRUN_INT_ENA
              description: "1: enabled, if the data overrun status bit is set (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ERR_PASSIVE_INT_ENA
              description: "1: enabled, if the error status of the TWAI controller changes from error active to error passive or vice versa, the respective interrupt is requested. 0: disable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: "1: enabled, if the TWAI controller has lost arbitration, the respective interrupt is requested. 0: disable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BUS_ERR_INT_ENA
              description: "1: enabled, if an bus error has been detected, the TWAI controller requests the respective interrupt. 0: disable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IDLE_INT_ENA
              description: "1: enabled, if state of TWAI become IDLE, the TWAI controller requests the respective interrupt. 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: BUS_TIMING_0
          description: Bit timing configuration register 0.
          addressOffset: 24
          size: 32
          fields:
            - name: BAUD_PRESC
              description: The period of the TWAI system clock is programmable and determines the individual bit timing. Software has R/W permission in reset mode and RO permission in operation mode.
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: SYNC_JUMP_WIDTH
              description: The synchronization jump width defines the maximum number of clock cycles a bit period may be shortened or lengthened. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: BUS_TIMING_1
          description: Bit timing configuration register 1.
          addressOffset: 28
          size: 32
          fields:
            - name: TIME_SEG1
              description: The number of clock cycles in TSEG1 per bit timing. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TIME_SEG2
              description: The number of clock cycles in TSEG2 per bit timing. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: TIME_SAMP
              description: "1: triple, the bus is sampled three times. 0: single, the bus is sampled once. Software has R/W permission in reset mode and RO in operation mode."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: ARB_LOST_CAP
          description: TWAI arbiter lost capture register.
          addressOffset: 44
          size: 32
          fields:
            - name: ARBITRATION_LOST_CAPTURE
              description: This register contains information about the bit position of losing arbitration.
              bitOffset: 0
              bitWidth: 5
              access: read-only
      - register:
          name: ERR_CODE_CAP
          description: TWAI error info capture register.
          addressOffset: 48
          size: 32
          fields:
            - name: ERR_CAPTURE_CODE_SEGMENT
              description: This register contains information about the location of errors on the bus.
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: ERR_CAPTURE_CODE_DIRECTION
              description: "1: RX, error occurred during reception. 0: TX, error occurred during transmission."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ERR_CAPTURE_CODE_TYPE
              description: "00: bit error. 01: form error. 10:stuff error. 11:other type of error."
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: ERR_WARNING_LIMIT
          description: TWAI error threshold configuration register.
          addressOffset: 52
          size: 32
          resetValue: 96
          fields:
            - name: ERR_WARNING_LIMIT
              description: The threshold that trigger error warning interrupt when this interrupt is enabled. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_ERR_CNT
          description: Rx error counter register.
          addressOffset: 56
          size: 32
          fields:
            - name: RX_ERR_CNT
              description: The RX error counter register reflects the current value of the transmit error counter. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TX_ERR_CNT
          description: Tx error counter register.
          addressOffset: 60
          size: 32
          fields:
            - name: TX_ERR_CNT
              description: The TX error counter register reflects the current value of the transmit error counter. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_0
          description: Data register 0.
          addressOffset: 64
          size: 32
          fields:
            - name: TX_BYTE_0
              description: "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 0 and when software initiate read operation, it is rx data register 0."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_1
          description: Data register 1.
          addressOffset: 68
          size: 32
          fields:
            - name: TX_BYTE_1
              description: "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 1 and when software initiate read operation, it is rx data register 1."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_2
          description: Data register 2.
          addressOffset: 72
          size: 32
          fields:
            - name: TX_BYTE_2
              description: "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 2 and when software initiate read operation, it is rx data register 2."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_3
          description: Data register 3.
          addressOffset: 76
          size: 32
          fields:
            - name: TX_BYTE_3
              description: "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 3 and when software initiate read operation, it is rx data register 3."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_4
          description: Data register 4.
          addressOffset: 80
          size: 32
          fields:
            - name: TX_BYTE_4
              description: "In reset mode, it is acceptance mask register 0 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 4 and when software initiate read operation, it is rx data register 4."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_5
          description: Data register 5.
          addressOffset: 84
          size: 32
          fields:
            - name: TX_BYTE_5
              description: "In reset mode, it is acceptance mask register 1 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 5 and when software initiate read operation, it is rx data register 5."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_6
          description: Data register 6.
          addressOffset: 88
          size: 32
          fields:
            - name: TX_BYTE_6
              description: "In reset mode, it is acceptance mask register 2 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 6 and when software initiate read operation, it is rx data register 6."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_7
          description: Data register 7.
          addressOffset: 92
          size: 32
          fields:
            - name: TX_BYTE_7
              description: "In reset mode, it is acceptance mask register 3 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 7 and when software initiate read operation, it is rx data register 7."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_8
          description: Data register 8.
          addressOffset: 96
          size: 32
          fields:
            - name: TX_BYTE_8
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 8 and when software initiate read operation, it is rx data register 8."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_9
          description: Data register 9.
          addressOffset: 100
          size: 32
          fields:
            - name: DATA_9
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 9 and when software initiate read operation, it is rx data register 9."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_10
          description: Data register 10.
          addressOffset: 104
          size: 32
          fields:
            - name: TX_BYTE_10
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 10 and when software initiate read operation, it is rx data register 10."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_11
          description: Data register 11.
          addressOffset: 108
          size: 32
          fields:
            - name: TX_BYTE_11
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 11 and when software initiate read operation, it is rx data register 11."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_12
          description: Data register 12.
          addressOffset: 112
          size: 32
          fields:
            - name: TX_BYTE_12
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 12 and when software initiate read operation, it is rx data register 12."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_MESSAGE_CNT
          description: Received message counter register.
          addressOffset: 116
          size: 32
          fields:
            - name: RX_MESSAGE_COUNTER
              description: Reflects the number of messages available within the RXFIFO. The value is incremented with each receive event and decremented by the release receive buffer command.
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: CLOCK_DIVIDER
          description: Clock divider register.
          addressOffset: 124
          size: 32
          fields:
            - name: CD
              description: These bits are used to define the frequency at the external CLKOUT pin.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLOCK_OFF
              description: "1: Disable the external CLKOUT pin. 0: Enable the external CLKOUT pin. Software has R/W permission in reset mode and RO in operation mode."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SW_STANDBY_CFG
          description: Software configure standby pin directly.
          addressOffset: 128
          size: 32
          resetValue: 2
          fields:
            - name: SW_STANDBY_EN
              description: Enable standby pin.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW_STANDBY_CLR
              description: Clear standby pin.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: HW_CFG
          description: Hardware configure standby pin.
          addressOffset: 132
          size: 32
          fields:
            - name: HW_STANDBY_EN
              description: Enable function that hardware control standby pin.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: HW_STANDBY_CNT
          description: Configure standby counter.
          addressOffset: 136
          size: 32
          resetValue: 1
          fields:
            - name: STANDBY_WAIT_CNT
              description: Configure the number of cycles before standby becomes high when TWAI_HW_STANDBY_EN is enabled.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IDLE_INTR_CNT
          description: Configure idle interrupt counter.
          addressOffset: 140
          size: 32
          resetValue: 1
          fields:
            - name: IDLE_INTR_CNT
              description: Configure the number of cycles before triggering idle interrupt.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_CFG
          description: ECO configuration register.
          addressOffset: 144
          size: 32
          resetValue: 2
          fields:
            - name: RDN_ENA
              description: Enable eco module.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RDN_RESULT
              description: Output of eco module.
              bitOffset: 1
              bitWidth: 1
              access: read-only
  - name: TWAI1
    description: Two-Wire Automotive Interface
    baseAddress: 1610665984
    interrupt:
      - name: TWAI1
        value: 47
    derivedFrom: TWAI0
  - name: UART0
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 0
    groupName: UART
    baseAddress: 1610612736
    addressBlock:
      - offset: 0
        size: 152
        usage: registers
    interrupt:
      - name: UART0
        value: 43
    registers:
      - register:
          name: FIFO
          description: FIFO data register
          addressOffset: 0
          size: 32
          fields:
            - name: RXFIFO_RD_BYTE
              description: UART 0 accesses FIFO via this register.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_RAW
              description: This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error in the data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error .
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_RAW
              description: This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_RAW
              description: This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters after all data in Tx-FIFO are sent.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has send out all data in FIFO.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_RAW
              description: This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the configured at_cmd char.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_RAW
              description: This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_ST
              description: This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_ST
              description: This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_ST
              description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_ST
              description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_ST
              description: This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_ST
              description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_ST
              description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_ST
              description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_ST
              description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_ST
              description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RS485_PARITY_ERR_INT_ST
              description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RS485_FRM_ERR_INT_ST
              description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RS485_CLASH_INT_ST
              description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_ST
              description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: WAKEUP_INT_ST
              description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: This is the enable bit for rxfifo_full_int_st register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: This is the enable bit for txfifo_empty_int_st register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_ENA
              description: This is the enable bit for parity_err_int_st register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_ENA
              description: This is the enable bit for frm_err_int_st register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: This is the enable bit for rxfifo_ovf_int_st register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_ENA
              description: This is the enable bit for dsr_chg_int_st register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_ENA
              description: This is the enable bit for cts_chg_int_st register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_ENA
              description: This is the enable bit for brk_det_int_st register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_ENA
              description: This is the enable bit for rxfifo_tout_int_st register.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_ENA
              description: This is the enable bit for sw_xon_int_st register.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_ENA
              description: This is the enable bit for sw_xoff_int_st register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: This is the enable bit for glitch_det_int_st register.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_ENA
              description: This is the enable bit for tx_brk_done_int_st register.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_ENA
              description: This is the enable bit for tx_brk_idle_done_int_st register.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: This is the enable bit for tx_done_int_st register.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_ENA
              description: This is the enable bit for rs485_clash_int_st register.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_ENA
              description: This is the enable bit for at_cmd_char_det_int_st register.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_ENA
              description: This is the enable bit for uart_wakeup_int_st register.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear the rxfifo_full_int_raw interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear txfifo_empty_int_raw interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PARITY_ERR_INT_CLR
              description: Set this bit to clear parity_err_int_raw interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRM_ERR_INT_CLR
              description: Set this bit to clear frm_err_int_raw interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DSR_CHG_INT_CLR
              description: Set this bit to clear the dsr_chg_int_raw interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CTS_CHG_INT_CLR
              description: Set this bit to clear the cts_chg_int_raw interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BRK_DET_INT_CLR
              description: Set this bit to clear the brk_det_int_raw interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RXFIFO_TOUT_INT_CLR
              description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SW_XON_INT_CLR
              description: Set this bit to clear the sw_xon_int_raw interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SW_XOFF_INT_CLR
              description: Set this bit to clear the sw_xoff_int_raw interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Set this bit to clear the glitch_det_int_raw interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_BRK_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_done_int_raw interrupt..
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TX_BRK_IDLE_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the tx_done_int_raw interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: RS485_PARITY_ERR_INT_CLR
              description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: RS485_FRM_ERR_INT_CLR
              description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: RS485_CLASH_INT_CLR
              description: Set this bit to clear the rs485_clash_int_raw interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: AT_CMD_CHAR_DET_INT_CLR
              description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: WAKEUP_INT_CLR
              description: Set this bit to clear the uart_wakeup_int_raw interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CLKDIV
          description: Clock divider configuration
          addressOffset: 20
          size: 32
          resetValue: 694
          fields:
            - name: CLKDIV
              description: The integral part of the frequency divider factor.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: FRAG
              description: The decimal part of the frequency divider factor.
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: RX_FILT
          description: Rx Filter configuration
          addressOffset: 24
          size: 32
          resetValue: 8
          fields:
            - name: GLITCH_FILT
              description: when input pulse width is lower than this value the pulse is ignored.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GLITCH_FILT_EN
              description: Set this bit to enable Rx signal filter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          description: UART status register
          addressOffset: 28
          size: 32
          resetValue: 3758145536
          fields:
            - name: RXFIFO_CNT
              description: Stores the byte number of valid data in Rx-FIFO.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: DSRN
              description: The register represent the level value of the internal uart dsr signal.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CTSN
              description: This register represent the level value of the internal uart cts signal.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RXD
              description: This register represent the  level value of the internal uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TXFIFO_CNT
              description: Stores the byte number of data in Tx-FIFO.
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: DTRN
              description: This bit represents the level of the internal uart dtr signal.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RTSN
              description: This bit represents the level of the internal uart rts signal.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TXD
              description: This bit represents the  level of the internal uart txd signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF0
          description: a
          addressOffset: 32
          size: 32
          resetValue: 1048604
          fields:
            - name: PARITY
              description: This register is used to configure the parity check mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARITY_EN
              description: Set this bit to enable uart parity check.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BIT_NUM
              description: This register is used to set the length of data.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: STOP_BIT_NUM
              description: This register is used to set the length of  stop bit.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TXD_BRK
              description: Set this bit to enbale transmitter to  send NULL when the process of sending data is done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: IRDA_DPLX
              description: Set this bit to enable IrDA loopback mode.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_EN
              description: This is the start enable bit for IrDA transmitter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IRDA_WCTL
              description: "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_INV
              description: Set this bit to invert the level of  IrDA transmitter.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IRDA_RX_INV
              description: Set this bit to invert the level of IrDA receiver.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: Set this bit to enable uart loopback test mode.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FLOW_EN
              description: Set this bit to enable flow control function for transmitter.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: IRDA_EN
              description: Set this bit to enable IrDA protocol.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RXD_INV
              description: Set this bit to inverse the level value of uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TXD_INV
              description: Set this bit to inverse the level value of uart txd signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DIS_RX_DAT_OVF
              description: Disable UART Rx data overflow detect.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ERR_WR_MASK
              description: "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: AUTOBAUD_EN
              description: This is the enable bit for detecting baudrate.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_EN
              description: UART memory clock gate enable signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SW_RTS
              description: This register is used to configure the software rts signal which is used in software flow control.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RXFIFO_RST
              description: Set this bit to reset the uart receive-FIFO.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TXFIFO_RST
              description: Set this bit to reset the uart transmit-FIFO.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          description: Configuration register 1
          addressOffset: 36
          size: 32
          resetValue: 24672
          fields:
            - name: RXFIFO_FULL_THRHD
              description: It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CTS_INV
              description: Set this bit to inverse the level value of uart cts signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DSR_INV
              description: Set this bit to inverse the level value of uart dsr signal.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RTS_INV
              description: Set this bit to inverse the level value of uart rts signal.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DTR_INV
              description: Set this bit to inverse the level value of uart dtr signal.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SW_DTR
              description: This register is used to configure the software dtr signal which is used in software flow control.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: HWFC_CONF
          description: Hardware flow-control configuration
          addressOffset: 44
          size: 32
          fields:
            - name: RX_FLOW_THRHD
              description: This register is used to configure the maximum amount of data that can be received  when hardware flow control works.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RX_FLOW_EN
              description: This is the flow enable bit for UART receiver.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SLEEP_CONF0
          description: UART sleep configure register 0
          addressOffset: 48
          size: 32
          fields:
            - name: WK_CHAR1
              description: This register restores the specified wake up char1 to wake up
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WK_CHAR2
              description: This register restores the specified wake up char2 to wake up
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: WK_CHAR3
              description: This register restores the specified wake up char3 to wake up
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: WK_CHAR4
              description: This register restores the specified wake up char4 to wake up
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SLEEP_CONF1
          description: UART sleep configure register 1
          addressOffset: 52
          size: 32
          fields:
            - name: WK_CHAR0
              description: This register restores the specified char0 to wake up
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: SLEEP_CONF2
          description: UART sleep configure register 2
          addressOffset: 56
          size: 32
          resetValue: 1311984
          fields:
            - name: ACTIVE_THRESHOLD
              description: The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: RX_WAKE_UP_THRHD
              description: In wake up mode 1 this field is used to set the received data number threshold to wake up chip.
              bitOffset: 10
              bitWidth: 8
              access: read-write
            - name: WK_CHAR_NUM
              description: This register is used to select number of wake up char.
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WK_CHAR_MASK
              description: This register is used to mask  wake up char.
              bitOffset: 21
              bitWidth: 5
              access: read-write
            - name: WK_MODE_SEL
              description: "This register is used to select wake up mode. 0: RXD toggling to wake up. 1: received data number larger than"
              bitOffset: 26
              bitWidth: 2
              access: read-write
      - register:
          name: SWFC_CONF0
          description: Software flow-control character configuration
          addressOffset: 60
          size: 32
          resetValue: 4881
          fields:
            - name: XON_CHAR
              description: This register stores the Xon flow control char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: XOFF_CHAR
              description: This register stores the Xoff flow control char.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: XON_XOFF_STILL_SEND
              description: "In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In this status, UART Tx can not transmit XOFF even the received data number is larger than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when UART Tx is disabled."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SW_FLOW_CON_EN
              description: Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: XONOFF_DEL
              description: Set this bit to remove flow control char from the received data.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_XON
              description: Set this bit to enable the transmitter to go on sending data.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FORCE_XOFF
              description: Set this bit to stop the  transmitter from sending data.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SEND_XON
              description: Set this bit to send Xon char. It is cleared by hardware automatically.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SEND_XOFF
              description: Set this bit to send Xoff char. It is cleared by hardware automatically.
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: SWFC_CONF1
          description: Software flow-control character configuration
          addressOffset: 64
          size: 32
          resetValue: 57344
          fields:
            - name: XON_THRESHOLD
              description: When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1  it will send a Xon char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: XOFF_THRESHOLD
              description: When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1  it will send a Xoff char.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: TXBRK_CONF
          description: Tx Break character configuration
          addressOffset: 68
          size: 32
          resetValue: 10
          fields:
            - name: TX_BRK_NUM
              description: This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: IDLE_CONF
          description: Frame-end idle configuration
          addressOffset: 72
          size: 32
          resetValue: 262400
          fields:
            - name: RX_IDLE_THRHD
              description: It will produce frame end signal when receiver takes more time to receive one byte data than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_IDLE_NUM
              description: This register is used to configure the duration time between transfers.
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: RS485_CONF
          description: RS485 mode configuration
          addressOffset: 76
          size: 32
          fields:
            - name: RS485_EN
              description: Set this bit to choose the rs485 mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DL0_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DL1_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RS485TX_RX_EN
              description: Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RS485RXBY_TX_EN
              description: "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RS485_RX_DLY_NUM
              description: "This register is used to delay the receiver's internal data signal."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RS485_TX_DLY_NUM
              description: "This register is used to delay the transmitter's internal data signal."
              bitOffset: 6
              bitWidth: 4
              access: read-write
      - register:
          name: AT_CMD_PRECNT
          description: Pre-sequence timing configuration
          addressOffset: 80
          size: 32
          resetValue: 2305
          fields:
            - name: PRE_IDLE_NUM
              description: This register is used to configure the idle duration time before the first at_cmd is received by receiver.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_POSTCNT
          description: Post-sequence timing configuration
          addressOffset: 84
          size: 32
          resetValue: 2305
          fields:
            - name: POST_IDLE_NUM
              description: This register is used to configure the duration time between the last at_cmd and the next data.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_GAPTOUT
          description: Timeout configuration
          addressOffset: 88
          size: 32
          resetValue: 11
          fields:
            - name: RX_GAP_TOUT
              description: This register is used to configure the duration time between the at_cmd chars.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_CHAR
          description: AT escape sequence detection configuration
          addressOffset: 92
          size: 32
          resetValue: 811
          fields:
            - name: AT_CMD_CHAR
              description: This register is used to configure the content of at_cmd char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHAR_NUM
              description: This register is used to configure the num of continuous at_cmd chars received by receiver.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: MEM_CONF
          description: UART memory power configuration
          addressOffset: 96
          size: 32
          fields:
            - name: MEM_FORCE_PD
              description: Set this bit to force power down UART memory.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force power up UART memory.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: TOUT_CONF
          description: UART threshold and allocation configuration
          addressOffset: 100
          size: 32
          resetValue: 40
          fields:
            - name: RX_TOUT_EN
              description: "This is the enble bit for uart receiver's timeout function."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_FLOW_DIS
              description: Set this bit to stop accumulating idle_cnt when hardware flow control works.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_THRHD
              description: This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.
              bitOffset: 2
              bitWidth: 10
              access: read-write
      - register:
          name: MEM_TX_STATUS
          description: Tx-SRAM write and read offset address.
          addressOffset: 104
          size: 32
          fields:
            - name: TX_SRAM_WADDR
              description: This register stores the offset write address in Tx-SRAM.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: TX_SRAM_RADDR
              description: This register stores the offset read address in Tx-SRAM.
              bitOffset: 9
              bitWidth: 8
              access: read-only
      - register:
          name: MEM_RX_STATUS
          description: Rx-SRAM write and read offset address.
          addressOffset: 108
          size: 32
          resetValue: 65664
          fields:
            - name: RX_SRAM_RADDR
              description: This register stores the offset read address in RX-SRAM.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: RX_SRAM_WADDR
              description: This register stores the offset write address in Rx-SRAM.
              bitOffset: 9
              bitWidth: 8
              access: read-only
      - register:
          name: FSM_STATUS
          description: UART transmit and receive status.
          addressOffset: 112
          size: 32
          fields:
            - name: ST_URX_OUT
              description: This is the status register of receiver.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: ST_UTX_OUT
              description: This is the status register of transmitter.
              bitOffset: 4
              bitWidth: 4
              access: read-only
      - register:
          name: POSPULSE
          description: Autobaud high pulse register
          addressOffset: 116
          size: 32
          resetValue: 4095
          fields:
            - name: POSEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: NEGPULSE
          description: Autobaud low pulse register
          addressOffset: 120
          size: 32
          resetValue: 4095
          fields:
            - name: NEGEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: LOWPULSE
          description: Autobaud minimum low pulse duration register
          addressOffset: 124
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: HIGHPULSE
          description: Autobaud minimum high pulse duration register
          addressOffset: 128
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: RXD_CNT
          description: Autobaud edge change count register
          addressOffset: 132
          size: 32
          fields:
            - name: RXD_EDGE_CNT
              description: This register stores the count of rxd edge change. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: CLK_CONF
          description: UART core clock configuration
          addressOffset: 136
          size: 32
          resetValue: 57675776
          fields:
            - name: SCLK_DIV_B
              description: The  denominator of the frequency divider factor.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_A
              description: The numerator of the frequency divider factor.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_NUM
              description: The integral part of the frequency divider factor.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: SCLK_SEL
              description: "UART clock source select. 1: 80Mhz.  2: 8Mhz.  3: XTAL."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: SCLK_EN
              description: Set this bit to enable UART Tx/Rx clock.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Tx/Rx.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TX_SCLK_EN
              description: Set this bit to enable UART Tx clock.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RX_SCLK_EN
              description: Set this bit to enable UART Rx clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TX_RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Tx.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Rx.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: UART Version register
          addressOffset: 140
          size: 32
          resetValue: 35656288
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: AFIFO_STATUS
          description: UART AFIFO Status
          addressOffset: 144
          size: 32
          resetValue: 10
          fields:
            - name: TX_AFIFO_FULL
              description: Full signal of APB TX AFIFO.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_AFIFO_EMPTY
              description: Empty signal of APB TX AFIFO.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_AFIFO_FULL
              description: Full signal of APB RX AFIFO.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_AFIFO_EMPTY
              description: Empty signal of APB RX AFIFO.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: REG_UPDATE
          description: UART Registers Configuration Update register
          addressOffset: 152
          size: 32
          fields:
            - name: REG_UPDATE
              description: Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ID
          description: UART ID register
          addressOffset: 156
          size: 32
          resetValue: 1280
          fields:
            - name: ID
              description: This register is used to configure the uart_id.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: UART1
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 1
    baseAddress: 1610616832
    interrupt:
      - name: UART1
        value: 44
    derivedFrom: UART0
  - name: UHCI0
    description: Universal Host Controller Interface 0
    groupName: UHCI
    baseAddress: 1610633216
    addressBlock:
      - offset: 0
        size: 132
        usage: registers
    interrupt:
      - name: UHCI0
        value: 42
    registers:
      - register:
          name: CONF0
          description: UHCI Configuration Register0
          addressOffset: 0
          size: 32
          resetValue: 1760
          fields:
            - name: TX_RST
              description: Write 1 then write 0 to this bit to reset decode state machine.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_RST
              description: Write 1 then write 0 to this bit to reset encode state machine.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART0_CE
              description: Set this bit to link up HCI and UART0.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: UART1_CE
              description: Set this bit to link up HCI and UART1.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEPER_EN
              description: Set this bit to separate the data frame using a special char.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HEAD_EN
              description: Set this bit to encode the data packet with a formatting header.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CRC_REC_EN
              description: Set this bit to enable UHCI to receive the 16 bit CRC.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UART_IDLE_EOF_EN
              description: If this bit is set to 1 UHCI will end the payload receiving process when UART has been in idle state.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LEN_EOF_EN
              description: If this bit is set to 1 UHCI decoder receiving payload data is end when the receiving byte count has reached the specified value. The value is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0 UHCI decoder receiving payload data is end when 0xc0 is received.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ENCODE_CRC_EN
              description: Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to end of the payload.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'b1: Force clock on for register. 1'b0: Support clock only when application writes registers."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UART_RX_BRK_EOF_EN
              description: If this bit is set to 1 UHCI will end payload receive process when NULL frame is received by UART.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: UHCI Interrupt Raw Register
          addressOffset: 4
          size: 32
          fields:
            - name: RX_START_INT_RAW
              description: Indicates the raw interrupt of UHCI_RX_START_INT. Interrupt will be triggered when delimiter is sent successfully.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_RAW
              description: Indicates the raw interrupt of UHCI_TX_START_INT. Interrupt will be triggered when DMA detects delimiter.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_RAW
              description: Indicates the raw interrupt of UHCI_RX_HUNG_INT. Interrupt will be triggered when the required time of DMA receiving data  exceeds the configuration value.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_RAW
              description: Indicates the raw interrupt of UHCI_TX_HUNG_INT. Interrupt will be triggered when the required time of DMA reading RAM data  exceeds the configuration value.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_S_REG_Q_INT_RAW
              description: Indicates the raw interrupt of UHCI_SEND_S_REG_Q_INT. Interrupt will be triggered when UHCI sends short packet successfully with single_send mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_A_REG_Q_INT_RAW
              description: Indicates the raw interrupt of UHCI_SEND_A_REG_Q_INT. Interrupt will be triggered when UHCI sends short packet successfully with always_send mode.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_RAW
              description: Indicates the raw interrupt of UHCI_OUT_EOF_INT. Interrupt will be triggered when there are errors in EOF.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: APP_CTRL0_INT_RAW
              description: Indicates the raw interrupt of UHCI_APP_CTRL0_INT. Interrupt will be triggered when UHCI_APP_CTRL0_IN_SET is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: APP_CTRL1_INT_RAW
              description: Indicates the raw interrupt of UHCI_APP_CTRL1_INT. Interrupt will be triggered when UHCI_APP_CTRL1_IN_SET is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: UHCI Interrupt Status Register
          addressOffset: 8
          size: 32
          fields:
            - name: RX_START_INT_ST
              description: Indicates the interrupt status of UHCI_RX_START_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_START_INT_ST
              description: Indicates the interrupt status of UHCI_TX_START_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: Indicates the interrupt status of UHCI_RX_HUNG_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: Indicates the interrupt status of UHCI_TX_HUNG_INT.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SEND_S_REG_Q_INT_ST
              description: Indicates the interrupt status of UHCI_SEND_S_REG_Q_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SEND_A_REG_Q_INT_ST
              description: Indicates the interrupt status of UHCI_SEND_A_REG_Q_INT.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUTLINK_EOF_ERR_INT_ST
              description: Indicates the interrupt status of UHCI_OUT_EOF_INT.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: APP_CTRL0_INT_ST
              description: Indicates the interrupt status of UHCI_APP_CTRL0_INT.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: APP_CTRL1_INT_ST
              description: Indicates the interrupt status of UHCI_APP_CTRL1_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: UHCI Interrupt Enable Register
          addressOffset: 12
          size: 32
          fields:
            - name: RX_START_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_RX_START_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_TX_START_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_RX_HUNG_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_TX_HUNG_INT.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_S_REG_Q_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_SEND_S_REG_Q_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_A_REG_Q_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_SEND_A_REG_Q_INT.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTLINK_EOF_ERR_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_OUT_EOF_INT.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: APP_CTRL0_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_APP_CTRL0_INT.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: APP_CTRL1_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_APP_CTRL1_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: UHCI Interrupt Clear Register
          addressOffset: 16
          size: 32
          fields:
            - name: RX_START_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_RX_START_INT.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_START_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_TX_START_INT.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_RX_HUNG_INT.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_TX_HUNG_INT.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SEND_S_REG_Q_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_SEND_S_REG_Q_INT.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SEND_A_REG_Q_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_SEND_A_REG_Q_INT.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: OUTLINK_EOF_ERR_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_OUT_EOF_INT.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: APP_CTRL0_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_APP_CTRL0_INT.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: APP_CTRL1_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_APP_CTRL1_INT.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: CONF1
          description: UHCI Configuration Register1
          addressOffset: 20
          size: 32
          resetValue: 51
          fields:
            - name: CHECK_SUM_EN
              description: Set this bit to enable head checksum check when receiving.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHECK_SEQ_EN
              description: Set this bit to  enable sequence number check when receiving.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRC_DISABLE
              description: "Set this bit to support CRC calculation, and data integrity check bit should 1."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SAVE_HEAD
              description: Set this bit to save data packet head when UHCI receive data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_CHECK_SUM_RE
              description: Set this bit to encode data packet with checksum.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_ACK_NUM_RE
              description: Set this bit to encode data packet with ACK when reliable data packet is ready.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: WAIT_SW_START
              description: Set this bit to enable UHCI encoder transfer to ST_SW_WAIT status.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SW_START
              description: Set this bit to transmit data packet if UCHI_ENCODE_STATE is ST_SW_WAIT.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: STATE0
          description: UHCI Receive Status Register
          addressOffset: 24
          size: 32
          fields:
            - name: RX_ERR_CAUSE
              description: "Indicates the error types when DMA receives the error frame. 3'b001: UHCI packet checksum error. 3'b010: UHCI packet sequence number error. 3'b011: UHCI packet CRC bit error. 3'b100: find 0xC0, but received packet is uncompleted. 3'b101: 0xC0 is not found, but received packet is completed. 3'b110: CRC check error."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: DECODE_STATE
              description: Indicates UHCI decoder status.
              bitOffset: 3
              bitWidth: 3
              access: read-only
      - register:
          name: STATE1
          description: UHCI Transmit Status Register
          addressOffset: 28
          size: 32
          fields:
            - name: ENCODE_STATE
              description: Indicates UHCI encoder status.
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: ESCAPE_CONF
          description: UHCI Escapes Configuration Register0
          addressOffset: 32
          size: 32
          resetValue: 51
          fields:
            - name: TX_C0_ESC_EN
              description: Set this bit to enable resolve char 0xC0 when DMA receiving data.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DB_ESC_EN
              description: Set this bit to enable resolve char 0xDB when DMA receiving data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_11_ESC_EN
              description: Set this bit to enable resolve flow control char 0x11 when DMA receiving data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_13_ESC_EN
              description: Set this bit to enable resolve flow control char 0x13 when DMA receiving data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_C0_ESC_EN
              description: Set this bit to enable replacing 0xC0 with special char when DMA receiving data.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_DB_ESC_EN
              description: Set this bit to enable replacing 0xDB with special char when DMA receiving data.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_11_ESC_EN
              description: Set this bit to enable replacing 0x11 with special char when DMA receiving data.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_13_ESC_EN
              description: Set this bit to enable replacing 0x13 with special char when DMA receiving data.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: HUNG_CONF
          description: UHCI Hung Configuration Register0
          addressOffset: 36
          size: 32
          resetValue: 8456208
          fields:
            - name: TXFIFO_TIMEOUT
              description: Stores the timeout value. DMA generates UHCI_TX_HUNG_INT for timeout when receiving data.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TXFIFO_TIMEOUT_SHIFT
              description: Configures the maximum counter value.
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: TXFIFO_TIMEOUT_ENA
              description: Set this bit to enable TX FIFO timeout when receiving.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TIMEOUT
              description: Stores the timeout value. DMA generates UHCI_TX_HUNG_INT for timeout when reading RAM data.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: RXFIFO_TIMEOUT_SHIFT
              description: Configures the maximum counter value.
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: RXFIFO_TIMEOUT_ENA
              description: Set this bit to enable TX FIFO timeout when DMA sending data.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: ACK_NUM
          description: UHCI Ack Value Configuration Register0
          addressOffset: 40
          size: 32
          fields:
            - name: ACK_NUM
              description: Indicates the ACK number during software flow control.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: LOAD
              description: Set this bit to load the ACK value of UHCI_ACK_NUM.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RX_HEAD
          description: UHCI Head Register
          addressOffset: 44
          size: 32
          fields:
            - name: RX_HEAD
              description: Stores the head of received packet.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: QUICK_SENT
          description: UCHI Quick send Register
          addressOffset: 48
          size: 32
          fields:
            - name: SINGLE_SEND_NUM
              description: Configures single_send mode.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SINGLE_SEND_EN
              description: Set this bit to enable sending short packet with single_send mode.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: ALWAYS_SEND_NUM
              description: Configures always_send mode.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: ALWAYS_SEND_EN
              description: Set this bit to enable sending short packet with always_send mode.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: REG_Q0_WORD0
          description: UHCI Q0_WORD0 Quick Send Register
          addressOffset: 52
          size: 32
          fields:
            - name: SEND_Q0_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q0_WORD1
          description: UHCI Q0_WORD1 Quick Send Register
          addressOffset: 56
          size: 32
          fields:
            - name: SEND_Q0_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q1_WORD0
          description: UHCI Q1_WORD0 Quick Send Register
          addressOffset: 60
          size: 32
          fields:
            - name: SEND_Q1_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q1_WORD1
          description: UHCI Q1_WORD1 Quick Send Register
          addressOffset: 64
          size: 32
          fields:
            - name: SEND_Q1_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q2_WORD0
          description: UHCI Q2_WORD0 Quick Send Register
          addressOffset: 68
          size: 32
          fields:
            - name: SEND_Q2_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q2_WORD1
          description: UHCI Q2_WORD1 Quick Send Register
          addressOffset: 72
          size: 32
          fields:
            - name: SEND_Q2_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q3_WORD0
          description: UHCI Q3_WORD0 Quick Send Register
          addressOffset: 76
          size: 32
          fields:
            - name: SEND_Q3_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q3_WORD1
          description: UHCI Q3_WORD1 Quick Send Register
          addressOffset: 80
          size: 32
          fields:
            - name: SEND_Q3_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q4_WORD0
          description: UHCI Q4_WORD0 Quick Send Register
          addressOffset: 84
          size: 32
          fields:
            - name: SEND_Q4_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q4_WORD1
          description: UHCI Q4_WORD1 Quick Send Register
          addressOffset: 88
          size: 32
          fields:
            - name: SEND_Q4_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q5_WORD0
          description: UHCI Q5_WORD0 Quick Send Register
          addressOffset: 92
          size: 32
          fields:
            - name: SEND_Q5_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q5_WORD1
          description: UHCI Q5_WORD1 Quick Send Register
          addressOffset: 96
          size: 32
          fields:
            - name: SEND_Q5_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q6_WORD0
          description: UHCI Q6_WORD0 Quick Send Register
          addressOffset: 100
          size: 32
          fields:
            - name: SEND_Q6_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q6_WORD1
          description: UHCI Q6_WORD1 Quick Send Register
          addressOffset: 104
          size: 32
          fields:
            - name: SEND_Q6_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ESC_CONF0
          description: UHCI Escapes Sequence Configuration Register0
          addressOffset: 108
          size: 32
          resetValue: 14474176
          fields:
            - name: SEPER_CHAR
              description: "Configures the delimiter for encoding, default value is 0xC0."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR0
              description: "Configures the first char of SLIP escape character, default value is 0xDB."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR1
              description: "Configures the second char of SLIP escape character, default value is 0xDC."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF1
          description: UHCI Escapes Sequence Configuration Register1
          addressOffset: 112
          size: 32
          resetValue: 14539739
          fields:
            - name: ESC_SEQ0
              description: "Configures the char needing encoding, which is 0xDB as flow control char by default."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR0
              description: "Configures the first char of SLIP escape character, default value is 0xDB."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR1
              description: "Configures the second char of SLIP escape character, default value is 0xDD."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF2
          description: UHCI Escapes Sequence Configuration Register2
          addressOffset: 116
          size: 32
          resetValue: 14605073
          fields:
            - name: ESC_SEQ1
              description: "Configures the char needing encoding, which is 0x11 as flow control char by default."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR0
              description: "Configures the first char of SLIP escape character, default value is 0xDB."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR1
              description: "Configures the second char of SLIP escape character, default value is 0xDE."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF3
          description: UHCI Escapes Sequence Configuration Register3
          addressOffset: 120
          size: 32
          resetValue: 14670611
          fields:
            - name: ESC_SEQ2
              description: "Configures the char needing encoding, which is 0x13 as flow control char by default."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR0
              description: "Configures the first char of SLIP escape character, default value is 0xDB."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR1
              description: "Configures the second char of SLIP escape character, default value is 0xDF."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: PKT_THRES
          description: UCHI Packet Length Configuration Register
          addressOffset: 124
          size: 32
          resetValue: 128
          fields:
            - name: PKT_THRS
              description: "Configures the data packet's maximum length when UHCI_HEAD_EN is 0."
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: DATE
          description: UHCI Version Register
          addressOffset: 128
          size: 32
          resetValue: 35655936
          fields:
            - name: DATE
              description: Configures version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: USB_DEVICE
    description: Full-speed USB Serial/JTAG Controller
    groupName: USB_DEVICE
    baseAddress: 1610674176
    addressBlock:
      - offset: 0
        size: 112
        usage: registers
    interrupt:
      - name: USB_DEVICE
        value: 48
    registers:
      - register:
          name: EP1
          description: FIFO access for the CDC-ACM data IN and OUT endpoints.
          addressOffset: 0
          size: 32
          fields:
            - name: RDWR_BYTE
              description: "Write and read byte data to/from UART Tx/Rx FIFO through this field. When USB_DEVICE_SERIAL_IN_EMPTY_INT is set, then user can write data (up to 64 bytes) into UART Tx FIFO. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is set, user can check USB_DEVICE_OUT_EP1_WR_ADDR USB_DEVICE_OUT_EP0_RD_ADDR to know how many data is received, then read data from UART Rx FIFO."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: EP1_CONF
          description: Configuration and control registers for the CDC-ACM FIFOs.
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: WR_DONE
              description: Set this bit to indicate writing byte data to UART Tx FIFO is done.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SERIAL_IN_EP_DATA_FREE
              description: "1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing USB_DEVICE_WR_DONE, this bit would be 0 until data in UART Tx FIFO is read by USB Host."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SERIAL_OUT_EP_DATA_AVAIL
              description: "1'b1: Indicate there is data in UART Rx FIFO."
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt raw status register.
          addressOffset: 8
          size: 32
          resetValue: 8
          fields:
            - name: JTAG_IN_FLUSH_INT_RAW
              description: The raw interrupt bit turns to high level when flush cmd is received for IN endpoint 2 of JTAG.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SOF_INT_RAW
              description: The raw interrupt bit turns to high level when SOF frame is received.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_RECV_PKT_INT_RAW
              description: The raw interrupt bit turns to high level when Serial Port OUT Endpoint received one packet.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_EMPTY_INT_RAW
              description: The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PID_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when pid error is detected.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRC5_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when CRC5 error is detected.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRC16_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when CRC16 error is detected.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: STUFF_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when stuff error is detected.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_TOKEN_REC_IN_EP1_INT_RAW
              description: The raw interrupt bit turns to high level when IN token for IN endpoint 1 is received.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_BUS_RESET_INT_RAW
              description: The raw interrupt bit turns to high level when usb bus reset is detected.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_EP1_ZERO_PAYLOAD_INT_RAW
              description: The raw interrupt bit turns to high level when OUT endpoint 1 received packet with zero palyload.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_EP2_ZERO_PAYLOAD_INT_RAW
              description: The raw interrupt bit turns to high level when OUT endpoint 2 received packet with zero palyload.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RTS_CHG_INT_RAW
              description: The raw interrupt bit turns to high level when level of RTS from usb serial channel is changed.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DTR_CHG_INT_RAW
              description: The raw interrupt bit turns to high level when level of DTR from usb serial channel is changed.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GET_LINE_CODE_INT_RAW
              description: The raw interrupt bit turns to high level when level of GET LINE CODING request is received.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SET_LINE_CODE_INT_RAW
              description: The raw interrupt bit turns to high level when level of SET LINE CODING request is received.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Interrupt status register.
          addressOffset: 12
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SOF_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SERIAL_OUT_RECV_PKT_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SERIAL_IN_EMPTY_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: PID_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CRC5_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CRC16_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: STUFF_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_TOKEN_REC_IN_EP1_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: USB_BUS_RESET_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUT_EP1_ZERO_PAYLOAD_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OUT_EP2_ZERO_PAYLOAD_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RTS_CHG_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_RTS_CHG_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DTR_CHG_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_DTR_CHG_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: GET_LINE_CODE_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_GET_LINE_CODE_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SET_LINE_CODE_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SET_LINE_CODE_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable status register.
          addressOffset: 16
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SOF_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_RECV_PKT_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_EMPTY_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PID_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRC5_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRC16_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: STUFF_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_TOKEN_REC_IN_EP1_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_BUS_RESET_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_EP1_ZERO_PAYLOAD_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_EP2_ZERO_PAYLOAD_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RTS_CHG_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_RTS_CHG_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DTR_CHG_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_DTR_CHG_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GET_LINE_CODE_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_GET_LINE_CODE_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SET_LINE_CODE_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SET_LINE_CODE_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear status register.
          addressOffset: 20
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_CLR
              description: Set this bit to clear the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SOF_INT_CLR
              description: Set this bit to clear the USB_DEVICE_JTAG_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SERIAL_OUT_RECV_PKT_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SERIAL_IN_EMPTY_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: PID_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CRC5_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CRC16_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: STUFF_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_TOKEN_REC_IN_EP1_INT_CLR
              description: Set this bit to clear the USB_DEVICE_IN_TOKEN_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: USB_BUS_RESET_INT_CLR
              description: Set this bit to clear the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: OUT_EP1_ZERO_PAYLOAD_INT_CLR
              description: Set this bit to clear the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: OUT_EP2_ZERO_PAYLOAD_INT_CLR
              description: Set this bit to clear the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RTS_CHG_INT_CLR
              description: Set this bit to clear the USB_DEVICE_RTS_CHG_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DTR_CHG_INT_CLR
              description: Set this bit to clear the USB_DEVICE_DTR_CHG_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: GET_LINE_CODE_INT_CLR
              description: Set this bit to clear the USB_DEVICE_GET_LINE_CODE_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SET_LINE_CODE_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SET_LINE_CODE_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          name: CONF0
          description: PHY hardware configuration.
          addressOffset: 24
          size: 32
          resetValue: 16896
          fields:
            - name: PHY_SEL
              description: Select internal/external PHY
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS_OVERRIDE
              description: Enable software control USB D+ D- exchange
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS
              description: USB D+ D- exchange
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: VREFH
              description: "Control single-end input high threshold,1.76V to 2V, step 80mV"
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: VREFL
              description: "Control single-end input low threshold,0.8V to 1.04V, step 80mV"
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: VREF_OVERRIDE
              description: Enable software control input  threshold
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PAD_PULL_OVERRIDE
              description: Enable software control USB D+ D- pullup pulldown
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DP_PULLUP
              description: Control USB D+ pull up.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DP_PULLDOWN
              description: Control USB D+ pull down.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DM_PULLUP
              description: Control USB D- pull up.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DM_PULLDOWN
              description: Control USB D- pull down.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PULLUP_VALUE
              description: Control pull up value.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE
              description: Enable USB pad function.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: USB_JTAG_BRIDGE_EN
              description: "Set this bit usb_jtag, the connection between usb_jtag and internal JTAG is disconnected, and MTMS, MTDI, MTCK are output through GPIO Matrix, MTDO is input through GPIO Matrix."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: TEST
          description: Registers used for debugging the PHY.
          addressOffset: 28
          size: 32
          resetValue: 48
          fields:
            - name: TEST_ENABLE
              description: Enable test of the USB pad
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TEST_USB_OE
              description: USB pad oen in test
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DP
              description: USB D+ tx value in test
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DM
              description: USB D- tx value in test
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TEST_RX_RCV
              description: USB RCV value in test
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DP
              description: USB D+ rx value in test
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DM
              description: USB D- rx value in test
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: JFIFO_ST
          description: JTAG FIFO status and control registers.
          addressOffset: 32
          size: 32
          resetValue: 68
          fields:
            - name: IN_FIFO_CNT
              description: JTAT in fifo counter.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_FIFO_EMPTY
              description: "1: JTAG in fifo is empty."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_FIFO_FULL
              description: "1: JTAG in fifo is full."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: OUT_FIFO_CNT
              description: JTAT out fifo counter.
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: OUT_FIFO_EMPTY
              description: "1: JTAG out fifo is empty."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_FIFO_FULL
              description: "1: JTAG out fifo is full."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_FIFO_RESET
              description: Write 1 to reset JTAG in fifo.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUT_FIFO_RESET
              description: Write 1 to reset JTAG out fifo.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: FRAM_NUM
          description: Last received SOF frame index register.
          addressOffset: 36
          size: 32
          fields:
            - name: SOF_FRAME_INDEX
              description: Frame index of received SOF frame.
              bitOffset: 0
              bitWidth: 11
              access: read-only
      - register:
          name: IN_EP0_ST
          description: Control IN endpoint status information.
          addressOffset: 40
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP0_STATE
              description: State of IN Endpoint 0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP0_WR_ADDR
              description: Write data address of IN endpoint 0.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP0_RD_ADDR
              description: Read data address of IN endpoint 0.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP1_ST
          description: CDC-ACM IN endpoint status information.
          addressOffset: 44
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP1_STATE
              description: State of IN Endpoint 1.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP1_WR_ADDR
              description: Write data address of IN endpoint 1.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP1_RD_ADDR
              description: Read data address of IN endpoint 1.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP2_ST
          description: CDC-ACM interrupt IN endpoint status information.
          addressOffset: 48
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP2_STATE
              description: State of IN Endpoint 2.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP2_WR_ADDR
              description: Write data address of IN endpoint 2.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP2_RD_ADDR
              description: Read data address of IN endpoint 2.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP3_ST
          description: JTAG IN endpoint status information.
          addressOffset: 52
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP3_STATE
              description: State of IN Endpoint 3.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP3_WR_ADDR
              description: Write data address of IN endpoint 3.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP3_RD_ADDR
              description: Read data address of IN endpoint 3.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP0_ST
          description: Control OUT endpoint status information.
          addressOffset: 56
          size: 32
          fields:
            - name: OUT_EP0_STATE
              description: State of OUT Endpoint 0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP0_WR_ADDR
              description: "Write data address of OUT endpoint 0. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP0_RD_ADDR
              description: Read data address of OUT endpoint 0.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP1_ST
          description: CDC-ACM OUT endpoint status information.
          addressOffset: 60
          size: 32
          fields:
            - name: OUT_EP1_STATE
              description: State of OUT Endpoint 1.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP1_WR_ADDR
              description: "Write data address of OUT endpoint 1. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP1_RD_ADDR
              description: Read data address of OUT endpoint 1.
              bitOffset: 9
              bitWidth: 7
              access: read-only
            - name: OUT_EP1_REC_DATA_CNT
              description: Data count in OUT endpoint 1 when one packet is received.
              bitOffset: 16
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP2_ST
          description: JTAG OUT endpoint status information.
          addressOffset: 64
          size: 32
          fields:
            - name: OUT_EP2_STATE
              description: State of OUT Endpoint 2.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP2_WR_ADDR
              description: "Write data address of OUT endpoint 2. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP2_RD_ADDR
              description: Read data address of OUT endpoint 2.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: MISC_CONF
          description: Clock enable control
          addressOffset: 68
          size: 32
          fields:
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_CONF
          description: Memory power control
          addressOffset: 72
          size: 32
          resetValue: 2
          fields:
            - name: USB_MEM_PD
              description: "1: power down usb memory."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: USB_MEM_CLK_EN
              description: "1: Force clock on for usb memory."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CHIP_RST
          description: CDC-ACM chip reset control.
          addressOffset: 76
          size: 32
          fields:
            - name: RTS
              description: "1: Chip reset is detected from usb serial channel. Software write 1 to clear it."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DTR
              description: "1: Chip reset is detected from usb jtag channel. Software write 1 to clear it."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: USB_UART_CHIP_RST_DIS
              description: Set this bit to disable chip reset from usb serial channel to reset chip.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: SET_LINE_CODE_W0
          description: W0 of SET_LINE_CODING command.
          addressOffset: 80
          size: 32
          fields:
            - name: DW_DTE_RATE
              description: The value of dwDTERate set by host through SET_LINE_CODING command.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SET_LINE_CODE_W1
          description: W1 of SET_LINE_CODING command.
          addressOffset: 84
          size: 32
          fields:
            - name: BCHAR_FORMAT
              description: The value of bCharFormat set by host through SET_LINE_CODING command.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: BPARITY_TYPE
              description: The value of bParityTpye set by host through SET_LINE_CODING command.
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: BDATA_BITS
              description: The value of bDataBits set by host through SET_LINE_CODING command.
              bitOffset: 16
              bitWidth: 8
              access: read-only
      - register:
          name: GET_LINE_CODE_W0
          description: W0 of GET_LINE_CODING command.
          addressOffset: 88
          size: 32
          fields:
            - name: GET_DW_DTE_RATE
              description: The value of dwDTERate set by software which is requested by GET_LINE_CODING command.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: GET_LINE_CODE_W1
          description: W1 of GET_LINE_CODING command.
          addressOffset: 92
          size: 32
          fields:
            - name: GET_BDATA_BITS
              description: The value of bCharFormat set by software which is requested by GET_LINE_CODING command.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GET_BPARITY_TYPE
              description: The value of bParityTpye set by software which is requested by GET_LINE_CODING command.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GET_BCHAR_FORMAT
              description: The value of bDataBits set by software which is requested by GET_LINE_CODING command.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: CONFIG_UPDATE
          description: "Configuration registers' value update"
          addressOffset: 96
          size: 32
          fields:
            - name: CONFIG_UPDATE
              description: Write 1 to this register would update the value of configure registers from APB clock domain to 48MHz clock domain.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SER_AFIFO_CONFIG
          description: Serial AFIFO configure register
          addressOffset: 100
          size: 32
          resetValue: 16
          fields:
            - name: SERIAL_IN_AFIFO_RESET_WR
              description: Write 1 to reset CDC_ACM IN async FIFO write clock domain.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_AFIFO_RESET_RD
              description: Write 1 to reset CDC_ACM IN async FIFO read clock domain.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_AFIFO_RESET_WR
              description: Write 1 to reset CDC_ACM OUT async FIFO write clock domain.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_AFIFO_RESET_RD
              description: Write 1 to reset CDC_ACM OUT async FIFO read clock domain.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_AFIFO_REMPTY
              description: CDC_ACM OUTOUT async FIFO empty signal in read clock domain.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SERIAL_IN_AFIFO_WFULL
              description: CDC_ACM OUT IN async FIFO empty signal in write clock domain.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: BUS_RESET_ST
          description: USB Bus reset status register
          addressOffset: 104
          size: 32
          resetValue: 1
          fields:
            - name: USB_BUS_RESET_ST
              description: "USB bus reset status. 0: USB-Serial-JTAG is in usb bus reset status. 1: USB bus reset is released."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Date register
          addressOffset: 128
          size: 32
          resetValue: 34640416
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
