@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Signal addr_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Signal wb_dat_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":30:7:30:14|Signal wb_stb_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":31:7:31:14|Signal wb_cyc_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Signal wb_adr_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":33:7:33:13|Signal wb_we_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":33:7:33:13|Signal wb_we_i is floating; a simulation mismatch is possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 0 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 1 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 2 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 3 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 4 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 5 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 6 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 7 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":31:7:31:14|Signal wb_cyc_i is floating; a simulation mismatch is possible.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":30:7:30:14|Signal wb_stb_i is floating; a simulation mismatch is possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 0 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 1 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 2 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 3 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 4 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 5 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 6 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 7 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":16:2:16:4|Signal rdy is floating; a simulation mismatch is possible.
@W: CL167 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Input wb_cyc_i of instance efb_i2c_Inst0 is floating
@W: CL167 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Input wb_stb_i of instance efb_i2c_Inst0 is floating
@W: CL167 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Input wb_we_i of instance efb_i2c_Inst0 is floating
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 0 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 1 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 2 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 3 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 4 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 5 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 6 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 7 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 0 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 1 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 2 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 3 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 4 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 5 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 6 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 7 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\HeartBeat.vhd":27:1:27:2|Pruning unused bits 27 to 25 of iCounter(27 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 0 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 1 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 2 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 3 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 4 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 5 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 6 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 7 of signal addr_i is floating -- simulation mismatch possible.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 0 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 1 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 2 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 3 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 4 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 5 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 6 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 7 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL158 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":13:2:13:5|Inout data is unused

