library IEEE;
use IEEE.std_logic_1164.all;

entity kombinasi is
port (
 
 A, B, C, D : in std_logic_vector(3 downto 0);
 SEL	    :in std_logic_vector(3 downto 0);
 O 	    : out std_logic_vector(3 downto 0);
 BCD 	    : in std_logic_vector (3 downto 0);
 BCDTO7SEG  : out std_logic_vector (6 downto 0));
end works;


architecture mux of kombinasi is
begin
 Output <= I when (SEL = "0011") else
  	   A when (SEL = "0010") else
  	   B when (SEL = "0001") else
  	   C when (SEL = "0000") else
  	   "0000";
  
end mux;


architecture BCDtoSEVENSEG of works is
begin


process(BCD)
begin


 case BCD is
 	when "0000" => BCDTO7SEG <= "0000001"; 
	when "0001" => BCDTO7SEG <= "1001111"; 
 	when "0010" => BCDTO7SEG <= "0010010"; 
 	when "0011" => BCDTO7SEG <= "0000110"; 
 	when others => BCDTO7SEG <= "1111111";
	end case;
 
end process;


end BCDtoSEVENSEG;