Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May  8 11:04:50 2023
| Host         : DESKTOP-ADU5I7J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./vivado_outputs/post_route_timing_summary.rpt
| Design       : ising_or_potts
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8267)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26298)
5. checking no_input_delay (148)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8267)
---------------------------
 There are 2080 register/latch pins with no clock driven by root clock pin: cs2 (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: cs3 (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: cs4 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[100] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[101] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[102] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[103] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[104] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[105] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[106] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[107] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[108] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[109] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[110] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[111] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[112] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[113] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[114] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[115] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[116] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[117] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[118] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[119] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[120] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[121] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[122] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[123] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[124] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[125] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[126] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[127] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[128] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[129] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[130] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[131] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[132] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[133] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[134] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[135] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[136] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[137] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[138] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[139] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[140] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[141] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[142] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[143] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[144] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[16] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[17] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[18] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[19] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[20] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[21] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[22] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[23] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[24] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[25] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[26] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[27] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[28] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[29] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[30] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[31] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[32] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[33] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[34] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[35] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[36] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[37] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[38] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[39] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[40] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[41] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[42] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[43] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[44] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[45] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[46] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[47] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[48] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[49] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[50] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[51] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[52] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[53] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[54] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[55] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[56] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[57] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[58] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[59] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[60] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[61] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[62] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[63] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[64] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[65] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[66] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[67] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[68] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[69] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[70] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[71] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[72] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[73] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[74] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[75] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[76] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[77] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[78] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[79] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[80] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[81] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[82] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[83] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[84] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[85] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[86] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[87] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[88] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[89] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[90] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[91] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[92] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[93] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[94] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[95] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[96] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[97] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[98] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[99] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pulse_in[9] (HIGH)

 There are 1367 register/latch pins with no clock driven by root clock pin: sck (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26298)
----------------------------------------------------
 There are 26298 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (148)
--------------------------------
 There are 148 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.476        0.000                      0                20802        0.060        0.000                      0                20802        2.150        0.000                       0                 15174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
Clk100  {0.000 5.000}        10.000          100.000         
Clk200  {0.000 2.500}        5.000           200.000         
Clk50   {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100                                                                                                                                                          4.650        0.000                       0                     1  
Clk200                                                                                                                                                          2.150        0.000                       0                    36  
Clk50               1.699        0.000                      0                20766        0.160        0.000                      0                20766        9.358        0.000                       0                 15137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Clk50         Clk100              8.904        0.000                      0                    1        0.522        0.000                      0                    1  
Clk100        Clk200              2.351        0.000                      0                    1        0.419        0.000                      0                    1  
Clk50         Clk200              0.476        0.000                      0                   34        0.060        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100
  To Clock:  Clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y162  clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y162  clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y162  clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk200
  To Clock:  Clk200

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_n }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4  clk200_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X2Y162   clk100_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X12Y186  A_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk50
  To Clock:  Clk50

Setup :            0  Failing Endpoints,  Worst Slack        1.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 genblk1[141].spad_pulse_sync_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            latches/genblk1[6].state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (Clk50 rise@20.000ns - Clk50 rise@0.000ns)
  Data Path Delay:        18.346ns  (logic 2.674ns (14.575%)  route 15.672ns (85.425%))
  Logic Levels:           57  (LUT5=4 LUT6=53)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 rise edge)      0.000     0.000 r  
    SLICE_X1Y162         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, routed)       1.561     1.561    clk
    SLICE_X59Y169        FDRE                                         r  genblk1[141].spad_pulse_sync_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDRE (Prop_fdre_C_Q)         0.223     1.784 f  genblk1[141].spad_pulse_sync_reg[141]/Q
                         net (fo=6, routed)           0.487     2.271    latches/p_0_in6_in
    SLICE_X65Y164        LUT6 (Prop_lut6_I5_O)        0.043     2.314 f  latches/genblk1[139].state[139]_i_4/O
                         net (fo=4, routed)           0.293     2.607    latches/genblk1[139].state[139]_i_4_n_0
    SLICE_X73Y164        LUT6 (Prop_lut6_I3_O)        0.043     2.650 r  latches/genblk1[133].state[133]_i_6/O
                         net (fo=1, routed)           0.269     2.919    latches/genblk1[133].state[133]_i_6_n_0
    SLICE_X75Y164        LUT6 (Prop_lut6_I3_O)        0.043     2.962 f  latches/genblk1[133].state[133]_i_5/O
                         net (fo=2, routed)           0.195     3.157    latches/genblk1[133].state[133]_i_5_n_0
    SLICE_X76Y164        LUT6 (Prop_lut6_I3_O)        0.043     3.200 r  latches/genblk1[128].state[128]_i_6/O
                         net (fo=1, routed)           0.261     3.461    latches/genblk1[128].state[128]_i_6_n_0
    SLICE_X77Y164        LUT6 (Prop_lut6_I3_O)        0.043     3.504 f  latches/genblk1[128].state[128]_i_5/O
                         net (fo=2, routed)           0.274     3.778    latches/genblk1[128].state[128]_i_5_n_0
    SLICE_X79Y164        LUT6 (Prop_lut6_I3_O)        0.043     3.821 r  latches/genblk1[123].state[123]_i_6/O
                         net (fo=1, routed)           0.375     4.196    latches/genblk1[123].state[123]_i_6_n_0
    SLICE_X82Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.239 f  latches/genblk1[123].state[123]_i_5/O
                         net (fo=2, routed)           0.366     4.605    latches/genblk1[123].state[123]_i_5_n_0
    SLICE_X94Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.648 r  latches/genblk1[118].state[118]_i_6/O
                         net (fo=1, routed)           0.232     4.880    latches/genblk1[118].state[118]_i_6_n_0
    SLICE_X95Y166        LUT6 (Prop_lut6_I3_O)        0.043     4.923 f  latches/genblk1[118].state[118]_i_5/O
                         net (fo=2, routed)           0.189     5.112    latches/genblk1[118].state[118]_i_5_n_0
    SLICE_X95Y167        LUT6 (Prop_lut6_I3_O)        0.043     5.155 r  latches/genblk1[113].state[113]_i_6/O
                         net (fo=1, routed)           0.230     5.385    latches/genblk1[113].state[113]_i_6_n_0
    SLICE_X95Y166        LUT6 (Prop_lut6_I3_O)        0.043     5.428 f  latches/genblk1[113].state[113]_i_5/O
                         net (fo=2, routed)           0.306     5.734    latches/genblk1[113].state[113]_i_5_n_0
    SLICE_X94Y165        LUT6 (Prop_lut6_I3_O)        0.043     5.777 r  latches/genblk1[108].state[108]_i_6/O
                         net (fo=1, routed)           0.270     6.047    latches/genblk1[108].state[108]_i_6_n_0
    SLICE_X91Y164        LUT6 (Prop_lut6_I3_O)        0.043     6.090 f  latches/genblk1[108].state[108]_i_5/O
                         net (fo=2, routed)           0.187     6.277    latches/genblk1[108].state[108]_i_5_n_0
    SLICE_X89Y164        LUT6 (Prop_lut6_I3_O)        0.043     6.320 r  latches/genblk1[103].state[103]_i_6/O
                         net (fo=1, routed)           0.242     6.562    latches/genblk1[103].state[103]_i_6_n_0
    SLICE_X87Y164        LUT6 (Prop_lut6_I3_O)        0.043     6.605 f  latches/genblk1[103].state[103]_i_5/O
                         net (fo=2, routed)           0.183     6.788    latches/genblk1[103].state[103]_i_5_n_0
    SLICE_X87Y163        LUT6 (Prop_lut6_I3_O)        0.043     6.831 r  latches/genblk1[98].state[98]_i_6/O
                         net (fo=1, routed)           0.265     7.096    latches/genblk1[98].state[98]_i_6_n_0
    SLICE_X87Y162        LUT6 (Prop_lut6_I3_O)        0.043     7.139 f  latches/genblk1[98].state[98]_i_5/O
                         net (fo=2, routed)           0.287     7.426    latches/genblk1[98].state[98]_i_5_n_0
    SLICE_X83Y161        LUT6 (Prop_lut6_I3_O)        0.043     7.469 r  latches/genblk1[93].state[93]_i_6/O
                         net (fo=1, routed)           0.229     7.698    latches/genblk1[93].state[93]_i_6_n_0
    SLICE_X83Y160        LUT6 (Prop_lut6_I3_O)        0.043     7.741 f  latches/genblk1[93].state[93]_i_5/O
                         net (fo=2, routed)           0.294     8.035    latches/genblk1[93].state[93]_i_5_n_0
    SLICE_X84Y158        LUT6 (Prop_lut6_I3_O)        0.043     8.078 r  latches/genblk1[88].state[88]_i_6/O
                         net (fo=1, routed)           0.189     8.267    latches/genblk1[88].state[88]_i_6_n_0
    SLICE_X84Y157        LUT6 (Prop_lut6_I3_O)        0.043     8.310 f  latches/genblk1[88].state[88]_i_5/O
                         net (fo=2, routed)           0.186     8.495    latches/genblk1[88].state[88]_i_5_n_0
    SLICE_X85Y157        LUT6 (Prop_lut6_I3_O)        0.043     8.538 r  latches/genblk1[83].state[83]_i_6/O
                         net (fo=1, routed)           0.232     8.770    latches/genblk1[83].state[83]_i_6_n_0
    SLICE_X85Y157        LUT6 (Prop_lut6_I3_O)        0.043     8.813 f  latches/genblk1[83].state[83]_i_5/O
                         net (fo=2, routed)           0.220     9.033    latches/genblk1[83].state[83]_i_5_n_0
    SLICE_X85Y156        LUT6 (Prop_lut6_I3_O)        0.043     9.076 r  latches/genblk1[78].state[78]_i_6/O
                         net (fo=1, routed)           0.299     9.374    latches/genblk1[78].state[78]_i_6_n_0
    SLICE_X84Y156        LUT6 (Prop_lut6_I3_O)        0.043     9.417 f  latches/genblk1[78].state[78]_i_5/O
                         net (fo=2, routed)           0.277     9.695    latches/genblk1[78].state[78]_i_5_n_0
    SLICE_X81Y156        LUT6 (Prop_lut6_I3_O)        0.043     9.738 r  latches/genblk1[73].state[73]_i_6/O
                         net (fo=1, routed)           0.265    10.003    latches/genblk1[73].state[73]_i_6_n_0
    SLICE_X80Y156        LUT6 (Prop_lut6_I3_O)        0.043    10.046 f  latches/genblk1[73].state[73]_i_5/O
                         net (fo=2, routed)           0.284    10.330    latches/genblk1[73].state[73]_i_5_n_0
    SLICE_X78Y156        LUT6 (Prop_lut6_I3_O)        0.043    10.373 r  latches/genblk1[68].state[68]_i_6/O
                         net (fo=1, routed)           0.256    10.629    latches/genblk1[68].state[68]_i_6_n_0
    SLICE_X76Y157        LUT6 (Prop_lut6_I3_O)        0.043    10.672 f  latches/genblk1[68].state[68]_i_5/O
                         net (fo=2, routed)           0.285    10.958    latches/genblk1[68].state[68]_i_5_n_0
    SLICE_X74Y159        LUT6 (Prop_lut6_I3_O)        0.043    11.001 r  latches/genblk1[63].state[63]_i_6/O
                         net (fo=1, routed)           0.244    11.245    latches/genblk1[63].state[63]_i_6_n_0
    SLICE_X74Y159        LUT6 (Prop_lut6_I3_O)        0.043    11.288 f  latches/genblk1[63].state[63]_i_5/O
                         net (fo=2, routed)           0.291    11.579    latches/genblk1[63].state[63]_i_5_n_0
    SLICE_X70Y158        LUT6 (Prop_lut6_I3_O)        0.043    11.622 r  latches/genblk1[58].state[58]_i_6/O
                         net (fo=1, routed)           0.242    11.864    latches/genblk1[58].state[58]_i_6_n_0
    SLICE_X67Y158        LUT6 (Prop_lut6_I3_O)        0.043    11.907 f  latches/genblk1[58].state[58]_i_5/O
                         net (fo=2, routed)           0.375    12.282    latches/genblk1[58].state[58]_i_5_n_0
    SLICE_X63Y160        LUT6 (Prop_lut6_I3_O)        0.043    12.325 r  latches/genblk1[53].state[53]_i_6/O
                         net (fo=1, routed)           0.241    12.566    latches/genblk1[53].state[53]_i_6_n_0
    SLICE_X59Y160        LUT6 (Prop_lut6_I3_O)        0.043    12.609 f  latches/genblk1[53].state[53]_i_5/O
                         net (fo=2, routed)           0.247    12.856    latches/genblk1[53].state[53]_i_5_n_0
    SLICE_X59Y162        LUT6 (Prop_lut6_I3_O)        0.043    12.899 r  latches/genblk1[48].state[48]_i_6/O
                         net (fo=1, routed)           0.277    13.176    latches/genblk1[48].state[48]_i_6_n_0
    SLICE_X55Y162        LUT6 (Prop_lut6_I3_O)        0.043    13.219 f  latches/genblk1[48].state[48]_i_5/O
                         net (fo=2, routed)           0.247    13.466    latches/genblk1[48].state[48]_i_5_n_0
    SLICE_X55Y164        LUT6 (Prop_lut6_I3_O)        0.043    13.509 r  latches/genblk1[43].state[43]_i_6/O
                         net (fo=1, routed)           0.277    13.787    latches/genblk1[43].state[43]_i_6_n_0
    SLICE_X54Y164        LUT6 (Prop_lut6_I3_O)        0.043    13.830 f  latches/genblk1[43].state[43]_i_5/O
                         net (fo=2, routed)           0.251    14.081    latches/genblk1[43].state[43]_i_5_n_0
    SLICE_X54Y164        LUT6 (Prop_lut6_I3_O)        0.043    14.124 r  latches/genblk1[38].state[38]_i_6/O
                         net (fo=1, routed)           0.189    14.312    latches/genblk1[38].state[38]_i_6_n_0
    SLICE_X56Y164        LUT6 (Prop_lut6_I3_O)        0.043    14.355 f  latches/genblk1[38].state[38]_i_5/O
                         net (fo=2, routed)           0.253    14.608    latches/genblk1[38].state[38]_i_5_n_0
    SLICE_X56Y164        LUT6 (Prop_lut6_I3_O)        0.043    14.651 r  latches/genblk1[33].state[33]_i_6/O
                         net (fo=1, routed)           0.193    14.844    latches/genblk1[33].state[33]_i_6_n_0
    SLICE_X56Y163        LUT6 (Prop_lut6_I3_O)        0.043    14.887 f  latches/genblk1[33].state[33]_i_5/O
                         net (fo=2, routed)           0.303    15.190    latches/genblk1[33].state[33]_i_5_n_0
    SLICE_X54Y163        LUT6 (Prop_lut6_I3_O)        0.043    15.233 r  latches/genblk1[28].state[28]_i_6/O
                         net (fo=1, routed)           0.364    15.597    latches/genblk1[28].state[28]_i_6_n_0
    SLICE_X54Y160        LUT6 (Prop_lut6_I3_O)        0.043    15.640 f  latches/genblk1[28].state[28]_i_5/O
                         net (fo=2, routed)           0.251    15.891    latches/genblk1[28].state[28]_i_5_n_0
    SLICE_X54Y160        LUT6 (Prop_lut6_I3_O)        0.043    15.934 r  latches/genblk1[23].state[23]_i_6/O
                         net (fo=1, routed)           0.253    16.187    latches/genblk1[23].state[23]_i_6_n_0
    SLICE_X54Y158        LUT6 (Prop_lut6_I3_O)        0.043    16.230 f  latches/genblk1[23].state[23]_i_5/O
                         net (fo=2, routed)           0.202    16.433    latches/genblk1[23].state[23]_i_5_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I3_O)        0.043    16.476 r  latches/genblk1[18].state[18]_i_6/O
                         net (fo=1, routed)           0.283    16.759    latches/genblk1[18].state[18]_i_6_n_0
    SLICE_X59Y157        LUT6 (Prop_lut6_I3_O)        0.043    16.802 f  latches/genblk1[18].state[18]_i_5/O
                         net (fo=2, routed)           0.294    17.096    latches/genblk1[18].state[18]_i_5_n_0
    SLICE_X62Y156        LUT6 (Prop_lut6_I3_O)        0.043    17.139 r  latches/genblk1[13].state[13]_i_6/O
                         net (fo=1, routed)           0.244    17.383    latches/genblk1[13].state[13]_i_6_n_0
    SLICE_X62Y156        LUT6 (Prop_lut6_I3_O)        0.043    17.426 f  latches/genblk1[13].state[13]_i_5/O
                         net (fo=2, routed)           0.271    17.697    latches/genblk1[13].state[13]_i_5_n_0
    SLICE_X67Y155        LUT5 (Prop_lut5_I2_O)        0.043    17.740 f  latches/genblk1[13].state[13]_i_4/O
                         net (fo=2, routed)           0.279    18.020    latches/genblk1[13].state[13]_i_4_n_0
    SLICE_X70Y154        LUT5 (Prop_lut5_I2_O)        0.043    18.063 f  latches/genblk1[10].state[10]_i_4/O
                         net (fo=2, routed)           0.428    18.490    latches/genblk1[10].state[10]_i_4_n_0
    SLICE_X71Y153        LUT5 (Prop_lut5_I2_O)        0.043    18.533 f  latches/genblk1[8].state[8]_i_4/O
                         net (fo=3, routed)           0.361    18.894    latches/genblk1[8].state[8]_i_4_n_0
    SLICE_X73Y153        LUT5 (Prop_lut5_I2_O)        0.043    18.937 f  latches/genblk1[6].state[6]_i_4/O
                         net (fo=2, routed)           0.265    19.202    latches/genblk1[6].state[6]_i_4_n_0
    SLICE_X73Y153        LUT6 (Prop_lut6_I2_O)        0.043    19.245 f  latches/genblk1[6].state[6]_i_2/O
                         net (fo=1, routed)           0.619    19.865    latches/state1102_out
    SLICE_X73Y153        LUT6 (Prop_lut6_I1_O)        0.043    19.908 r  latches/genblk1[6].state[6]_i_1/O
                         net (fo=1, routed)           0.000    19.908    latches/genblk1[6].state[6]_i_1_n_0
    SLICE_X73Y153        FDRE                                         r  latches/genblk1[6].state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk50 rise edge)     20.000    20.000 r  
    SLICE_X1Y162         FDRE                         0.000    20.000 r  clk_reg/Q
                         net (fo=15138, routed)       1.594    21.594    latches/clk
    SLICE_X73Y153        FDRE                                         r  latches/genblk1[6].state_reg[6]/C
                         clock pessimism              0.014    21.608    
                         clock uncertainty           -0.035    21.573    
    SLICE_X73Y153        FDRE (Setup_fdre_C_D)        0.034    21.607    latches/genblk1[6].state_reg[6]
  -------------------------------------------------------------------
                         required time                         21.607    
                         arrival time                         -19.908    
  -------------------------------------------------------------------
                         slack                                  1.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 latches/genblk1[125].state_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            most_recent_state_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             Clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk50 rise@0.000ns - Clk50 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.100ns (14.899%)  route 0.571ns (85.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 rise edge)      0.000     0.000 r  
    SLICE_X1Y162         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, routed)       1.012     1.012    latches/clk
    SLICE_X85Y165        FDRE                                         r  latches/genblk1[125].state_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y165        FDRE (Prop_fdre_C_Q)         0.100     1.112 r  latches/genblk1[125].state_reg[125]/Q
                         net (fo=71, routed)          0.571     1.683    bm_state[125]
    SLICE_X85Y161        FDRE                                         r  most_recent_state_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk50 rise edge)      0.000     0.000 r  
    SLICE_X1Y162         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, routed)       1.486     1.486    clk
    SLICE_X85Y161        FDRE                                         r  most_recent_state_reg[125]/C
                         clock pessimism              0.000     1.486    
    SLICE_X85Y161        FDRE (Hold_fdre_C_D)         0.038     1.524    most_recent_state_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         20.000      17.905     RAMB36_X2Y31   group1/bm_weights_reg_4/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X12Y179  A0_prog_reg[24]_srl7____A0_prog_reg_s_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X86Y93   group3/retimer1_reg[1000]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Clk50
  To Clock:  Clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 clk_reg/Q
                            (clock source 'Clk50'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk100 rise@20.000ns - Clk50 fall@10.000ns)
  Data Path Delay:        1.271ns  (logic 0.043ns (3.382%)  route 1.228ns (96.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.177ns = ( 20.177 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 fall edge)     10.000    10.000 f  
    SLICE_X1Y162         FDRE                         0.000    10.000 f  clk_reg/Q
                         net (fo=15138, routed)       1.228    11.228    clk
    SLICE_X1Y162         LUT1 (Prop_lut1_I0_O)        0.043    11.271 r  clk_i_1/O
                         net (fo=1, routed)           0.000    11.271    clk_i_1_n_0
    SLICE_X1Y162         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)    20.000    20.000 r  
    SLICE_X2Y162         FDRE                         0.000    20.000 r  clk100_reg/Q
                         net (fo=2, routed)           0.177    20.177    clk100
    SLICE_X1Y162         FDRE                                         r  clk_reg/C
                         clock pessimism              0.000    20.177    
                         clock uncertainty           -0.035    20.142    
    SLICE_X1Y162         FDRE (Setup_fdre_C_D)        0.034    20.176    clk_reg
  -------------------------------------------------------------------
                         required time                         20.176    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  8.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 clk_reg/Q
                            (clock source 'Clk50'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk100 rise@10.000ns - Clk50 fall@10.000ns)
  Data Path Delay:        0.746ns  (logic 0.028ns (3.751%)  route 0.718ns (96.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns = ( 10.129 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 fall edge)     10.000    10.000 f  
    SLICE_X1Y162         FDRE                         0.000    10.000 f  clk_reg/Q
                         net (fo=15138, routed)       0.718    10.718    clk
    SLICE_X1Y162         LUT1 (Prop_lut1_I0_O)        0.028    10.746 r  clk_i_1/O
                         net (fo=1, routed)           0.000    10.746    clk_i_1_n_0
    SLICE_X1Y162         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk100 rise edge)    10.000    10.000 r  
    SLICE_X2Y162         FDRE                         0.000    10.000 r  clk100_reg/Q
                         net (fo=2, routed)           0.129    10.129    clk100
    SLICE_X1Y162         FDRE                                         r  clk_reg/C
                         clock pessimism              0.000    10.129    
                         clock uncertainty            0.035    10.164    
    SLICE_X1Y162         FDRE (Hold_fdre_C_D)         0.060    10.224    clk_reg
  -------------------------------------------------------------------
                         required time                        -10.224    
                         arrival time                          10.746    
  -------------------------------------------------------------------
                         slack                                  0.522    





---------------------------------------------------------------------------------------------------
From Clock:  Clk100
  To Clock:  Clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 clk100_reg/Q
                            (clock source 'Clk100'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (Clk200 fall@7.500ns - Clk100 fall@5.000ns)
  Data Path Delay:        2.287ns  (logic 0.035ns (1.531%)  route 2.252ns (98.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 9.618 - 7.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 fall edge)     5.000     5.000 f  
    SLICE_X2Y162         FDRE                         0.000     5.000 f  clk100_reg/Q
                         net (fo=2, routed)           2.252     7.252    clk100
    SLICE_X2Y162         LUT1 (Prop_lut1_I0_O)        0.035     7.287 r  clk100_i_1/O
                         net (fo=1, routed)           0.000     7.287    clk100_i_1_n_0
    SLICE_X2Y162         FDRE                                         r  clk100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 fall edge)     7.500     7.500 f  
    AD11                                              0.000     7.500 f  sysclk_n (IN)
                         net (fo=0)                   0.000     7.500    sysclk_n
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.388     7.888 r  buf1/O
                         net (fo=1, routed)           1.083     8.971    clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     8.997 r  clk200_BUFG_inst/O
                         net (fo=35, routed)          0.621     9.618    clk200_BUFG
    SLICE_X2Y162         FDRE                                         r  clk100_reg/C
                         clock pessimism              0.000     9.618    
                         clock uncertainty           -0.035     9.583    
    SLICE_X2Y162         FDRE (Setup_fdre_C_D)        0.054     9.637    clk100_reg
  -------------------------------------------------------------------
                         required time                          9.637    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  2.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 clk100_reg/Q
                            (clock source 'Clk100'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (Clk200 fall@2.500ns - Clk100 fall@5.000ns)
  Data Path Delay:        2.792ns  (logic 0.036ns (1.290%)  route 2.756ns (98.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 7.150 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk100 fall edge)     5.000     5.000 f  
    SLICE_X2Y162         FDRE                         0.000     5.000 f  clk100_reg/Q
                         net (fo=2, routed)           2.756     7.756    clk100
    SLICE_X2Y162         LUT1 (Prop_lut1_I0_O)        0.036     7.792 r  clk100_i_1/O
                         net (fo=1, routed)           0.000     7.792    clk100_i_1_n_0
    SLICE_X2Y162         FDRE                                         r  clk100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 fall edge)     2.500     2.500 f  
    AD11                                              0.000     2.500 f  sysclk_n (IN)
                         net (fo=0)                   0.000     2.500    sysclk_n
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.906     3.406 r  buf1/O
                         net (fo=1, routed)           2.299     5.705    clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.798 r  clk200_BUFG_inst/O
                         net (fo=35, routed)          1.352     7.150    clk200_BUFG
    SLICE_X2Y162         FDRE                                         r  clk100_reg/C
                         clock pessimism              0.000     7.150    
                         clock uncertainty            0.035     7.185    
    SLICE_X2Y162         FDRE (Hold_fdre_C_D)         0.188     7.373    clk100_reg
  -------------------------------------------------------------------
                         required time                         -7.373    
                         arrival time                           7.792    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
From Clock:  Clk50
  To Clock:  Clk200

Setup :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 BUS4_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BUS4_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Clk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk200 rise@5.000ns - Clk50 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 0.223ns (3.044%)  route 7.103ns (96.956%))
  Logic Levels:           0  
  Clock Path Skew:        2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 9.218 - 5.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 rise edge)      0.000     0.000 r  
    SLICE_X1Y162         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, routed)       1.382     1.382    clk
    SLICE_X37Y185        FDRE                                         r  BUS4_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y185        FDRE (Prop_fdre_C_Q)         0.223     1.605 r  BUS4_buf_reg[1]/Q
                         net (fo=1, routed)           7.103     8.708    BUS4_buf_reg_n_0_[1]
    SLICE_X18Y183        FDRE                                         r  BUS4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     5.000     5.000 r  
    AD11                                              0.000     5.000 r  sysclk_n (IN)
                         net (fo=0)                   0.000     5.000    sysclk_n
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.803     5.803 f  buf1/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 f  clk200_BUFG_inst/O
                         net (fo=35, routed)          1.159     9.218    clk200_BUFG
    SLICE_X18Y183        FDRE                                         r  BUS4_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     9.218    
                         clock uncertainty           -0.035     9.183    
    SLICE_X18Y183        FDRE (Setup_fdre_C_D)        0.001     9.184    BUS4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  0.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 BUS3_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BUS3_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Clk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk200
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk200 rise@0.000ns - Clk50 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.206ns (5.405%)  route 3.606ns (94.595%))
  Logic Levels:           0  
  Clock Path Skew:        3.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.581ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk50 rise edge)      0.000     0.000 r  
    SLICE_X1Y162         FDRE                         0.000     0.000 r  clk_reg/Q
                         net (fo=15138, routed)       1.004     1.004    clk
    SLICE_X22Y184        FDRE                                         r  BUS3_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y184        FDRE (Prop_fdre_C_Q)         0.206     1.210 r  BUS3_buf_reg[1]/Q
                         net (fo=1, routed)           3.606     4.816    BUS3_buf[1]
    SLICE_X18Y177        FDRE                                         r  BUS3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk200 rise edge)     0.000     0.000 r  
    AD11                                              0.000     0.000 r  sysclk_n (IN)
                         net (fo=0)                   0.000     0.000    sysclk_n
    AD12                 IBUFDS (Prop_ibufds_IB_O)    0.906     0.906 f  buf1/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 f  clk200_BUFG_inst/O
                         net (fo=35, routed)          1.283     4.581    clk200_BUFG
    SLICE_X18Y177        FDRE                                         r  BUS3_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     4.581    
                         clock uncertainty            0.035     4.616    
    SLICE_X18Y177        FDRE (Hold_fdre_C_D)         0.140     4.756    BUS3_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.756    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  0.060    





