{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "9d25bee0a8671312b018133d27231b4e29417cd0fa4d9cda0b1c3358116af6e8ab4a0554a3f7de58e59a73de6f705b32c8bf6b7d26b8bbcb2a812c0af1fb1a30",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_SPILoopback__pack_size_128",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": true,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}