$date
	Wed Sep  3 15:35:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_offside $end
$var wire 1 ! p $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module o1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! P $end
$var wire 1 & nB $end
$var wire 1 ' nC $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
1'
1&
0%
0$
0#
0"
0!
$end
#5000
1!
1)
1%
#10000
0!
0'
0)
1$
0%
#15000
1!
1)
1%
#20000
0!
0&
1'
0)
1#
0$
0%
#25000
1%
#30000
0'
1$
0%
#35000
1%
#40000
1!
1*
1&
1'
1"
0#
0$
0%
#45000
1(
1)
1%
#50000
0!
0*
0'
0(
0)
1$
0%
#55000
1!
1(
1)
1%
#60000
0!
0&
1'
0(
0)
1#
0$
0%
#65000
1!
1(
1%
#70000
0!
0'
0(
1$
0%
#75000
1!
1(
1%
#80000
0!
1&
1'
0(
0"
0#
0$
0%
#85000
