{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 00:52:47 2024 " "Info: Processing started: Wed May 22 00:52:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sisau -c sisau " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sisau -c sisau" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_10 " "Info: Found entity 1: divizor_10" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "divizor_10_test.bdf " "Warning: Can't analyze file -- file divizor_10_test.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_1000.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_1000 " "Info: Found entity 1: divizor_1000" {  } { { "divizor_1000.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_1000.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_frecventa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_frecventa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_frecventa " "Info: Found entity 1: divizor_frecventa" {  } { { "divizor_frecventa.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_frecventa.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file debouncing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Info: Found entity 1: debouncing" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator_10.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file numarator_10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numarator_10 " "Info: Found entity 1: numarator_10" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numarator_1000.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file numarator_1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 numarator_1000 " "Info: Found entity 1: numarator_1000" {  } { { "numarator_1000.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_1000.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparator_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_1BIT " "Info: Found entity 1: comparator_1BIT" {  } { { "comparator_1BIT.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/comparator_1BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparator_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_4BIT " "Info: Found entity 1: comparator_4BIT" {  } { { "comparator_4BIT.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/comparator_4BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_12bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparator_12bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_12BIT " "Info: Found entity 1: comparator_12BIT" {  } { { "comparator_12BIT.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/comparator_12BIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator_semnalpwm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file generator_semnalpwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 generator_semnalPWM " "Info: Found entity 1: generator_semnalPWM" {  } { { "generator_semnalPWM.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/generator_semnalPWM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator_pwm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file generator_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 generator_PWM " "Info: Found entity 1: generator_PWM" {  } { { "generator_PWM.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/generator_PWM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divizor_5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file divizor_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divizor_5 " "Info: Found entity 1: divizor_5" {  } { { "divizor_5.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_stop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file start_stop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 START_STOP " "Info: Found entity 1: START_STOP" {  } { { "START_STOP.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/START_STOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_miscare.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file logica_miscare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logica_miscare " "Info: Found entity 1: Logica_miscare" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectie_proba.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file selectie_proba.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selectie_proba " "Info: Found entity 1: Selectie_proba" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afisare_multiplexata.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file afisare_multiplexata.v" { { "Info" "ISGN_ENTITY_NAME" "1 afisare_multiplexata " "Info: Found entity 1: afisare_multiplexata" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_ture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_ture.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_ture " "Info: Found entity 1: count_ture" {  } { { "count_ture.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/count_ture.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "intarziere_semnal.v(17) " "Warning (10268): Verilog HDL information at intarziere_semnal.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intarziere_semnal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file intarziere_semnal.v" { { "Info" "ISGN_ENTITY_NAME" "1 intarziere_semnal " "Info: Found entity 1: intarziere_semnal" {  } { { "intarziere_semnal.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/intarziere_semnal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "START_STOP START_STOP:inst15 " "Info: Elaborating entity \"START_STOP\" for hierarchy \"START_STOP:inst15\"" {  } { { "main.bdf" "inst15" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 328 384 512 424 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:inst16 " "Info: Elaborating entity \"debouncing\" for hierarchy \"debouncing:inst16\"" {  } { { "main.bdf" "inst16" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 328 224 384 424 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_frecventa divizor_frecventa:inst2 " "Info: Elaborating entity \"divizor_frecventa\" for hierarchy \"divizor_frecventa:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 200 224 368 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_10 divizor_frecventa:inst2\|divizor_10:inst " "Info: Elaborating entity \"divizor_10\" for hierarchy \"divizor_frecventa:inst2\|divizor_10:inst\"" {  } { { "divizor_frecventa.bdf" "inst" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_frecventa.bdf" { { 224 376 512 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_5 divizor_frecventa:inst2\|divizor_5:inst3 " "Info: Elaborating entity \"divizor_5\" for hierarchy \"divizor_frecventa:inst2\|divizor_5:inst3\"" {  } { { "divizor_frecventa.bdf" "inst3" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_frecventa.bdf" { { 368 648 768 464 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divizor_1000 divizor_frecventa:inst2\|divizor_1000:inst2 " "Info: Elaborating entity \"divizor_1000\" for hierarchy \"divizor_frecventa:inst2\|divizor_1000:inst2\"" {  } { { "divizor_frecventa.bdf" "inst2" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_frecventa.bdf" { { 368 512 632 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numarator_10 divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2 " "Info: Elaborating entity \"numarator_10\" for hierarchy \"divizor_frecventa:inst2\|divizor_1000:inst2\|numarator_10:inst2\"" {  } { { "divizor_1000.bdf" "inst2" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_1000.bdf" { { 184 528 624 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selectie_proba Selectie_proba:inst1 " "Info: Elaborating entity \"Selectie_proba\" for hierarchy \"Selectie_proba:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 424 384 536 552 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica_miscare Logica_miscare:inst6 " "Info: Elaborating entity \"Logica_miscare\" for hierarchy \"Logica_miscare:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 568 224 440 760 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(99) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(99): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(100) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(100): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(120) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(120): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Logica_miscare.v(121) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(121): truncated value with size 32 to match size of target (1)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Logica_miscare.v(156) " "Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(156): truncated value with size 32 to match size of target (8)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dreapta Logica_miscare.v(87) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(87): inferring latch(es) for variable \"dreapta\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stanga Logica_miscare.v(87) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(87): inferring latch(es) for variable \"stanga\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_ture Logica_miscare.v(87) " "Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(87): inferring latch(es) for variable \"count_ture\", which holds its previous value in one or more paths through the always construct" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[0\] Logica_miscare.v(160) " "Info (10041): Inferred latch for \"count_ture\[0\]\" at Logica_miscare.v(160)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[1\] Logica_miscare.v(160) " "Info (10041): Inferred latch for \"count_ture\[1\]\" at Logica_miscare.v(160)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[2\] Logica_miscare.v(160) " "Info (10041): Inferred latch for \"count_ture\[2\]\" at Logica_miscare.v(160)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[3\] Logica_miscare.v(160) " "Info (10041): Inferred latch for \"count_ture\[3\]\" at Logica_miscare.v(160)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[4\] Logica_miscare.v(160) " "Info (10041): Inferred latch for \"count_ture\[4\]\" at Logica_miscare.v(160)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[5\] Logica_miscare.v(160) " "Info (10041): Inferred latch for \"count_ture\[5\]\" at Logica_miscare.v(160)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[6\] Logica_miscare.v(160) " "Info (10041): Inferred latch for \"count_ture\[6\]\" at Logica_miscare.v(160)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_ture\[7\] Logica_miscare.v(160) " "Info (10041): Inferred latch for \"count_ture\[7\]\" at Logica_miscare.v(160)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stanga Logica_miscare.v(109) " "Info (10041): Inferred latch for \"stanga\" at Logica_miscare.v(109)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dreapta Logica_miscare.v(109) " "Info (10041): Inferred latch for \"dreapta\" at Logica_miscare.v(109)" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afisare_multiplexata afisare_multiplexata:inst11 " "Info: Elaborating entity \"afisare_multiplexata\" for hierarchy \"afisare_multiplexata:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 792 704 856 1016 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 afisare_multiplexata.v(20) " "Warning (10230): Verilog HDL assignment warning at afisare_multiplexata.v(20): truncated value with size 4 to match size of target (2)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_2 afisare_multiplexata.v(74) " "Warning (10235): Verilog HDL Always Construct warning at afisare_multiplexata.v(74): variable \"digit_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_3 afisare_multiplexata.v(75) " "Warning (10235): Verilog HDL Always Construct warning at afisare_multiplexata.v(75): variable \"digit_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_4 afisare_multiplexata.v(76) " "Warning (10235): Verilog HDL Always Construct warning at afisare_multiplexata.v(76): variable \"digit_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit_1 afisare_multiplexata.v(77) " "Warning (10235): Verilog HDL Always Construct warning at afisare_multiplexata.v(77): variable \"digit_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "afisare_multiplexata.v(84) " "Warning (10270): Verilog HDL Case Statement warning at afisare_multiplexata.v(84): incomplete case statement has no default case item" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 84 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a afisare_multiplexata.v(82) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(82): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b afisare_multiplexata.v(82) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(82): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c afisare_multiplexata.v(82) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(82): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d afisare_multiplexata.v(82) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(82): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e afisare_multiplexata.v(82) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(82): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f afisare_multiplexata.v(82) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(82): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g afisare_multiplexata.v(82) " "Warning (10240): Verilog HDL Always Construct warning at afisare_multiplexata.v(82): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g afisare_multiplexata.v(82) " "Info (10041): Inferred latch for \"g\" at afisare_multiplexata.v(82)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f afisare_multiplexata.v(82) " "Info (10041): Inferred latch for \"f\" at afisare_multiplexata.v(82)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e afisare_multiplexata.v(82) " "Info (10041): Inferred latch for \"e\" at afisare_multiplexata.v(82)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d afisare_multiplexata.v(82) " "Info (10041): Inferred latch for \"d\" at afisare_multiplexata.v(82)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c afisare_multiplexata.v(82) " "Info (10041): Inferred latch for \"c\" at afisare_multiplexata.v(82)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b afisare_multiplexata.v(82) " "Info (10041): Inferred latch for \"b\" at afisare_multiplexata.v(82)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a afisare_multiplexata.v(82) " "Info (10041): Inferred latch for \"a\" at afisare_multiplexata.v(82)" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_ture count_ture:inst12 " "Info: Elaborating entity \"count_ture\" for hierarchy \"count_ture:inst12\"" {  } { { "main.bdf" "inst12" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 856 392 552 952 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_ture.v(15) " "Warning (10230): Verilog HDL assignment warning at count_ture.v(15): truncated value with size 32 to match size of target (4)" {  } { { "count_ture.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/count_ture.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|stanga " "Warning: Latch Logica_miscare:inst6\|stanga has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_4 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_4" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 672 -56 112 688 "senzor_4" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 58 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|dreapta " "Warning: Latch Logica_miscare:inst6\|dreapta has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzor_2 " "Warning: Ports D and ENA on the latch are fed by the same signal senzor_2" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 640 -56 112 656 "senzor_2" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 57 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[1\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[3\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[4\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[5\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[6\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[7\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[2\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Logica_miscare:inst6\|count_ture\[0\] " "Warning: Latch Logica_miscare:inst6\|count_ture\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA senzon_1 " "Warning: Ports D and ENA on the latch are fed by the same signal senzon_1" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|a " "Warning: Latch afisare_multiplexata:inst11\|a has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|digit_4\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|digit_4\[0\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|b " "Warning: Latch afisare_multiplexata:inst11\|b has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|digit_4\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|digit_4\[0\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|c " "Warning: Latch afisare_multiplexata:inst11\|c has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|digit_4\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|digit_4\[0\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|d " "Warning: Latch afisare_multiplexata:inst11\|d has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|digit_4\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|digit_4\[0\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|e " "Warning: Latch afisare_multiplexata:inst11\|e has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|digit_4\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|digit_4\[0\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|f " "Warning: Latch afisare_multiplexata:inst11\|f has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|digit_4\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|digit_4\[0\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "afisare_multiplexata:inst11\|g " "Warning: Latch afisare_multiplexata:inst11\|g has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA afisare_multiplexata:inst11\|digit_4\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal afisare_multiplexata:inst11\|digit_4\[0\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sisau " "Warning: Ignored assignments for entity \"sisau\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity sisau -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity sisau -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sisau -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sisau -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/sisau.map.smsg " "Info: Generated suppressed messages file C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/sisau.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Info: Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Info: Implemented 143 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 00:52:50 2024 " "Info: Processing ended: Wed May 22 00:52:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 00:52:51 2024 " "Info: Processing started: Wed May 22 00:52:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sisau -c sisau " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sisau -c sisau" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sisau EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"sisau\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_10:inst\|inst12" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncing:inst17\|inst3  " "Info: Automatically promoted node debouncing:inst17\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncing:inst17|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Logica_miscare:inst6\|count_ture\[1\]~2  " "Info: Automatically promoted node Logica_miscare:inst6\|count_ture\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "afisare_multiplexata:inst11\|a~0  " "Info: Automatically promoted node afisare_multiplexata:inst11\|a~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|a~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_10:inst\|inst12  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_10:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_10:inst\|inst12" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|digit_4\[0\] " "Info: Destination node afisare_multiplexata:inst11\|digit_4\[0\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|digit_4\[1\] " "Info: Destination node afisare_multiplexata:inst11\|digit_4\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|digit_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|digit_1\[2\] " "Info: Destination node afisare_multiplexata:inst11\|digit_1\[2\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|digit_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|generator_adresa\[0\] " "Info: Destination node afisare_multiplexata:inst11\|generator_adresa\[0\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|generator_adresa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|generator_adresa\[1\] " "Info: Destination node afisare_multiplexata:inst11\|generator_adresa\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|generator_adresa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|digit_2\[1\] " "Info: Destination node afisare_multiplexata:inst11\|digit_2\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|digit_3\[1\] " "Info: Destination node afisare_multiplexata:inst11\|digit_3\[1\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|digit_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|digit_3\[2\] " "Info: Destination node afisare_multiplexata:inst11\|digit_3\[2\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|digit_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "afisare_multiplexata:inst11\|digit_2\[2\] " "Info: Destination node afisare_multiplexata:inst11\|digit_2\[2\]" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|digit_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncing:inst16\|inst " "Info: Destination node debouncing:inst16\|inst" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncing:inst16|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncing:inst16\|inst1 " "Info: Destination node debouncing:inst16\|inst1" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncing:inst16|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncing:inst5\|inst " "Info: Destination node debouncing:inst5\|inst" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncing:inst5|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncing:inst5\|inst1 " "Info: Destination node debouncing:inst5\|inst1" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncing:inst5|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst10~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst10~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 224 440 504 304 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncing:inst5\|inst3  " "Info: Automatically promoted node debouncing:inst5\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selectie_proba:inst1\|circuit\[0\] " "Info: Destination node Selectie_proba:inst1\|circuit\[0\]" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selectie_proba:inst1\|circuit\[1\] " "Info: Destination node Selectie_proba:inst1\|circuit\[1\]" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selectie_proba:inst1|circuit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncing:inst5|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12  " "Info: Automatically promoted node divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst10~0 " "Info: Destination node divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst10~0" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 224 440 504 304 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "START_STOP " "Warning: Node \"START_STOP\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_STOP" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "info_circuit1 " "Warning: Node \"info_circuit1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "info_circuit1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "info_circuit2 " "Warning: Node \"info_circuit2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "info_circuit2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "info_circuit3 " "Warning: Node \"info_circuit3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "info_circuit3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.106 ns register register " "Info: Estimated most critical path is register to register delay of 2.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_ture:inst12\|cifra_zeci\[1\] 1 REG LAB_X15_Y7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y7; Fanout = 6; REG Node = 'count_ture:inst12\|cifra_zeci\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_ture:inst12|cifra_zeci[1] } "NODE_NAME" } } { "count_ture.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/count_ture.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.206 ns) 1.187 ns afisare_multiplexata:inst11\|digit_2\[1\]~0 2 COMB LAB_X14_Y7 4 " "Info: 2: + IC(0.981 ns) + CELL(0.206 ns) = 1.187 ns; Loc. = LAB_X14_Y7; Fanout = 4; COMB Node = 'afisare_multiplexata:inst11\|digit_2\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { count_ture:inst12|cifra_zeci[1] afisare_multiplexata:inst11|digit_2[1]~0 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 1.998 ns afisare_multiplexata:inst11\|digit_2~2 3 COMB LAB_X14_Y7 1 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 1.998 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|digit_2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { afisare_multiplexata:inst11|digit_2[1]~0 afisare_multiplexata:inst11|digit_2~2 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.106 ns afisare_multiplexata:inst11\|digit_2\[1\] 4 REG LAB_X14_Y7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.106 ns; Loc. = LAB_X14_Y7; Fanout = 1; REG Node = 'afisare_multiplexata:inst11\|digit_2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { afisare_multiplexata:inst11|digit_2~2 afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 32.48 % ) " "Info: Total cell delay = 0.684 ns ( 32.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.422 ns ( 67.52 % ) " "Info: Total interconnect delay = 1.422 ns ( 67.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { count_ture:inst12|cifra_zeci[1] afisare_multiplexata:inst11|digit_2[1]~0 afisare_multiplexata:inst11|digit_2~2 afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 417 " "Info: 2 (of 417) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_B 0 " "Info: Pin \"PWM_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_A 0 " "Info: Pin \"PWM_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_C 0 " "Info: Pin \"PWM_C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_D 0 " "Info: Pin \"PWM_D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit1_board 0 " "Info: Pin \"info_circuit1_board\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit2_board 0 " "Info: Pin \"info_circuit2_board\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "info_circuit3_board 0 " "Info: Pin \"info_circuit3_board\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_IN1_D2 0 " "Info: Pin \"C_IN1_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_IN2_D2 0 " "Info: Pin \"C_IN2_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_IN3_D2 0 " "Info: Pin \"D_IN3_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_IN4_D2 0 " "Info: Pin \"D_IN4_D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_IN1_D1 0 " "Info: Pin \"A_IN1_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_IN2_D1 0 " "Info: Pin \"A_IN2_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_IN3_D1 0 " "Info: Pin \"B_IN3_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_IN4_D1 0 " "Info: Pin \"B_IN4_D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a 0 " "Info: Pin \"a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b 0 " "Info: Pin \"b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c 0 " "Info: Pin \"c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d 0 " "Info: Pin \"d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e 0 " "Info: Pin \"e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f 0 " "Info: Pin \"f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g 0 " "Info: Pin \"g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 00:52:55 2024 " "Info: Processing ended: Wed May 22 00:52:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 00:52:56 2024 " "Info: Processing started: Wed May 22 00:52:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sisau -c sisau " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sisau -c sisau" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 00:52:57 2024 " "Info: Processing ended: Wed May 22 00:52:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 00:52:58 2024 " "Info: Processing started: Wed May 22 00:52:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[0\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[0\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[1\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[1\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[2\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[2\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[3\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[3\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[4\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[4\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[5\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[5\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[6\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[6\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|count_ture\[7\] " "Warning: Node \"Logica_miscare:inst6\|count_ture\[7\]\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|stanga " "Warning: Node \"Logica_miscare:inst6\|stanga\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Logica_miscare:inst6\|dreapta " "Warning: Node \"Logica_miscare:inst6\|dreapta\" is a latch" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|a " "Warning: Node \"afisare_multiplexata:inst11\|a\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|b " "Warning: Node \"afisare_multiplexata:inst11\|b\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|c " "Warning: Node \"afisare_multiplexata:inst11\|c\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|d " "Warning: Node \"afisare_multiplexata:inst11\|d\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|e " "Warning: Node \"afisare_multiplexata:inst11\|e\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|f " "Warning: Node \"afisare_multiplexata:inst11\|f\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "afisare_multiplexata:inst11\|g " "Warning: Node \"afisare_multiplexata:inst11\|g\" is a latch" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_2 " "Info: Assuming node \"senzor_2\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 640 -56 112 656 "senzor_2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_5 " "Info: Assuming node \"senzor_5\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 704 -56 112 720 "senzor_5" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzon_1 " "Info: Assuming node \"senzon_1\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_4 " "Info: Assuming node \"senzor_4\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 672 -56 112 688 "senzor_4" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "senzor_3 " "Info: Assuming node \"senzor_3\" is a latch enable. Will not compute fmax for this pin." {  } { { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 656 -56 112 672 "senzor_3" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "42 " "Warning: Found 42 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Logica_miscare:inst6\|dreapta " "Info: Detected ripple clock \"Logica_miscare:inst6\|dreapta\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 57 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|dreapta" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Logica_miscare:inst6\|stanga " "Info: Detected ripple clock \"Logica_miscare:inst6\|stanga\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|stanga" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "afisare_multiplexata:inst11\|Mux0~1 " "Info: Detected gated clock \"afisare_multiplexata:inst11\|Mux0~1\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_4\[3\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_4\[3\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_4\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "afisare_multiplexata:inst11\|Mux0~0 " "Info: Detected gated clock \"afisare_multiplexata:inst11\|Mux0~0\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_2\[3\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_2\[3\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_3\[3\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_3\[3\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_3\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "afisare_multiplexata:inst11\|Mux1~1 " "Info: Detected gated clock \"afisare_multiplexata:inst11\|Mux1~1\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|Mux1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "afisare_multiplexata:inst11\|Mux1~0 " "Info: Detected gated clock \"afisare_multiplexata:inst11\|Mux1~0\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_2\[2\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_2\[2\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_3\[2\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_3\[2\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_3\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "afisare_multiplexata:inst11\|Mux2~1 " "Info: Detected gated clock \"afisare_multiplexata:inst11\|Mux2~1\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_3\[1\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_3\[1\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_3\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "afisare_multiplexata:inst11\|Mux2~0 " "Info: Detected gated clock \"afisare_multiplexata:inst11\|Mux2~0\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 73 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_2\[1\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_2\[1\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst1\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst1\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst1\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst2\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst2\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst17\|inst " "Info: Detected ripple clock \"debouncing:inst17\|inst\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst17\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst17\|inst1 " "Info: Detected ripple clock \"debouncing:inst17\|inst1\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst17\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debouncing:inst17\|inst3 " "Info: Detected gated clock \"debouncing:inst17\|inst3\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst17\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|generator_adresa\[0\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|generator_adresa\[0\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|generator_adresa\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|generator_adresa\[1\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|generator_adresa\[1\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|generator_adresa\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|directie_driverA\[1\]~5 " "Info: Detected gated clock \"Logica_miscare:inst6\|directie_driverA\[1\]~5\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|directie_driverA\[1\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|stanga~0 " "Info: Detected gated clock \"Logica_miscare:inst6\|stanga~0\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|stanga~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst16\|inst1 " "Info: Detected ripple clock \"debouncing:inst16\|inst1\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst16\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst16\|inst " "Info: Detected ripple clock \"debouncing:inst16\|inst\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst16\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debouncing:inst16\|inst3 " "Info: Detected gated clock \"debouncing:inst16\|inst3\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst16\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_1\[2\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_1\[2\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_4\[1\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_4\[1\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_4\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "afisare_multiplexata:inst11\|digit_4\[0\] " "Info: Detected ripple clock \"afisare_multiplexata:inst11\|digit_4\[0\]\" as buffer" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "afisare_multiplexata:inst11\|digit_4\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_10:inst\|inst12\" as buffer" {  } { { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 " "Info: Detected ripple clock \"divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12\" as buffer" {  } { { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst5\|inst1 " "Info: Detected ripple clock \"debouncing:inst5\|inst1\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 512 576 280 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst5\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debouncing:inst5\|inst " "Info: Detected ripple clock \"debouncing:inst5\|inst\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst5\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|count_ture\[1\]~2 " "Info: Detected gated clock \"Logica_miscare:inst6\|count_ture\[1\]~2\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|count_ture\[1\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Logica_miscare:inst6\|Equal4~0 " "Info: Detected gated clock \"Logica_miscare:inst6\|Equal4~0\" as buffer" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Logica_miscare:inst6\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debouncing:inst5\|inst3 " "Info: Detected gated clock \"debouncing:inst5\|inst3\" as buffer" {  } { { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncing:inst5\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Selectie_proba:inst1\|circuit\[1\] " "Info: Detected ripple clock \"Selectie_proba:inst1\|circuit\[1\]\" as buffer" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selectie_proba:inst1\|circuit\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Selectie_proba:inst1\|circuit\[0\] " "Info: Detected ripple clock \"Selectie_proba:inst1\|circuit\[0\]\" as buffer" {  } { { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selectie_proba:inst1\|circuit\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count_ture:inst12\|cifra_zeci\[3\] register afisare_multiplexata:inst11\|digit_2\[1\] 61.47 MHz 16.268 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.47 MHz between source register \"count_ture:inst12\|cifra_zeci\[3\]\" and destination register \"afisare_multiplexata:inst11\|digit_2\[1\]\" (period= 16.268 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.015 ns + Longest register register " "Info: + Longest register to register delay is 2.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_ture:inst12\|cifra_zeci\[3\] 1 REG LCFF_X15_Y7_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N15; Fanout = 5; REG Node = 'count_ture:inst12\|cifra_zeci\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_ture:inst12|cifra_zeci[3] } "NODE_NAME" } } { "count_ture.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/count_ture.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.624 ns) 1.310 ns afisare_multiplexata:inst11\|digit_2\[1\]~0 2 COMB LCCOMB_X14_Y7_N2 4 " "Info: 2: + IC(0.686 ns) + CELL(0.624 ns) = 1.310 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 4; COMB Node = 'afisare_multiplexata:inst11\|digit_2\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { count_ture:inst12|cifra_zeci[3] afisare_multiplexata:inst11|digit_2[1]~0 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 1.907 ns afisare_multiplexata:inst11\|digit_2~2 3 COMB LCCOMB_X14_Y7_N18 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 1.907 ns; Loc. = LCCOMB_X14_Y7_N18; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|digit_2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { afisare_multiplexata:inst11|digit_2[1]~0 afisare_multiplexata:inst11|digit_2~2 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.015 ns afisare_multiplexata:inst11\|digit_2\[1\] 4 REG LCFF_X14_Y7_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.015 ns; Loc. = LCFF_X14_Y7_N19; Fanout = 1; REG Node = 'afisare_multiplexata:inst11\|digit_2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { afisare_multiplexata:inst11|digit_2~2 afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 46.55 % ) " "Info: Total cell delay = 0.938 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 53.45 % ) " "Info: Total interconnect delay = 1.077 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { count_ture:inst12|cifra_zeci[3] afisare_multiplexata:inst11|digit_2[1]~0 afisare_multiplexata:inst11|digit_2~2 afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.015 ns" { count_ture:inst12|cifra_zeci[3] {} afisare_multiplexata:inst11|digit_2[1]~0 {} afisare_multiplexata:inst11|digit_2~2 {} afisare_multiplexata:inst11|digit_2[1] {} } { 0.000ns 0.686ns 0.391ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-13.989 ns - Smallest " "Info: - Smallest clock skew is -13.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.614 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.970 ns) 3.464 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X7_Y7_N23 15 " "Info: 2: + IC(1.394 ns) + CELL(0.970 ns) = 3.464 ns; Loc. = LCFF_X7_Y7_N23; Fanout = 15; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.666 ns) 5.614 ns afisare_multiplexata:inst11\|digit_2\[1\] 3 REG LCFF_X14_Y7_N19 1 " "Info: 3: + IC(1.484 ns) + CELL(0.666 ns) = 5.614 ns; Loc. = LCFF_X14_Y7_N19; Fanout = 1; REG Node = 'afisare_multiplexata:inst11\|digit_2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 48.74 % ) " "Info: Total cell delay = 2.736 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 51.26 % ) " "Info: Total interconnect delay = 2.878 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_2[1] {} } { 0.000ns 0.000ns 1.394ns 1.484ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.603 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 19.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.970 ns) 3.477 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 2 REG LCFF_X7_Y8_N23 6 " "Info: 2: + IC(1.407 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = LCFF_X7_Y8_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.970 ns) 4.851 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 3 REG LCFF_X7_Y8_N13 4 " "Info: 3: + IC(0.404 ns) + CELL(0.970 ns) = 4.851 ns; Loc. = LCFF_X7_Y8_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.970 ns) 7.681 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 4 REG LCFF_X12_Y11_N17 8 " "Info: 4: + IC(1.860 ns) + CELL(0.970 ns) = 7.681 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 8; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.970 ns) 9.733 ns divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12 5 REG LCFF_X9_Y11_N9 6 " "Info: 5: + IC(1.082 ns) + CELL(0.970 ns) = 9.733 ns; Loc. = LCFF_X9_Y11_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.970 ns) 11.097 ns divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst1\|inst12 6 REG LCFF_X9_Y11_N23 6 " "Info: 6: + IC(0.394 ns) + CELL(0.970 ns) = 11.097 ns; Loc. = LCFF_X9_Y11_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.970 ns) 14.000 ns divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst2\|inst12 7 REG LCFF_X13_Y4_N7 4 " "Info: 7: + IC(1.933 ns) + CELL(0.970 ns) = 14.000 ns; Loc. = LCFF_X13_Y4_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst6\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.970 ns) 15.370 ns debouncing:inst17\|inst 8 REG LCFF_X13_Y4_N29 2 " "Info: 8: + IC(0.400 ns) + CELL(0.970 ns) = 15.370 ns; Loc. = LCFF_X13_Y4_N29; Fanout = 2; REG Node = 'debouncing:inst17\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 debouncing:inst17|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.206 ns) 16.027 ns debouncing:inst17\|inst3 9 COMB LCCOMB_X13_Y4_N20 1 " "Info: 9: + IC(0.451 ns) + CELL(0.206 ns) = 16.027 ns; Loc. = LCCOMB_X13_Y4_N20; Fanout = 1; COMB Node = 'debouncing:inst17\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { debouncing:inst17|inst debouncing:inst17|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.000 ns) 18.119 ns debouncing:inst17\|inst3~clkctrl 10 COMB CLKCTRL_G7 8 " "Info: 10: + IC(2.092 ns) + CELL(0.000 ns) = 18.119 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'debouncing:inst17\|inst3~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { debouncing:inst17|inst3 debouncing:inst17|inst3~clkctrl } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.666 ns) 19.603 ns count_ture:inst12\|cifra_zeci\[3\] 11 REG LCFF_X15_Y7_N15 5 " "Info: 11: + IC(0.818 ns) + CELL(0.666 ns) = 19.603 ns; Loc. = LCFF_X15_Y7_N15; Fanout = 5; REG Node = 'count_ture:inst12\|cifra_zeci\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { debouncing:inst17|inst3~clkctrl count_ture:inst12|cifra_zeci[3] } "NODE_NAME" } } { "count_ture.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/count_ture.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.762 ns ( 44.70 % ) " "Info: Total cell delay = 8.762 ns ( 44.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.841 ns ( 55.30 % ) " "Info: Total interconnect delay = 10.841 ns ( 55.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.603 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 debouncing:inst17|inst debouncing:inst17|inst3 debouncing:inst17|inst3~clkctrl count_ture:inst12|cifra_zeci[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.603 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 {} debouncing:inst17|inst {} debouncing:inst17|inst3 {} debouncing:inst17|inst3~clkctrl {} count_ture:inst12|cifra_zeci[3] {} } { 0.000ns 0.000ns 1.407ns 0.404ns 1.860ns 1.082ns 0.394ns 1.933ns 0.400ns 0.451ns 2.092ns 0.818ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_2[1] {} } { 0.000ns 0.000ns 1.394ns 1.484ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.603 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 debouncing:inst17|inst debouncing:inst17|inst3 debouncing:inst17|inst3~clkctrl count_ture:inst12|cifra_zeci[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.603 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 {} debouncing:inst17|inst {} debouncing:inst17|inst3 {} debouncing:inst17|inst3~clkctrl {} count_ture:inst12|cifra_zeci[3] {} } { 0.000ns 0.000ns 1.407ns 0.404ns 1.860ns 1.082ns 0.394ns 1.933ns 0.400ns 0.451ns 2.092ns 0.818ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count_ture.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/count_ture.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.015 ns" { count_ture:inst12|cifra_zeci[3] afisare_multiplexata:inst11|digit_2[1]~0 afisare_multiplexata:inst11|digit_2~2 afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.015 ns" { count_ture:inst12|cifra_zeci[3] {} afisare_multiplexata:inst11|digit_2[1]~0 {} afisare_multiplexata:inst11|digit_2~2 {} afisare_multiplexata:inst11|digit_2[1] {} } { 0.000ns 0.686ns 0.391ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_2[1] {} } { 0.000ns 0.000ns 1.394ns 1.484ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.603 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 debouncing:inst17|inst debouncing:inst17|inst3 debouncing:inst17|inst3~clkctrl count_ture:inst12|cifra_zeci[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.603 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12 {} debouncing:inst17|inst {} debouncing:inst17|inst3 {} debouncing:inst17|inst3~clkctrl {} count_ture:inst12|cifra_zeci[3] {} } { 0.000ns 0.000ns 1.407ns 0.404ns 1.860ns 1.082ns 0.394ns 1.933ns 0.400ns 0.451ns 2.092ns 0.818ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzor_2 register Logica_miscare:inst6\|count_ture\[1\] register Logica_miscare:inst6\|count_ture\[4\] 183.45 MHz 5.451 ns Internal " "Info: Clock \"senzor_2\" has Internal fmax of 183.45 MHz between source register \"Logica_miscare:inst6\|count_ture\[1\]\" and destination register \"Logica_miscare:inst6\|count_ture\[4\]\" (period= 5.451 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.240 ns + Longest register register " "Info: + Longest register to register delay is 4.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[1\] 1 REG LCCOMB_X4_Y4_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y4_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.706 ns) 1.730 ns Logica_miscare:inst6\|Add0~3 2 COMB LCCOMB_X7_Y4_N14 2 " "Info: 2: + IC(1.024 ns) + CELL(0.706 ns) = 1.730 ns; Loc. = LCCOMB_X7_Y4_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.816 ns Logica_miscare:inst6\|Add0~5 3 COMB LCCOMB_X7_Y4_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.816 ns; Loc. = LCCOMB_X7_Y4_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.902 ns Logica_miscare:inst6\|Add0~7 4 COMB LCCOMB_X7_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.902 ns; Loc. = LCCOMB_X7_Y4_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.408 ns Logica_miscare:inst6\|Add0~12 5 COMB LCCOMB_X7_Y4_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.408 ns; Loc. = LCCOMB_X7_Y4_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 3.677 ns Logica_miscare:inst6\|Add0~14 6 COMB LCCOMB_X4_Y4_N0 1 " "Info: 6: + IC(1.063 ns) + CELL(0.206 ns) = 3.677 ns; Loc. = LCCOMB_X4_Y4_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 4.240 ns Logica_miscare:inst6\|count_ture\[4\] 7 REG LCCOMB_X4_Y4_N24 3 " "Info: 7: + IC(0.357 ns) + CELL(0.206 ns) = 4.240 ns; Loc. = LCCOMB_X4_Y4_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6\|count_ture\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 42.36 % ) " "Info: Total cell delay = 1.796 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.444 ns ( 57.64 % ) " "Info: Total interconnect delay = 2.444 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~12 {} Logica_miscare:inst6|Add0~14 {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 1.024ns 0.000ns 0.000ns 0.000ns 1.063ns 0.357ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.208 ns - Smallest " "Info: - Smallest clock skew is 0.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_2 destination 9.608 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_2\" to destination register is 9.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 640 -56 112 656 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.206 ns) 3.625 ns Logica_miscare:inst6\|Equal4~0 2 COMB LCCOMB_X13_Y4_N28 10 " "Info: 2: + IC(2.474 ns) + CELL(0.206 ns) = 3.625 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 10; COMB Node = 'Logica_miscare:inst6\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.206 ns) 5.683 ns Logica_miscare:inst6\|count_ture\[1\]~2 3 COMB LCCOMB_X4_Y4_N22 1 " "Info: 3: + IC(1.852 ns) + CELL(0.206 ns) = 5.683 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 7.871 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.188 ns) + CELL(0.000 ns) = 7.871 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.366 ns) 9.608 ns Logica_miscare:inst6\|count_ture\[4\] 5 REG LCCOMB_X4_Y4_N24 3 " "Info: 5: + IC(1.371 ns) + CELL(0.366 ns) = 9.608 ns; Loc. = LCCOMB_X4_Y4_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6\|count_ture\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 17.93 % ) " "Info: Total cell delay = 1.723 ns ( 17.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.885 ns ( 82.07 % ) " "Info: Total interconnect delay = 7.885 ns ( 82.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.608 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.608 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.474ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_2 source 9.400 ns - Longest register " "Info: - Longest clock path from clock \"senzor_2\" to source register is 9.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 640 -56 112 656 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.206 ns) 3.625 ns Logica_miscare:inst6\|Equal4~0 2 COMB LCCOMB_X13_Y4_N28 10 " "Info: 2: + IC(2.474 ns) + CELL(0.206 ns) = 3.625 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 10; COMB Node = 'Logica_miscare:inst6\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.206 ns) 5.683 ns Logica_miscare:inst6\|count_ture\[1\]~2 3 COMB LCCOMB_X4_Y4_N22 1 " "Info: 3: + IC(1.852 ns) + CELL(0.206 ns) = 5.683 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 7.871 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.188 ns) + CELL(0.000 ns) = 7.871 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.206 ns) 9.400 ns Logica_miscare:inst6\|count_ture\[1\] 5 REG LCCOMB_X4_Y4_N30 4 " "Info: 5: + IC(1.323 ns) + CELL(0.206 ns) = 9.400 ns; Loc. = LCCOMB_X4_Y4_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.563 ns ( 16.63 % ) " "Info: Total cell delay = 1.563 ns ( 16.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.837 ns ( 83.37 % ) " "Info: Total interconnect delay = 7.837 ns ( 83.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.474ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.608 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.608 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.474ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.474ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.419 ns + " "Info: + Micro setup delay of destination is 1.419 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~12 {} Logica_miscare:inst6|Add0~14 {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 1.024ns 0.000ns 0.000ns 0.000ns 1.063ns 0.357ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.608 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.608 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.474ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.400 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.474ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.945ns 0.206ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzor_5 register Logica_miscare:inst6\|count_ture\[1\] register Logica_miscare:inst6\|count_ture\[4\] 183.45 MHz 5.451 ns Internal " "Info: Clock \"senzor_5\" has Internal fmax of 183.45 MHz between source register \"Logica_miscare:inst6\|count_ture\[1\]\" and destination register \"Logica_miscare:inst6\|count_ture\[4\]\" (period= 5.451 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.240 ns + Longest register register " "Info: + Longest register to register delay is 4.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[1\] 1 REG LCCOMB_X4_Y4_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y4_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.706 ns) 1.730 ns Logica_miscare:inst6\|Add0~3 2 COMB LCCOMB_X7_Y4_N14 2 " "Info: 2: + IC(1.024 ns) + CELL(0.706 ns) = 1.730 ns; Loc. = LCCOMB_X7_Y4_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.816 ns Logica_miscare:inst6\|Add0~5 3 COMB LCCOMB_X7_Y4_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.816 ns; Loc. = LCCOMB_X7_Y4_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.902 ns Logica_miscare:inst6\|Add0~7 4 COMB LCCOMB_X7_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.902 ns; Loc. = LCCOMB_X7_Y4_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.408 ns Logica_miscare:inst6\|Add0~12 5 COMB LCCOMB_X7_Y4_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.408 ns; Loc. = LCCOMB_X7_Y4_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 3.677 ns Logica_miscare:inst6\|Add0~14 6 COMB LCCOMB_X4_Y4_N0 1 " "Info: 6: + IC(1.063 ns) + CELL(0.206 ns) = 3.677 ns; Loc. = LCCOMB_X4_Y4_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 4.240 ns Logica_miscare:inst6\|count_ture\[4\] 7 REG LCCOMB_X4_Y4_N24 3 " "Info: 7: + IC(0.357 ns) + CELL(0.206 ns) = 4.240 ns; Loc. = LCCOMB_X4_Y4_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6\|count_ture\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 42.36 % ) " "Info: Total cell delay = 1.796 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.444 ns ( 57.64 % ) " "Info: Total interconnect delay = 2.444 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~12 {} Logica_miscare:inst6|Add0~14 {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 1.024ns 0.000ns 0.000ns 0.000ns 1.063ns 0.357ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.208 ns - Smallest " "Info: - Smallest clock skew is 0.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_5 destination 10.086 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_5\" to destination register is 10.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns senzor_5 1 CLK PIN_99 6 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 6; CLK Node = 'senzor_5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_5 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 704 -56 112 720 "senzor_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.798 ns) + CELL(0.370 ns) 4.103 ns Logica_miscare:inst6\|Equal4~0 2 COMB LCCOMB_X13_Y4_N28 10 " "Info: 2: + IC(2.798 ns) + CELL(0.370 ns) = 4.103 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 10; COMB Node = 'Logica_miscare:inst6\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { senzor_5 Logica_miscare:inst6|Equal4~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.206 ns) 6.161 ns Logica_miscare:inst6\|count_ture\[1\]~2 3 COMB LCCOMB_X4_Y4_N22 1 " "Info: 3: + IC(1.852 ns) + CELL(0.206 ns) = 6.161 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 8.349 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.188 ns) + CELL(0.000 ns) = 8.349 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.366 ns) 10.086 ns Logica_miscare:inst6\|count_ture\[4\] 5 REG LCCOMB_X4_Y4_N24 3 " "Info: 5: + IC(1.371 ns) + CELL(0.366 ns) = 10.086 ns; Loc. = LCCOMB_X4_Y4_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6\|count_ture\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 18.61 % ) " "Info: Total cell delay = 1.877 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.209 ns ( 81.39 % ) " "Info: Total interconnect delay = 8.209 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.086 ns" { senzor_5 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.086 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.798ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_5 source 9.878 ns - Longest register " "Info: - Longest clock path from clock \"senzor_5\" to source register is 9.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns senzor_5 1 CLK PIN_99 6 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 6; CLK Node = 'senzor_5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_5 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 704 -56 112 720 "senzor_5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.798 ns) + CELL(0.370 ns) 4.103 ns Logica_miscare:inst6\|Equal4~0 2 COMB LCCOMB_X13_Y4_N28 10 " "Info: 2: + IC(2.798 ns) + CELL(0.370 ns) = 4.103 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 10; COMB Node = 'Logica_miscare:inst6\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { senzor_5 Logica_miscare:inst6|Equal4~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.206 ns) 6.161 ns Logica_miscare:inst6\|count_ture\[1\]~2 3 COMB LCCOMB_X4_Y4_N22 1 " "Info: 3: + IC(1.852 ns) + CELL(0.206 ns) = 6.161 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 8.349 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.188 ns) + CELL(0.000 ns) = 8.349 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.206 ns) 9.878 ns Logica_miscare:inst6\|count_ture\[1\] 5 REG LCCOMB_X4_Y4_N30 4 " "Info: 5: + IC(1.323 ns) + CELL(0.206 ns) = 9.878 ns; Loc. = LCCOMB_X4_Y4_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 17.38 % ) " "Info: Total cell delay = 1.717 ns ( 17.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.161 ns ( 82.62 % ) " "Info: Total interconnect delay = 8.161 ns ( 82.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.878 ns" { senzor_5 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.878 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.798ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.086 ns" { senzor_5 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.086 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.798ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.878 ns" { senzor_5 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.878 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.798ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.419 ns + " "Info: + Micro setup delay of destination is 1.419 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~12 {} Logica_miscare:inst6|Add0~14 {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 1.024ns 0.000ns 0.000ns 0.000ns 1.063ns 0.357ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.086 ns" { senzor_5 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.086 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.798ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.878 ns" { senzor_5 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.878 ns" { senzor_5 {} senzor_5~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.798ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzon_1 register Logica_miscare:inst6\|count_ture\[1\] register Logica_miscare:inst6\|count_ture\[4\] 183.45 MHz 5.451 ns Internal " "Info: Clock \"senzon_1\" has Internal fmax of 183.45 MHz between source register \"Logica_miscare:inst6\|count_ture\[1\]\" and destination register \"Logica_miscare:inst6\|count_ture\[4\]\" (period= 5.451 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.240 ns + Longest register register " "Info: + Longest register to register delay is 4.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[1\] 1 REG LCCOMB_X4_Y4_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y4_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.706 ns) 1.730 ns Logica_miscare:inst6\|Add0~3 2 COMB LCCOMB_X7_Y4_N14 2 " "Info: 2: + IC(1.024 ns) + CELL(0.706 ns) = 1.730 ns; Loc. = LCCOMB_X7_Y4_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.816 ns Logica_miscare:inst6\|Add0~5 3 COMB LCCOMB_X7_Y4_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.816 ns; Loc. = LCCOMB_X7_Y4_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.902 ns Logica_miscare:inst6\|Add0~7 4 COMB LCCOMB_X7_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.902 ns; Loc. = LCCOMB_X7_Y4_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.408 ns Logica_miscare:inst6\|Add0~12 5 COMB LCCOMB_X7_Y4_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.408 ns; Loc. = LCCOMB_X7_Y4_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 3.677 ns Logica_miscare:inst6\|Add0~14 6 COMB LCCOMB_X4_Y4_N0 1 " "Info: 6: + IC(1.063 ns) + CELL(0.206 ns) = 3.677 ns; Loc. = LCCOMB_X4_Y4_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 4.240 ns Logica_miscare:inst6\|count_ture\[4\] 7 REG LCCOMB_X4_Y4_N24 3 " "Info: 7: + IC(0.357 ns) + CELL(0.206 ns) = 4.240 ns; Loc. = LCCOMB_X4_Y4_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6\|count_ture\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 42.36 % ) " "Info: Total cell delay = 1.796 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.444 ns ( 57.64 % ) " "Info: Total interconnect delay = 2.444 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~12 {} Logica_miscare:inst6|Add0~14 {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 1.024ns 0.000ns 0.000ns 0.000ns 1.063ns 0.357ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.208 ns - Smallest " "Info: - Smallest clock skew is 0.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzon_1 destination 10.059 ns + Shortest register " "Info: + Shortest clock path from clock \"senzon_1\" to destination register is 10.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzon_1 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'senzon_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzon_1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.542 ns) + CELL(0.589 ns) 4.076 ns Logica_miscare:inst6\|Equal4~0 2 COMB LCCOMB_X13_Y4_N28 10 " "Info: 2: + IC(2.542 ns) + CELL(0.589 ns) = 4.076 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 10; COMB Node = 'Logica_miscare:inst6\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { senzon_1 Logica_miscare:inst6|Equal4~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.206 ns) 6.134 ns Logica_miscare:inst6\|count_ture\[1\]~2 3 COMB LCCOMB_X4_Y4_N22 1 " "Info: 3: + IC(1.852 ns) + CELL(0.206 ns) = 6.134 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 8.322 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.188 ns) + CELL(0.000 ns) = 8.322 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.366 ns) 10.059 ns Logica_miscare:inst6\|count_ture\[4\] 5 REG LCCOMB_X4_Y4_N24 3 " "Info: 5: + IC(1.371 ns) + CELL(0.366 ns) = 10.059 ns; Loc. = LCCOMB_X4_Y4_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6\|count_ture\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.106 ns ( 20.94 % ) " "Info: Total cell delay = 2.106 ns ( 20.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.953 ns ( 79.06 % ) " "Info: Total interconnect delay = 7.953 ns ( 79.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.059 ns" { senzon_1 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.059 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.542ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzon_1 source 9.851 ns - Longest register " "Info: - Longest clock path from clock \"senzon_1\" to source register is 9.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzon_1 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'senzon_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzon_1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.542 ns) + CELL(0.589 ns) 4.076 ns Logica_miscare:inst6\|Equal4~0 2 COMB LCCOMB_X13_Y4_N28 10 " "Info: 2: + IC(2.542 ns) + CELL(0.589 ns) = 4.076 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 10; COMB Node = 'Logica_miscare:inst6\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.131 ns" { senzon_1 Logica_miscare:inst6|Equal4~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.206 ns) 6.134 ns Logica_miscare:inst6\|count_ture\[1\]~2 3 COMB LCCOMB_X4_Y4_N22 1 " "Info: 3: + IC(1.852 ns) + CELL(0.206 ns) = 6.134 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 8.322 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.188 ns) + CELL(0.000 ns) = 8.322 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.206 ns) 9.851 ns Logica_miscare:inst6\|count_ture\[1\] 5 REG LCCOMB_X4_Y4_N30 4 " "Info: 5: + IC(1.323 ns) + CELL(0.206 ns) = 9.851 ns; Loc. = LCCOMB_X4_Y4_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 19.75 % ) " "Info: Total cell delay = 1.946 ns ( 19.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.905 ns ( 80.25 % ) " "Info: Total interconnect delay = 7.905 ns ( 80.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.851 ns" { senzon_1 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.851 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.542ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.059 ns" { senzon_1 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.059 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.542ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.851 ns" { senzon_1 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.851 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.542ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.419 ns + " "Info: + Micro setup delay of destination is 1.419 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~12 {} Logica_miscare:inst6|Add0~14 {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 1.024ns 0.000ns 0.000ns 0.000ns 1.063ns 0.357ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.059 ns" { senzon_1 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.059 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.542ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.851 ns" { senzon_1 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.851 ns" { senzon_1 {} senzon_1~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.542ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.945ns 0.589ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "senzor_4 register Logica_miscare:inst6\|count_ture\[1\] register Logica_miscare:inst6\|count_ture\[4\] 183.45 MHz 5.451 ns Internal " "Info: Clock \"senzor_4\" has Internal fmax of 183.45 MHz between source register \"Logica_miscare:inst6\|count_ture\[1\]\" and destination register \"Logica_miscare:inst6\|count_ture\[4\]\" (period= 5.451 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.240 ns + Longest register register " "Info: + Longest register to register delay is 4.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[1\] 1 REG LCCOMB_X4_Y4_N30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y4_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.706 ns) 1.730 ns Logica_miscare:inst6\|Add0~3 2 COMB LCCOMB_X7_Y4_N14 2 " "Info: 2: + IC(1.024 ns) + CELL(0.706 ns) = 1.730 ns; Loc. = LCCOMB_X7_Y4_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.816 ns Logica_miscare:inst6\|Add0~5 3 COMB LCCOMB_X7_Y4_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.816 ns; Loc. = LCCOMB_X7_Y4_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.902 ns Logica_miscare:inst6\|Add0~7 4 COMB LCCOMB_X7_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.902 ns; Loc. = LCCOMB_X7_Y4_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.408 ns Logica_miscare:inst6\|Add0~12 5 COMB LCCOMB_X7_Y4_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 2.408 ns; Loc. = LCCOMB_X7_Y4_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.206 ns) 3.677 ns Logica_miscare:inst6\|Add0~14 6 COMB LCCOMB_X4_Y4_N0 1 " "Info: 6: + IC(1.063 ns) + CELL(0.206 ns) = 3.677 ns; Loc. = LCCOMB_X4_Y4_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 4.240 ns Logica_miscare:inst6\|count_ture\[4\] 7 REG LCCOMB_X4_Y4_N24 3 " "Info: 7: + IC(0.357 ns) + CELL(0.206 ns) = 4.240 ns; Loc. = LCCOMB_X4_Y4_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6\|count_ture\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 42.36 % ) " "Info: Total cell delay = 1.796 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.444 ns ( 57.64 % ) " "Info: Total interconnect delay = 2.444 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~12 {} Logica_miscare:inst6|Add0~14 {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 1.024ns 0.000ns 0.000ns 0.000ns 1.063ns 0.357ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.208 ns - Smallest " "Info: - Smallest clock skew is 0.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_4 destination 10.319 ns + Shortest register " "Info: + Shortest clock path from clock \"senzor_4\" to destination register is 10.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 672 -56 112 688 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.777 ns) + CELL(0.614 ns) 4.336 ns Logica_miscare:inst6\|Equal4~0 2 COMB LCCOMB_X13_Y4_N28 10 " "Info: 2: + IC(2.777 ns) + CELL(0.614 ns) = 4.336 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 10; COMB Node = 'Logica_miscare:inst6\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { senzor_4 Logica_miscare:inst6|Equal4~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.206 ns) 6.394 ns Logica_miscare:inst6\|count_ture\[1\]~2 3 COMB LCCOMB_X4_Y4_N22 1 " "Info: 3: + IC(1.852 ns) + CELL(0.206 ns) = 6.394 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 8.582 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.188 ns) + CELL(0.000 ns) = 8.582 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.366 ns) 10.319 ns Logica_miscare:inst6\|count_ture\[4\] 5 REG LCCOMB_X4_Y4_N24 3 " "Info: 5: + IC(1.371 ns) + CELL(0.366 ns) = 10.319 ns; Loc. = LCCOMB_X4_Y4_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6\|count_ture\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.131 ns ( 20.65 % ) " "Info: Total cell delay = 2.131 ns ( 20.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.188 ns ( 79.35 % ) " "Info: Total interconnect delay = 8.188 ns ( 79.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.319 ns" { senzor_4 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.319 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.777ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "senzor_4 source 10.111 ns - Longest register " "Info: - Longest clock path from clock \"senzor_4\" to source register is 10.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_4 1 CLK PIN_100 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_4 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 672 -56 112 688 "senzor_4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.777 ns) + CELL(0.614 ns) 4.336 ns Logica_miscare:inst6\|Equal4~0 2 COMB LCCOMB_X13_Y4_N28 10 " "Info: 2: + IC(2.777 ns) + CELL(0.614 ns) = 4.336 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 10; COMB Node = 'Logica_miscare:inst6\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.391 ns" { senzor_4 Logica_miscare:inst6|Equal4~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.206 ns) 6.394 ns Logica_miscare:inst6\|count_ture\[1\]~2 3 COMB LCCOMB_X4_Y4_N22 1 " "Info: 3: + IC(1.852 ns) + CELL(0.206 ns) = 6.394 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 8.582 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(2.188 ns) + CELL(0.000 ns) = 8.582 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.206 ns) 10.111 ns Logica_miscare:inst6\|count_ture\[1\] 5 REG LCCOMB_X4_Y4_N30 4 " "Info: 5: + IC(1.323 ns) + CELL(0.206 ns) = 10.111 ns; Loc. = LCCOMB_X4_Y4_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6\|count_ture\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.971 ns ( 19.49 % ) " "Info: Total cell delay = 1.971 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.140 ns ( 80.51 % ) " "Info: Total interconnect delay = 8.140 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.111 ns" { senzor_4 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.111 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.777ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.319 ns" { senzor_4 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.319 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.777ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.111 ns" { senzor_4 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.111 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.777ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.419 ns + " "Info: + Micro setup delay of destination is 1.419 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { Logica_miscare:inst6|count_ture[1] Logica_miscare:inst6|Add0~3 Logica_miscare:inst6|Add0~5 Logica_miscare:inst6|Add0~7 Logica_miscare:inst6|Add0~12 Logica_miscare:inst6|Add0~14 Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { Logica_miscare:inst6|count_ture[1] {} Logica_miscare:inst6|Add0~3 {} Logica_miscare:inst6|Add0~5 {} Logica_miscare:inst6|Add0~7 {} Logica_miscare:inst6|Add0~12 {} Logica_miscare:inst6|Add0~14 {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 1.024ns 0.000ns 0.000ns 0.000ns 1.063ns 0.357ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.506ns 0.206ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.319 ns" { senzor_4 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.319 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[4] {} } { 0.000ns 0.000ns 2.777ns 1.852ns 2.188ns 1.371ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.111 ns" { senzor_4 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.111 ns" { senzor_4 {} senzor_4~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[1] {} } { 0.000ns 0.000ns 2.777ns 1.852ns 2.188ns 1.323ns } { 0.000ns 0.945ns 0.614ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 125 " "Warning: Circuit may not operate. Detected 125 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "afisare_multiplexata:inst11\|digit_4\[0\] afisare_multiplexata:inst11\|g clk 11.37 ns " "Info: Found hold time violation between source  pin or register \"afisare_multiplexata:inst11\|digit_4\[0\]\" and destination pin or register \"afisare_multiplexata:inst11\|g\" for clock \"clk\" (Hold time is 11.37 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.761 ns + Largest " "Info: + Largest clock skew is 13.761 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.047 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 19.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.970 ns) 3.464 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X7_Y7_N23 15 " "Info: 2: + IC(1.394 ns) + CELL(0.970 ns) = 3.464 ns; Loc. = LCFF_X7_Y7_N23; Fanout = 15; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.970 ns) 6.302 ns afisare_multiplexata:inst11\|digit_1\[2\] 3 REG LCFF_X14_Y8_N31 1 " "Info: 3: + IC(1.868 ns) + CELL(0.970 ns) = 6.302 ns; Loc. = LCFF_X14_Y8_N31; Fanout = 1; REG Node = 'afisare_multiplexata:inst11\|digit_1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_1[2] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.979 ns) + CELL(0.624 ns) 12.905 ns afisare_multiplexata:inst11\|Mux1~1 4 COMB LCCOMB_X8_Y6_N8 8 " "Info: 4: + IC(5.979 ns) + CELL(0.624 ns) = 12.905 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 8; COMB Node = 'afisare_multiplexata:inst11\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.603 ns" { afisare_multiplexata:inst11|digit_1[2] afisare_multiplexata:inst11|Mux1~1 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.206 ns) 14.833 ns afisare_multiplexata:inst11\|a~0 5 COMB LCCOMB_X8_Y6_N30 1 " "Info: 5: + IC(1.722 ns) + CELL(0.206 ns) = 14.833 ns; Loc. = LCCOMB_X8_Y6_N30; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|a~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { afisare_multiplexata:inst11|Mux1~1 afisare_multiplexata:inst11|a~0 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.660 ns) + CELL(0.000 ns) 17.493 ns afisare_multiplexata:inst11\|a~0clkctrl 6 COMB CLKCTRL_G1 7 " "Info: 6: + IC(2.660 ns) + CELL(0.000 ns) = 17.493 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'afisare_multiplexata:inst11\|a~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { afisare_multiplexata:inst11|a~0 afisare_multiplexata:inst11|a~0clkctrl } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.206 ns) 19.047 ns afisare_multiplexata:inst11\|g 7 REG LCCOMB_X8_Y6_N10 1 " "Info: 7: + IC(1.348 ns) + CELL(0.206 ns) = 19.047 ns; Loc. = LCCOMB_X8_Y6_N10; Fanout = 1; REG Node = 'afisare_multiplexata:inst11\|g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { afisare_multiplexata:inst11|a~0clkctrl afisare_multiplexata:inst11|g } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.076 ns ( 21.40 % ) " "Info: Total cell delay = 4.076 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.971 ns ( 78.60 % ) " "Info: Total interconnect delay = 14.971 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.047 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_1[2] afisare_multiplexata:inst11|Mux1~1 afisare_multiplexata:inst11|a~0 afisare_multiplexata:inst11|a~0clkctrl afisare_multiplexata:inst11|g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.047 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_1[2] {} afisare_multiplexata:inst11|Mux1~1 {} afisare_multiplexata:inst11|a~0 {} afisare_multiplexata:inst11|a~0clkctrl {} afisare_multiplexata:inst11|g {} } { 0.000ns 0.000ns 1.394ns 1.868ns 5.979ns 1.722ns 2.660ns 1.348ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.286 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.970 ns) 3.464 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X7_Y7_N23 15 " "Info: 2: + IC(1.394 ns) + CELL(0.970 ns) = 3.464 ns; Loc. = LCFF_X7_Y7_N23; Fanout = 15; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.666 ns) 5.286 ns afisare_multiplexata:inst11\|digit_4\[0\] 3 REG LCFF_X8_Y6_N9 2 " "Info: 3: + IC(1.156 ns) + CELL(0.666 ns) = 5.286 ns; Loc. = LCFF_X8_Y6_N9; Fanout = 2; REG Node = 'afisare_multiplexata:inst11\|digit_4\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 51.76 % ) " "Info: Total cell delay = 2.736 ns ( 51.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.550 ns ( 48.24 % ) " "Info: Total interconnect delay = 2.550 ns ( 48.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_4[0] {} } { 0.000ns 0.000ns 1.394ns 1.156ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.047 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_1[2] afisare_multiplexata:inst11|Mux1~1 afisare_multiplexata:inst11|a~0 afisare_multiplexata:inst11|a~0clkctrl afisare_multiplexata:inst11|g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.047 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_1[2] {} afisare_multiplexata:inst11|Mux1~1 {} afisare_multiplexata:inst11|a~0 {} afisare_multiplexata:inst11|a~0clkctrl {} afisare_multiplexata:inst11|g {} } { 0.000ns 0.000ns 1.394ns 1.868ns 5.979ns 1.722ns 2.660ns 1.348ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_4[0] {} } { 0.000ns 0.000ns 1.394ns 1.156ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.087 ns - Shortest register register " "Info: - Shortest register to register delay is 2.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns afisare_multiplexata:inst11\|digit_4\[0\] 1 REG LCFF_X8_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N9; Fanout = 2; REG Node = 'afisare_multiplexata:inst11\|digit_4\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns afisare_multiplexata:inst11\|Mux1~1 2 COMB LCCOMB_X8_Y6_N8 8 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y6_N8; Fanout = 8; COMB Node = 'afisare_multiplexata:inst11\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { afisare_multiplexata:inst11|digit_4[0] afisare_multiplexata:inst11|Mux1~1 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.206 ns) 1.344 ns afisare_multiplexata:inst11\|WideOr13~0 3 COMB LCCOMB_X8_Y6_N16 1 " "Info: 3: + IC(0.745 ns) + CELL(0.206 ns) = 1.344 ns; Loc. = LCCOMB_X8_Y6_N16; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|WideOr13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { afisare_multiplexata:inst11|Mux1~1 afisare_multiplexata:inst11|WideOr13~0 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.370 ns) 2.087 ns afisare_multiplexata:inst11\|g 4 REG LCCOMB_X8_Y6_N10 1 " "Info: 4: + IC(0.373 ns) + CELL(0.370 ns) = 2.087 ns; Loc. = LCCOMB_X8_Y6_N10; Fanout = 1; REG Node = 'afisare_multiplexata:inst11\|g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { afisare_multiplexata:inst11|WideOr13~0 afisare_multiplexata:inst11|g } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.969 ns ( 46.43 % ) " "Info: Total cell delay = 0.969 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 53.57 % ) " "Info: Total interconnect delay = 1.118 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { afisare_multiplexata:inst11|digit_4[0] afisare_multiplexata:inst11|Mux1~1 afisare_multiplexata:inst11|WideOr13~0 afisare_multiplexata:inst11|g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.087 ns" { afisare_multiplexata:inst11|digit_4[0] {} afisare_multiplexata:inst11|Mux1~1 {} afisare_multiplexata:inst11|WideOr13~0 {} afisare_multiplexata:inst11|g {} } { 0.000ns 0.000ns 0.745ns 0.373ns } { 0.000ns 0.393ns 0.206ns 0.370ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.047 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_1[2] afisare_multiplexata:inst11|Mux1~1 afisare_multiplexata:inst11|a~0 afisare_multiplexata:inst11|a~0clkctrl afisare_multiplexata:inst11|g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.047 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_1[2] {} afisare_multiplexata:inst11|Mux1~1 {} afisare_multiplexata:inst11|a~0 {} afisare_multiplexata:inst11|a~0clkctrl {} afisare_multiplexata:inst11|g {} } { 0.000ns 0.000ns 1.394ns 1.868ns 5.979ns 1.722ns 2.660ns 1.348ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_4[0] {} } { 0.000ns 0.000ns 1.394ns 1.156ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { afisare_multiplexata:inst11|digit_4[0] afisare_multiplexata:inst11|Mux1~1 afisare_multiplexata:inst11|WideOr13~0 afisare_multiplexata:inst11|g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.087 ns" { afisare_multiplexata:inst11|digit_4[0] {} afisare_multiplexata:inst11|Mux1~1 {} afisare_multiplexata:inst11|WideOr13~0 {} afisare_multiplexata:inst11|g {} } { 0.000ns 0.000ns 0.745ns 0.373ns } { 0.000ns 0.393ns 0.206ns 0.370ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "afisare_multiplexata:inst11\|digit_4\[0\] senzon_1 clk 6.676 ns register " "Info: tsu for register \"afisare_multiplexata:inst11\|digit_4\[0\]\" (data pin = \"senzon_1\", clock pin = \"clk\") is 6.676 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.002 ns + Longest pin register " "Info: + Longest pin to register delay is 12.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzon_1 1 CLK PIN_104 6 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 6; CLK Node = 'senzon_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzon_1 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 608 -56 112 624 "senzon_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.776 ns) + CELL(0.206 ns) 8.927 ns afisare_multiplexata:inst11\|Equal1~0 2 COMB LCCOMB_X15_Y7_N24 6 " "Info: 2: + IC(7.776 ns) + CELL(0.206 ns) = 8.927 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 6; COMB Node = 'afisare_multiplexata:inst11\|Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.982 ns" { senzon_1 afisare_multiplexata:inst11|Equal1~0 } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 9.681 ns afisare_multiplexata:inst11\|Equal1~0_wirecell 3 COMB LCCOMB_X15_Y7_N22 1 " "Info: 3: + IC(0.384 ns) + CELL(0.370 ns) = 9.681 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11\|Equal1~0_wirecell'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { afisare_multiplexata:inst11|Equal1~0 afisare_multiplexata:inst11|Equal1~0_wirecell } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(0.460 ns) 12.002 ns afisare_multiplexata:inst11\|digit_4\[0\] 4 REG LCFF_X8_Y6_N9 2 " "Info: 4: + IC(1.861 ns) + CELL(0.460 ns) = 12.002 ns; Loc. = LCFF_X8_Y6_N9; Fanout = 2; REG Node = 'afisare_multiplexata:inst11\|digit_4\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { afisare_multiplexata:inst11|Equal1~0_wirecell afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.981 ns ( 16.51 % ) " "Info: Total cell delay = 1.981 ns ( 16.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.021 ns ( 83.49 % ) " "Info: Total interconnect delay = 10.021 ns ( 83.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.002 ns" { senzon_1 afisare_multiplexata:inst11|Equal1~0 afisare_multiplexata:inst11|Equal1~0_wirecell afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.002 ns" { senzon_1 {} senzon_1~combout {} afisare_multiplexata:inst11|Equal1~0 {} afisare_multiplexata:inst11|Equal1~0_wirecell {} afisare_multiplexata:inst11|digit_4[0] {} } { 0.000ns 0.000ns 7.776ns 0.384ns 1.861ns } { 0.000ns 0.945ns 0.206ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.286 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.970 ns) 3.464 ns divizor_frecventa:inst2\|divizor_10:inst\|inst12 2 REG LCFF_X7_Y7_N23 15 " "Info: 2: + IC(1.394 ns) + CELL(0.970 ns) = 3.464 ns; Loc. = LCFF_X7_Y7_N23; Fanout = 15; REG Node = 'divizor_frecventa:inst2\|divizor_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 } "NODE_NAME" } } { "divizor_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/divizor_10.bdf" { { 264 880 944 344 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.666 ns) 5.286 ns afisare_multiplexata:inst11\|digit_4\[0\] 3 REG LCFF_X8_Y6_N9 2 " "Info: 3: + IC(1.156 ns) + CELL(0.666 ns) = 5.286 ns; Loc. = LCFF_X8_Y6_N9; Fanout = 2; REG Node = 'afisare_multiplexata:inst11\|digit_4\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "afisare_multiplexata.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/afisare_multiplexata.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 51.76 % ) " "Info: Total cell delay = 2.736 ns ( 51.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.550 ns ( 48.24 % ) " "Info: Total interconnect delay = 2.550 ns ( 48.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_4[0] {} } { 0.000ns 0.000ns 1.394ns 1.156ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.002 ns" { senzon_1 afisare_multiplexata:inst11|Equal1~0 afisare_multiplexata:inst11|Equal1~0_wirecell afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.002 ns" { senzon_1 {} senzon_1~combout {} afisare_multiplexata:inst11|Equal1~0 {} afisare_multiplexata:inst11|Equal1~0_wirecell {} afisare_multiplexata:inst11|digit_4[0] {} } { 0.000ns 0.000ns 7.776ns 0.384ns 1.861ns } { 0.000ns 0.945ns 0.206ns 0.370ns 0.460ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { clk divizor_frecventa:inst2|divizor_10:inst|inst12 afisare_multiplexata:inst11|digit_4[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.286 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_10:inst|inst12 {} afisare_multiplexata:inst11|digit_4[0] {} } { 0.000ns 0.000ns 1.394ns 1.156ns } { 0.000ns 1.100ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk D_IN4_D2 Logica_miscare:inst6\|count_ture\[7\] 33.082 ns register " "Info: tco from clock \"clk\" to destination pin \"D_IN4_D2\" through register \"Logica_miscare:inst6\|count_ture\[7\]\" is 33.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.612 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 20.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.970 ns) 3.477 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 2 REG LCFF_X7_Y8_N23 6 " "Info: 2: + IC(1.407 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = LCFF_X7_Y8_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.970 ns) 4.851 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 3 REG LCFF_X7_Y8_N13 4 " "Info: 3: + IC(0.404 ns) + CELL(0.970 ns) = 4.851 ns; Loc. = LCFF_X7_Y8_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.970 ns) 7.681 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 4 REG LCFF_X12_Y11_N17 8 " "Info: 4: + IC(1.860 ns) + CELL(0.970 ns) = 7.681 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 8; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.970 ns) 10.856 ns debouncing:inst5\|inst 5 REG LCFF_X27_Y9_N9 2 " "Info: 5: + IC(2.205 ns) + CELL(0.970 ns) = 10.856 ns; Loc. = LCFF_X27_Y9_N9; Fanout = 2; REG Node = 'debouncing:inst5\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.623 ns) 11.922 ns debouncing:inst5\|inst3 6 COMB LCCOMB_X27_Y9_N16 3 " "Info: 6: + IC(0.443 ns) + CELL(0.623 ns) = 11.922 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 3; COMB Node = 'debouncing:inst5\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { debouncing:inst5|inst debouncing:inst5|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.970 ns) 14.988 ns Selectie_proba:inst1\|circuit\[0\] 7 REG LCFF_X7_Y4_N31 9 " "Info: 7: + IC(2.096 ns) + CELL(0.970 ns) = 14.988 ns; Loc. = LCFF_X7_Y4_N31; Fanout = 9; REG Node = 'Selectie_proba:inst1\|circuit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.615 ns) 16.681 ns Logica_miscare:inst6\|count_ture\[1\]~2 8 COMB LCCOMB_X4_Y4_N22 1 " "Info: 8: + IC(1.078 ns) + CELL(0.615 ns) = 16.681 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 18.869 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 9 COMB CLKCTRL_G5 8 " "Info: 9: + IC(2.188 ns) + CELL(0.000 ns) = 18.869 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.366 ns) 20.612 ns Logica_miscare:inst6\|count_ture\[7\] 10 REG LCCOMB_X7_Y4_N4 2 " "Info: 10: + IC(1.377 ns) + CELL(0.366 ns) = 20.612 ns; Loc. = LCCOMB_X7_Y4_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.554 ns ( 36.65 % ) " "Info: Total cell delay = 7.554 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.058 ns ( 63.35 % ) " "Info: Total interconnect delay = 13.058 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.612 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.612 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[0] {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[7] {} } { 0.000ns 0.000ns 1.407ns 0.404ns 1.860ns 2.205ns 0.443ns 2.096ns 1.078ns 2.188ns 1.377ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.623ns 0.970ns 0.615ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.470 ns + Longest register pin " "Info: + Longest register to pin delay is 12.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Logica_miscare:inst6\|count_ture\[7\] 1 REG LCCOMB_X7_Y4_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y4_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.651 ns) 1.702 ns Logica_miscare:inst6\|directie_driverA\[0\]~2 2 COMB LCCOMB_X4_Y4_N14 1 " "Info: 2: + IC(1.051 ns) + CELL(0.651 ns) = 1.702 ns; Loc. = LCCOMB_X4_Y4_N14; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|directie_driverA\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { Logica_miscare:inst6|count_ture[7] Logica_miscare:inst6|directie_driverA[0]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 2.456 ns Logica_miscare:inst6\|directie_driverA\[0\]~4 3 COMB LCCOMB_X4_Y4_N10 4 " "Info: 3: + IC(0.384 ns) + CELL(0.370 ns) = 2.456 ns; Loc. = LCCOMB_X4_Y4_N10; Fanout = 4; COMB Node = 'Logica_miscare:inst6\|directie_driverA\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { Logica_miscare:inst6|directie_driverA[0]~2 Logica_miscare:inst6|directie_driverA[0]~4 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.624 ns) 4.853 ns Logica_miscare:inst6\|directie_driverB\[1\]~2 4 COMB LCCOMB_X13_Y4_N14 1 " "Info: 4: + IC(1.773 ns) + CELL(0.624 ns) = 4.853 ns; Loc. = LCCOMB_X13_Y4_N14; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|directie_driverB\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { Logica_miscare:inst6|directie_driverA[0]~4 Logica_miscare:inst6|directie_driverB[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 5.844 ns Logica_miscare:inst6\|directie_driverB\[1\]~3 5 COMB LCCOMB_X13_Y4_N18 2 " "Info: 5: + IC(0.367 ns) + CELL(0.624 ns) = 5.844 ns; Loc. = LCCOMB_X13_Y4_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|directie_driverB\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { Logica_miscare:inst6|directie_driverB[1]~2 Logica_miscare:inst6|directie_driverB[1]~3 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.390 ns) + CELL(3.236 ns) 12.470 ns D_IN4_D2 6 PIN PIN_115 0 " "Info: 6: + IC(3.390 ns) + CELL(3.236 ns) = 12.470 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'D_IN4_D2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.626 ns" { Logica_miscare:inst6|directie_driverB[1]~3 D_IN4_D2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 720 1152 1328 736 "D_IN4_D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.505 ns ( 44.15 % ) " "Info: Total cell delay = 5.505 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.965 ns ( 55.85 % ) " "Info: Total interconnect delay = 6.965 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { Logica_miscare:inst6|count_ture[7] Logica_miscare:inst6|directie_driverA[0]~2 Logica_miscare:inst6|directie_driverA[0]~4 Logica_miscare:inst6|directie_driverB[1]~2 Logica_miscare:inst6|directie_driverB[1]~3 D_IN4_D2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { Logica_miscare:inst6|count_ture[7] {} Logica_miscare:inst6|directie_driverA[0]~2 {} Logica_miscare:inst6|directie_driverA[0]~4 {} Logica_miscare:inst6|directie_driverB[1]~2 {} Logica_miscare:inst6|directie_driverB[1]~3 {} D_IN4_D2 {} } { 0.000ns 1.051ns 0.384ns 1.773ns 0.367ns 3.390ns } { 0.000ns 0.651ns 0.370ns 0.624ns 0.624ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.612 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.612 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[0] {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[7] {} } { 0.000ns 0.000ns 1.407ns 0.404ns 1.860ns 2.205ns 0.443ns 2.096ns 1.078ns 2.188ns 1.377ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.623ns 0.970ns 0.615ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.470 ns" { Logica_miscare:inst6|count_ture[7] Logica_miscare:inst6|directie_driverA[0]~2 Logica_miscare:inst6|directie_driverA[0]~4 Logica_miscare:inst6|directie_driverB[1]~2 Logica_miscare:inst6|directie_driverB[1]~3 D_IN4_D2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.470 ns" { Logica_miscare:inst6|count_ture[7] {} Logica_miscare:inst6|directie_driverA[0]~2 {} Logica_miscare:inst6|directie_driverA[0]~4 {} Logica_miscare:inst6|directie_driverB[1]~2 {} Logica_miscare:inst6|directie_driverB[1]~3 {} D_IN4_D2 {} } { 0.000ns 1.051ns 0.384ns 1.773ns 0.367ns 3.390ns } { 0.000ns 0.651ns 0.370ns 0.624ns 0.624ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "senzor_2 C_IN1_D2 17.223 ns Longest " "Info: Longest tpd from source pin \"senzor_2\" to destination pin \"C_IN1_D2\" is 17.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 640 -56 112 656 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.197 ns) + CELL(0.624 ns) 8.766 ns Logica_miscare:inst6\|directie_driverB\[0\]~0 2 COMB LCCOMB_X13_Y4_N0 1 " "Info: 2: + IC(7.197 ns) + CELL(0.624 ns) = 8.766 ns; Loc. = LCCOMB_X13_Y4_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|directie_driverB\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.821 ns" { senzor_2 Logica_miscare:inst6|directie_driverB[0]~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.206 ns) 10.894 ns Logica_miscare:inst6\|directie_driverB\[0\]~1 3 COMB LCCOMB_X9_Y9_N0 2 " "Info: 3: + IC(1.922 ns) + CELL(0.206 ns) = 10.894 ns; Loc. = LCCOMB_X9_Y9_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6\|directie_driverB\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { Logica_miscare:inst6|directie_driverB[0]~0 Logica_miscare:inst6|directie_driverB[0]~1 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(3.236 ns) 17.223 ns C_IN1_D2 4 PIN PIN_112 0 " "Info: 4: + IC(3.093 ns) + CELL(3.236 ns) = 17.223 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'C_IN1_D2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.329 ns" { Logica_miscare:inst6|directie_driverB[0]~1 C_IN1_D2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 664 1152 1328 680 "C_IN1_D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.011 ns ( 29.09 % ) " "Info: Total cell delay = 5.011 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.212 ns ( 70.91 % ) " "Info: Total interconnect delay = 12.212 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.223 ns" { senzor_2 Logica_miscare:inst6|directie_driverB[0]~0 Logica_miscare:inst6|directie_driverB[0]~1 C_IN1_D2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.223 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|directie_driverB[0]~0 {} Logica_miscare:inst6|directie_driverB[0]~1 {} C_IN1_D2 {} } { 0.000ns 0.000ns 7.197ns 1.922ns 3.093ns } { 0.000ns 0.945ns 0.624ns 0.206ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Logica_miscare:inst6\|count_ture\[7\] senzor_2 clk 14.589 ns register " "Info: th for register \"Logica_miscare:inst6\|count_ture\[7\]\" (data pin = \"senzor_2\", clock pin = \"clk\") is 14.589 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 20.612 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 20.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 224 -40 128 240 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.970 ns) 3.477 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12 2 REG LCFF_X7_Y8_N23 6 " "Info: 2: + IC(1.407 ns) + CELL(0.970 ns) = 3.477 ns; Loc. = LCFF_X7_Y8_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.970 ns) 4.851 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12 3 REG LCFF_X7_Y8_N13 4 " "Info: 3: + IC(0.404 ns) + CELL(0.970 ns) = 4.851 ns; Loc. = LCFF_X7_Y8_N13; Fanout = 4; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst1\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.970 ns) 7.681 ns divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12 4 REG LCFF_X12_Y11_N17 8 " "Info: 4: + IC(1.860 ns) + CELL(0.970 ns) = 7.681 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 8; REG Node = 'divizor_frecventa:inst2\|divizor_1000:inst5\|numarator_10:inst2\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 } "NODE_NAME" } } { "numarator_10.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/numarator_10.bdf" { { 232 784 848 312 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.970 ns) 10.856 ns debouncing:inst5\|inst 5 REG LCFF_X27_Y9_N9 2 " "Info: 5: + IC(2.205 ns) + CELL(0.970 ns) = 10.856 ns; Loc. = LCFF_X27_Y9_N9; Fanout = 2; REG Node = 'debouncing:inst5\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 200 352 416 280 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.623 ns) 11.922 ns debouncing:inst5\|inst3 6 COMB LCCOMB_X27_Y9_N16 3 " "Info: 6: + IC(0.443 ns) + CELL(0.623 ns) = 11.922 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 3; COMB Node = 'debouncing:inst5\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { debouncing:inst5|inst debouncing:inst5|inst3 } "NODE_NAME" } } { "debouncing.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/debouncing.bdf" { { 176 672 736 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(0.970 ns) 14.988 ns Selectie_proba:inst1\|circuit\[0\] 7 REG LCFF_X7_Y4_N31 9 " "Info: 7: + IC(2.096 ns) + CELL(0.970 ns) = 14.988 ns; Loc. = LCFF_X7_Y4_N31; Fanout = 9; REG Node = 'Selectie_proba:inst1\|circuit\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] } "NODE_NAME" } } { "Selectie_proba.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Selectie_proba.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.615 ns) 16.681 ns Logica_miscare:inst6\|count_ture\[1\]~2 8 COMB LCCOMB_X4_Y4_N22 1 " "Info: 8: + IC(1.078 ns) + CELL(0.615 ns) = 16.681 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[1]~2 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.000 ns) 18.869 ns Logica_miscare:inst6\|count_ture\[1\]~2clkctrl 9 COMB CLKCTRL_G5 8 " "Info: 9: + IC(2.188 ns) + CELL(0.000 ns) = 18.869 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6\|count_ture\[1\]~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.366 ns) 20.612 ns Logica_miscare:inst6\|count_ture\[7\] 10 REG LCCOMB_X7_Y4_N4 2 " "Info: 10: + IC(1.377 ns) + CELL(0.366 ns) = 20.612 ns; Loc. = LCCOMB_X7_Y4_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.554 ns ( 36.65 % ) " "Info: Total cell delay = 7.554 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.058 ns ( 63.35 % ) " "Info: Total interconnect delay = 13.058 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.612 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.612 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[0] {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[7] {} } { 0.000ns 0.000ns 1.407ns 0.404ns 1.860ns 2.205ns 0.443ns 2.096ns 1.078ns 2.188ns 1.377ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.623ns 0.970ns 0.615ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.023 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns senzor_2 1 CLK PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { senzor_2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/main.bdf" { { 640 -56 112 656 "senzor_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.206 ns) 3.625 ns Logica_miscare:inst6\|Equal4~0 2 COMB LCCOMB_X13_Y4_N28 10 " "Info: 2: + IC(2.474 ns) + CELL(0.206 ns) = 3.625 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 10; COMB Node = 'Logica_miscare:inst6\|Equal4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.366 ns) 5.445 ns Logica_miscare:inst6\|Add0~23 3 COMB LCCOMB_X7_Y4_N28 1 " "Info: 3: + IC(1.454 ns) + CELL(0.366 ns) = 5.445 ns; Loc. = LCCOMB_X7_Y4_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|Add0~23 } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 6.023 ns Logica_miscare:inst6\|count_ture\[7\] 4 REG LCCOMB_X7_Y4_N4 2 " "Info: 4: + IC(0.372 ns) + CELL(0.206 ns) = 6.023 ns; Loc. = LCCOMB_X7_Y4_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6\|count_ture\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { Logica_miscare:inst6|Add0~23 Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "Logica_miscare.v" "" { Text "C:/Users/Maria/Desktop/GoDigital/sisau-car-godigital-TEST/Proiect-GoDigital/Logica_miscare.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 28.61 % ) " "Info: Total cell delay = 1.723 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 71.39 % ) " "Info: Total interconnect delay = 4.300 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.023 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|Add0~23 Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.023 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|Add0~23 {} Logica_miscare:inst6|count_ture[7] {} } { 0.000ns 0.000ns 2.474ns 1.454ns 0.372ns } { 0.000ns 0.945ns 0.206ns 0.366ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.612 ns" { clk divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 debouncing:inst5|inst debouncing:inst5|inst3 Selectie_proba:inst1|circuit[0] Logica_miscare:inst6|count_ture[1]~2 Logica_miscare:inst6|count_ture[1]~2clkctrl Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.612 ns" { clk {} clk~combout {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12 {} divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 {} debouncing:inst5|inst {} debouncing:inst5|inst3 {} Selectie_proba:inst1|circuit[0] {} Logica_miscare:inst6|count_ture[1]~2 {} Logica_miscare:inst6|count_ture[1]~2clkctrl {} Logica_miscare:inst6|count_ture[7] {} } { 0.000ns 0.000ns 1.407ns 0.404ns 1.860ns 2.205ns 0.443ns 2.096ns 1.078ns 2.188ns 1.377ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.623ns 0.970ns 0.615ns 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.023 ns" { senzor_2 Logica_miscare:inst6|Equal4~0 Logica_miscare:inst6|Add0~23 Logica_miscare:inst6|count_ture[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.023 ns" { senzor_2 {} senzor_2~combout {} Logica_miscare:inst6|Equal4~0 {} Logica_miscare:inst6|Add0~23 {} Logica_miscare:inst6|count_ture[7] {} } { 0.000ns 0.000ns 2.474ns 1.454ns 0.372ns } { 0.000ns 0.945ns 0.206ns 0.366ns 0.206ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 00:52:59 2024 " "Info: Processing ended: Wed May 22 00:52:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Info: Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
