<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA5SOC095T" family="PolarFireSoC" package="fcsg325"/><componentInstances/><component name="CORERESET_PF_C0::work"/><component name="CoreJTAGDebug_TRSTN_C0::work"/><component name="MIV_ESS_C0::work"/><component name="MIV_RV32_CFG1_C0::work"/><component name="PF_CCC_C0::work"/><component name="PF_INIT_MONITOR_C0::work"/><component name="PF_SRAM_AHB_C0::work"/><component name="BaseDesign::work"/><component name="CoreTimer_C0::work"/><component name="PF_DPSRAM_C0::work"/><SmartGen version="8.0"/></workspace>