

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.2
* Build date:    Sun Jul 15 23:22:03 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  sobel_rd_prj
* Solution: solution1
* Date:     Thu Sep 06 15:26:33 2012



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           sobel_filter
* Target clock period (ns): 5.00
* Clock uncertainty (ns):   0.62


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 4.27
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    ?
    * Average-case latency: ?
    * Worst-case latency:   ?
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count: ?
        * Latency:    ?
        + Loop 1.1: 
            * Trip count:     ?
            * Latency:        ?
            * Pipeline II:    1
            * Pipeline depth: 12


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      2|       -|      -|      -|
|  1|       Expression|        -|      -|       0|   1137|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        3|      -|       0|      0|      -|
|  4|      Multiplexer|        -|      -|       -|     65|      -|
|  5|         Register|        -|      -|     994|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        3|      2|     994|   1202|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        1|     ~0|      ~0|      2|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    +---+---------------------------------------------------------------------------+-------+
    | ID|                                                                       Name| DSP48E|
    +---+---------------------------------------------------------------------------+-------+
    |  0|  sobel_filter_grp_fu_554_ACMP_mul_1_U (sobel_filter_grp_fu_554_ACMP_mul_1)|      1|
    |  1|  sobel_filter_grp_fu_589_ACMP_mul_2_U (sobel_filter_grp_fu_589_ACMP_mul_2)|      1|
    +---+---------------------------------------------------------------------------+-------+
    |  -|                                                                      Total|      2|
    +---+---------------------------------------------------------------------------+-------+

    * Expression: 
    +---+-----------------------------------------+----+----+---+---+----+
    | ID|                                     Name|  P0|  P1| P2| FF| LUT|
    +---+-----------------------------------------+----+----+---+---+----+
    |  0|            abs9_i_fu_1037_p3 ( Select ) |   1|   8|  8|  0|   8|
    |  1|             abs_i_fu_1032_p3 ( Select ) |   1|   8|  8|  0|   8|
    |  2|                   ap_sig_bdd_124 ( or ) |   1|   1|  -|  0|   2|
    |  3|                   ap_sig_bdd_167 ( or ) |   1|   1|  -|  0|   2|
    |  4|                     buff_A_M_0_d1 ( + ) |   8|   5|  -|  0|   8|
    |  5|     buff_C_M_0_2_4_fu_774_p3 ( Select ) |   1|   8|  8|  0|   8|
    |  6|     buff_C_M_1_2_3_fu_768_p3 ( Select ) |   1|   8|  8|  0|   8|
    |  7|     buff_C_M_2_2_3_fu_902_p3 ( Select ) |   1|   8|  8|  0|   8|
    |  8|                     col_fu_473_p2 ( + ) |  31|   1|  -|  0|  31|
    |  9|          edge_G_V_fu_1148_p3 ( Select ) |   1|   8|  8|  0|   8|
    | 10|             edge_val_fu_1116_p2 ( xor ) |   8|   2|  -|  0|   8|
    | 11|            exitcond3_fu_419_p2 ( icmp ) |  31|  31|  -|  0|  39|
    | 12|             exitcond_fu_468_p2 ( icmp ) |  31|  31|  -|  0|  39|
    | 13|                icmp7_fu_499_p2 ( icmp ) |  30|   1|  -|  0|  38|
    | 14|                 icmp_fu_440_p2 ( icmp ) |  30|   1|  -|  0|  38|
    | 15|            neg7_i_cast_fu_1014_p2 ( - ) |   1|   8|  -|  0|   8|
    | 16|             neg_i_cast_fu_1000_p2 ( - ) |   1|   8|  -|  0|   8|
    | 17|              or_cond1_fu_516_p2 ( and ) |   1|   1|  -|  0|   2|
    | 18|               or_cond_fu_1028_p2 ( or ) |   1|   1|  -|  0|   2|
    | 19|  output_pixel_last_V_fu_521_p2 ( icmp ) |  32|  32|  -|  0|  40|
    | 20|                   row_1_fu_424_p2 ( + ) |  31|   1|  -|  0|  31|
    | 21|    sel_tmp17_demorgan_fu_1093_p2 ( or ) |   1|   1|  -|  0|   2|
    | 22|    sel_tmp19_demorgan_fu_1098_p2 ( or ) |   1|   1|  -|  0|   2|
    | 23|             sel_tmp2_fu_1121_p2 ( xor ) |   1|   2|  -|  0|   2|
    | 24|             sel_tmp3_fu_1126_p2 ( and ) |   1|   1|  -|  0|   2|
    | 25|             sel_tmp5_fu_1104_p2 ( xor ) |   1|   2|  -|  0|   2|
    | 26|     sel_tmp6_demorgan_fu_1062_p2 ( or ) |   1|   1|  -|  0|   2|
    | 27|             sel_tmp6_fu_1066_p2 ( xor ) |   1|   2|  -|  0|   2|
    | 28|             sel_tmp7_fu_1072_p2 ( and ) |   1|   1|  -|  0|   2|
    | 29|             sel_tmp8_fu_1110_p2 ( and ) |   1|   1|  -|  0|   2|
    | 30|     sel_tmp9_demorgan_fu_1048_p2 ( or ) |   1|   1|  -|  0|   2|
    | 31|             sel_tmp9_fu_1077_p2 ( xor ) |   1|   2|  -|  0|   2|
    | 32|              sel_tmp_fu_1082_p2 ( and ) |   1|   1|  -|  0|   2|
    | 33|              smax2_fu_386_p3 ( Select ) |   1|  31|  1|  0|  31|
    | 34|               smax_fu_398_p3 ( Select ) |   1|  31|  1|  0|  31|
    | 35|                   tmp10_fu_673_p2 ( + ) |   9|   8|  -|  0|   9|
    | 36|                   tmp12_fu_847_p2 ( + ) |   9|   9|  -|  0|   9|
    | 37|                 tmp1_fu_381_p2 ( icmp ) |  32|   1|  -|  0|  40|
    | 38|                    tmp2_fu_361_p2 ( + ) |  32|   1|  -|  0|  32|
    | 39|                    tmp3_fu_371_p2 ( + ) |  32|   1|  -|  0|  32|
    | 40|                 tmp4_fu_393_p2 ( icmp ) |  32|   1|  -|  0|  40|
    | 41|                    tmp5_fu_634_p2 ( + ) |  16|  16|  -|  0|  16|
    | 42|                    tmp6_fu_572_p2 ( + ) |   9|   8|  -|  0|   9|
    | 43|                    tmp8_fu_743_p2 ( + ) |  16|  16|  -|  0|  16|
    | 44|                    tmp9_fu_749_p2 ( + ) |  16|  16|  -|  0|  16|
    | 45|               tmp_11_fu_452_p2 ( icmp ) |  32|  32|  -|  0|  40|
    | 46|                tmp_12_fu_484_p2 ( and ) |   1|   1|  -|  0|   2|
    | 47|                  tmp_14_fu_405_p2 ( + ) |  32|   2|  -|  0|  32|
    | 48|               tmp_15_fu_457_p2 ( icmp ) |  32|  32|  -|  0|  40|
    | 49|                  tmp_16_fu_410_p2 ( + ) |  32|   2|  -|  0|  32|
    | 50|               tmp_17_fu_505_p2 ( icmp ) |  32|  32|  -|  0|  40|
    | 51|                tmp_18_fu_1087_p2 ( or ) |   1|   1|  -|  0|   2|
    | 52|               tmp_19_fu_510_p2 ( icmp ) |  31|   1|  -|  0|  39|
    | 53|                tmp_20_fu_1131_p2 ( or ) |   1|   1|  -|  0|   2|
    | 54|                tmp_21_fu_1136_p2 ( or ) |   1|   1|  -|  0|   2|
    | 55|                tmp_30_fu_1144_p2 ( or ) |   1|   1|  -|  0|   2|
    | 56|                tmp_5_i1_fu_803_p2 ( + ) |  16|  16|  -|  0|  16|
    | 57|                 tmp_5_i_fu_685_p2 ( + ) |  16|  16|  -|  0|  16|
    | 58|                tmp_7_fu_446_p2 ( icmp ) |  31|   1|  -|  0|  39|
    | 59|             tmp_8_i_fu_1052_p2 ( icmp ) |   8|   6|  -|  0|   8|
    | 60|                     tmp_fu_640_p2 ( + ) |  16|  16|  -|  0|  16|
    | 61|                 tmp_i2_fu_1042_p2 ( + ) |   8|   8|  -|  0|   8|
    | 62|               tmp_i_fu_1057_p2 ( icmp ) |   8|   8|  -|  0|   8|
    | 63|                tmp_s_fu_479_p2 ( icmp ) |  32|  32|  -|  0|  40|
    | 64|              x_weight_1_fu_877_p2 ( - ) |  11|  11|  -|  0|  11|
    | 65|              x_weight_2_fu_925_p2 ( + ) |  11|  11|  -|  0|  11|
    | 66|              x_weight_3_fu_934_p2 ( - ) |  11|  11|  -|  0|  11|
    | 67|              x_weight_4_fu_982_p2 ( + ) |  11|  11|  -|  0|  11|
    | 68|                x_weight_fu_837_p2 ( - ) |   9|   9|  -|  0|   9|
    | 69|                     y_2_fu_897_p2 ( + ) |   8|   5|  -|  0|   8|
    | 70|              y_weight_1_fu_940_p2 ( - ) |  11|  11|  -|  0|  11|
    | 71|              y_weight_2_fu_960_p2 ( - ) |  11|  11|  -|  0|  11|
    | 72|              y_weight_3_fu_991_p2 ( - ) |  11|  11|  -|  0|  11|
    | 73|                y_weight_fu_857_p2 ( + ) |  10|  10|  -|  0|  10|
    +---+-----------------------------------------+----+----+---+---+----+
    |  -|                                    Total| 896| 638| 50|  0|1137|
    +---+-----------------------------------------+----+----+---+---+----+

    * FIFO: 
    N/A

    * Memory: 
    +---+--------------+------+-----+------+-------------+---------+---+----+
    | ID|          Name| Words| Bits| Banks| W*Bits*Banks| BRAM_18K| FF| LUT|
    +---+--------------+------+-----+------+-------------+---------+---+----+
    |  0|  buff_A_M_0_U|  1920|    8|     1|        15360|        1|  0|   0|
    |  1|  buff_A_M_1_U|  1920|    8|     1|        15360|        1|  0|   0|
    |  2|  buff_A_M_2_U|  1920|    8|     1|        15360|        1|  0|   0|
    +---+--------------+------+-----+------+-------------+---------+---+----+
    |  -|         Total|  5760|   24|     3|        46080|        3|  0|   0|
    +---+--------------+------+-----+------+-------------+---------+---+----+

    * Multiplexer: 
    +---+---------------+-----+-----+------+----+
    | ID|           Name| Size| Bits| Count| LUT|
    +---+---------------+-----+-----+------+----+
    |  0|      ap_NS_fsm|    6|    3|    18|   3|
    |  1|  col_1_reg_349|    2|   31|    62|  31|
    |  2|    row_reg_338|    2|   31|    62|  31|
    +---+---------------+-----+-----+------+----+
    |  -|          Total|   10|   65|   142|  65|
    +---+---------------+-----+-----+------+----+

    * Register: 
    +---+----------------------------------------------------+-----+-------+----+
    | ID|                                                Name| Bits| Consts|  FF|
    +---+----------------------------------------------------+-----+-------+----+
    |  0|                       ColIndex_assign_cast_reg_1314|   32|      1|  31|
    |  1|                                           ap_CS_fsm|    3|      0|   3|
    |  2|                               ap_reg_ppiten_pp0_it0|    1|      0|   1|
    |  3|                               ap_reg_ppiten_pp0_it1|    1|      0|   1|
    |  4|                              ap_reg_ppiten_pp0_it10|    1|      0|   1|
    |  5|                              ap_reg_ppiten_pp0_it11|    1|      0|   1|
    |  6|                               ap_reg_ppiten_pp0_it2|    1|      0|   1|
    |  7|                               ap_reg_ppiten_pp0_it3|    1|      0|   1|
    |  8|                               ap_reg_ppiten_pp0_it4|    1|      0|   1|
    |  9|                               ap_reg_ppiten_pp0_it5|    1|      0|   1|
    | 10|                               ap_reg_ppiten_pp0_it6|    1|      0|   1|
    | 11|                               ap_reg_ppiten_pp0_it7|    1|      0|   1|
    | 12|                               ap_reg_ppiten_pp0_it8|    1|      0|   1|
    | 13|                               ap_reg_ppiten_pp0_it9|    1|      0|   1|
    | 14|  ap_reg_ppstg_ColIndex_assign_cast_reg_1314_pp0_it1|   32|      1|  31|
    | 15|  ap_reg_ppstg_ColIndex_assign_cast_reg_1314_pp0_it2|   32|      1|  31|
    | 16|  ap_reg_ppstg_ColIndex_assign_cast_reg_1314_pp0_it3|   32|      1|  31|
    | 17|  ap_reg_ppstg_ColIndex_assign_cast_reg_1314_pp0_it4|   32|      1|  31|
    | 18|       ap_reg_ppstg_buff_A_M_1_addr_reg_1337_pp0_it1|   11|      0|  11|
    | 19|        ap_reg_ppstg_buff_C_M_1_2_3_reg_1469_pp0_it5|    8|      0|   8|
    | 20|              ap_reg_ppstg_exitcond_reg_1321_pp0_it1|    1|      0|   1|
    | 21|             ap_reg_ppstg_exitcond_reg_1321_pp0_it10|    1|      0|   1|
    | 22|              ap_reg_ppstg_exitcond_reg_1321_pp0_it2|    1|      0|   1|
    | 23|              ap_reg_ppstg_exitcond_reg_1321_pp0_it3|    1|      0|   1|
    | 24|              ap_reg_ppstg_exitcond_reg_1321_pp0_it4|    1|      0|   1|
    | 25|              ap_reg_ppstg_exitcond_reg_1321_pp0_it5|    1|      0|   1|
    | 26|              ap_reg_ppstg_exitcond_reg_1321_pp0_it6|    1|      0|   1|
    | 27|              ap_reg_ppstg_exitcond_reg_1321_pp0_it7|    1|      0|   1|
    | 28|              ap_reg_ppstg_exitcond_reg_1321_pp0_it8|    1|      0|   1|
    | 29|              ap_reg_ppstg_exitcond_reg_1321_pp0_it9|    1|      0|   1|
    | 30|                 ap_reg_ppstg_icmp7_reg_1352_pp0_it1|    1|      0|   1|
    | 31|                 ap_reg_ppstg_icmp7_reg_1352_pp0_it2|    1|      0|   1|
    | 32|                 ap_reg_ppstg_icmp7_reg_1352_pp0_it3|    1|      0|   1|
    | 33|                 ap_reg_ppstg_icmp7_reg_1352_pp0_it4|    1|      0|   1|
    | 34|                 ap_reg_ppstg_icmp7_reg_1352_pp0_it5|    1|      0|   1|
    | 35|                 ap_reg_ppstg_icmp7_reg_1352_pp0_it6|    1|      0|   1|
    | 36|                 ap_reg_ppstg_icmp7_reg_1352_pp0_it7|    1|      0|   1|
    | 37|           ap_reg_ppstg_new_pix_G_V_reg_1384_pp0_it2|    8|      0|   8|
    | 38|           ap_reg_ppstg_new_pix_R_V_reg_1391_pp0_it2|    8|      0|   8|
    | 39|              ap_reg_ppstg_or_cond1_reg_1364_pp0_it1|    1|      0|   1|
    | 40|             ap_reg_ppstg_or_cond1_reg_1364_pp0_it10|    1|      0|   1|
    | 41|              ap_reg_ppstg_or_cond1_reg_1364_pp0_it2|    1|      0|   1|
    | 42|              ap_reg_ppstg_or_cond1_reg_1364_pp0_it3|    1|      0|   1|
    | 43|              ap_reg_ppstg_or_cond1_reg_1364_pp0_it4|    1|      0|   1|
    | 44|              ap_reg_ppstg_or_cond1_reg_1364_pp0_it5|    1|      0|   1|
    | 45|              ap_reg_ppstg_or_cond1_reg_1364_pp0_it6|    1|      0|   1|
    | 46|              ap_reg_ppstg_or_cond1_reg_1364_pp0_it7|    1|      0|   1|
    | 47|              ap_reg_ppstg_or_cond1_reg_1364_pp0_it8|    1|      0|   1|
    | 48|              ap_reg_ppstg_or_cond1_reg_1364_pp0_it9|    1|      0|   1|
    | 49|               ap_reg_ppstg_or_cond_reg_1539_pp0_it9|    1|      0|   1|
    | 50|   ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it1|    1|      0|   1|
    | 51|  ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it10|    1|      0|   1|
    | 52|   ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it2|    1|      0|   1|
    | 53|   ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it3|    1|      0|   1|
    | 54|   ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it4|    1|      0|   1|
    | 55|   ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it5|    1|      0|   1|
    | 56|   ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it6|    1|      0|   1|
    | 57|   ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it7|    1|      0|   1|
    | 58|   ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it8|    1|      0|   1|
    | 59|   ap_reg_ppstg_output_pixel_last_V_reg_1368_pp0_it9|    1|      0|   1|
    | 60|             ap_reg_ppstg_sel_tmp8_reg_1572_pp0_it10|    1|      0|   1|
    | 61|                ap_reg_ppstg_tmp_12_reg_1348_pp0_it1|    1|      0|   1|
    | 62|                ap_reg_ppstg_tmp_12_reg_1348_pp0_it2|    1|      0|   1|
    | 63|                ap_reg_ppstg_tmp_12_reg_1348_pp0_it3|    1|      0|   1|
    | 64|                ap_reg_ppstg_tmp_12_reg_1348_pp0_it4|    1|      0|   1|
    | 65|                ap_reg_ppstg_tmp_17_reg_1358_pp0_it1|    1|      0|   1|
    | 66|                ap_reg_ppstg_tmp_17_reg_1358_pp0_it2|    1|      0|   1|
    | 67|                ap_reg_ppstg_tmp_17_reg_1358_pp0_it3|    1|      0|   1|
    | 68|                ap_reg_ppstg_tmp_17_reg_1358_pp0_it4|    1|      0|   1|
    | 69|                ap_reg_ppstg_tmp_17_reg_1358_pp0_it5|    1|      0|   1|
    | 70|                ap_reg_ppstg_tmp_17_reg_1358_pp0_it6|    1|      0|   1|
    | 71|                ap_reg_ppstg_tmp_17_reg_1358_pp0_it7|    1|      0|   1|
    | 72|                ap_reg_ppstg_tmp_17_reg_1358_pp0_it8|    1|      0|   1|
    | 73|                ap_reg_ppstg_tmp_i2_reg_1545_pp0_it9|    8|      0|   8|
    | 74|                 ap_reg_ppstg_tmp_s_reg_1330_pp0_it1|    1|      0|   1|
    | 75|                 ap_reg_ppstg_tmp_s_reg_1330_pp0_it2|    1|      0|   1|
    | 76|                 ap_reg_ppstg_tmp_s_reg_1330_pp0_it3|    1|      0|   1|
    | 77|                 ap_reg_ppstg_tmp_s_reg_1330_pp0_it4|    1|      0|   1|
    | 78|                 ap_reg_ppstg_tmp_s_reg_1330_pp0_it5|    1|      0|   1|
    | 79|                            buff_A_M_1_addr_reg_1337|   11|      0|  11|
    | 80|                            buff_A_M_1_load_reg_1373|    8|      0|   8|
    | 81|                             buff_C_M_0_1_2_reg_1443|    8|      0|   8|
    | 82|                                 buff_C_M_0_1_fu_170|    8|      0|   8|
    | 83|                             buff_C_M_0_2_4_reg_1474|    8|      0|   8|
    | 84|                                 buff_C_M_0_2_fu_174|    8|      0|   8|
    | 85|                             buff_C_M_1_1_1_reg_1449|    8|      0|   8|
    | 86|                                 buff_C_M_1_1_fu_182|    8|      0|   8|
    | 87|                             buff_C_M_1_2_3_reg_1469|    8|      0|   8|
    | 88|                                 buff_C_M_1_2_fu_186|    8|      0|   8|
    | 89|                                 buff_C_M_2_1_fu_178|    8|      0|   8|
    | 90|                             buff_C_M_2_2_3_reg_1494|    8|      0|   8|
    | 91|                                 buff_C_M_2_2_fu_166|    8|      0|   8|
    | 92|                                       col_1_reg_349|   31|      0|  31|
    | 93|                                   edge_val_reg_1578|    8|      0|   8|
    | 94|                                   exitcond_reg_1321|    1|      0|   1|
    | 95|                                      icmp7_reg_1352|    1|      0|   1|
    | 96|                                       icmp_reg_1292|    1|      0|   1|
    | 97|                                neg7_i_cast_reg_1529|    8|      0|   8|
    | 98|                                 neg_i_cast_reg_1519|    8|      0|   8|
    | 99|                                new_pix_G_V_reg_1384|    8|      0|   8|
    |100|                                new_pix_R_V_reg_1391|    8|      0|   8|
    |101|                                   or_cond1_reg_1364|    1|      0|   1|
    |102|                                    or_cond_reg_1539|    1|      0|   1|
    |103|                        output_pixel_last_V_reg_1368|    1|      0|   1|
    |104|                             return_value_5_reg_1378|    8|      0|   8|
    |105|                                      row_1_reg_1287|   31|      0|  31|
    |106|                                         row_reg_338|   31|      0|  31|
    |107|                         sel_tmp19_demorgan_reg_1567|    1|      0|   1|
    |108|                                   sel_tmp8_reg_1572|    1|      0|   1|
    |109|                          sel_tmp9_demorgan_reg_1552|    1|      0|   1|
    |110|                                      smax2_reg_1264|   31|      0|  31|
    |111|                                       smax_reg_1269|   31|      0|  31|
    |112|                                         temp_fu_150|    8|      0|   8|
    |113|                                  temp_load_reg_1423|    8|      0|   8|
    |114|                                    tempx_B_V_fu_154|    8|      0|   8|
    |115|                                tempx_G_V_2_reg_1428|    8|      0|   8|
    |116|                                    tempx_G_V_fu_158|    8|      0|   8|
    |117|                                    tempx_R_V_fu_162|    8|      0|   8|
    |118|                                      tmp10_reg_1438|    9|      0|   9|
    |119|                                 tmp15_cast_reg_1249|   31|      0|  31|
    |120|                                 tmp16_cast_reg_1259|   31|      0|  31|
    |121|                                       tmp2_reg_1244|   32|      0|  32|
    |122|                                 tmp30_cast_reg_1418|   16|      3|  13|
    |123|                                 tmp34_cast_reg_1464|   16|      3|  13|
    |124|                                       tmp3_reg_1254|   32|      0|  32|
    |125|                                       tmp6_reg_1403|    9|      0|   9|
    |126|                                       tmp9_reg_1459|   16|      1|  15|
    |127|                                     tmp_11_reg_1303|    1|      0|   1|
    |128|                                     tmp_12_reg_1348|    1|      0|   1|
    |129|                                     tmp_14_reg_1274|   32|      0|  32|
    |130|                                     tmp_15_reg_1308|    1|      0|   1|
    |131|                                     tmp_16_reg_1279|   32|      0|  32|
    |132|                                     tmp_17_reg_1358|    1|      0|   1|
    |133|                                     tmp_18_reg_1562|    1|      0|   1|
    |134|                                     tmp_21_reg_1583|    1|      0|   1|
    |135|                                     tmp_25_reg_1454|    8|      0|   8|
    |136|                                     tmp_26_reg_1479|    8|      0|   8|
    |137|                                     tmp_28_reg_1524|    1|      0|   1|
    |138|                                     tmp_29_reg_1534|    1|      0|   1|
    |139|                                      tmp_7_reg_1298|    1|      0|   1|
    |140|                                     tmp_i2_reg_1545|    8|      0|   8|
    |141|                                      tmp_i_reg_1557|    1|      0|   1|
    |142|                                        tmp_reg_1413|   16|      1|  15|
    |143|                                      tmp_s_reg_1330|    1|      0|   1|
    |144|                                 x_weight_1_reg_1489|   11|      0|  11|
    |145|                                 x_weight_3_reg_1499|   11|      0|  11|
    |146|                            x_weight_4_cast_reg_1509|    8|      0|   8|
    |147|                                 y_weight_2_reg_1504|   11|      0|  11|
    |148|                            y_weight_5_cast_reg_1514|    8|      0|   8|
    |149|                                   y_weight_reg_1484|   10|      0|  10|
    +---+----------------------------------------------------+-----+-------+----+
    |  -|                                               Total| 1007|     13| 994|
    +---+----------------------------------------------------+-----+-------+----+

* Hierarchical Multiplexer Count: 
+---+---------------------------------------------------------------------------+-----+-----+------+
| ID|                                                                       Name| Size| Bits| Count|
+---+---------------------------------------------------------------------------+-----+-----+------+
|  0|                                                               (This level)|   10|   65|   142|
|  1|  sobel_filter_grp_fu_554_ACMP_mul_1_U (sobel_filter_grp_fu_554_ACMP_mul_1)|    -|    -|     0|
|  2|  sobel_filter_grp_fu_589_ACMP_mul_2_U (sobel_filter_grp_fu_589_ACMP_mul_2)|    -|    -|     0|
+---+---------------------------------------------------------------------------+-----+-----+------+
|  -|                                                                      Total|   10|   65|   142|
+---+---------------------------------------------------------------------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|   227|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|    13|
|  5|     Register|   198|
+---+-------------+------+
|  -|        Total|   438|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|   994|
+---+--------------+------+
|  -|         Total|   994|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+---------------------------+-------------------+--------------+------+------------+----------+-----+-----+
| ID|                  RTL Ports|             Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+---------------------------+-------------------+--------------+------+------------+----------+-----+-----+
|  0|                     ap_clk|       sobel_filter|  return value|     -|  ap_ctrl_hs|         -|   in|    1|
|  1|                     ap_rst|                  -|             -|     -|           -|         -|   in|    1|
|  2|                   ap_start|                  -|             -|     -|           -|         -|   in|    1|
|  3|                    ap_done|                  -|             -|     -|           -|         -|  out|    1|
|  4|                    ap_idle|                  -|             -|     -|           -|         -|  out|    1|
|  5|      inter_pix_data_V_dout|   inter_pix_data_V|       pointer|     -|     ap_fifo|         -|   in|   32|
|  6|   inter_pix_data_V_empty_n|                  -|             -|     -|           -|         -|   in|    1|
|  7|      inter_pix_data_V_read|                  -|             -|     -|           -|         -|  out|    1|
|  8|      inter_pix_strb_V_dout|   inter_pix_strb_V|       pointer|     -|     ap_fifo|         -|   in|    4|
|  9|   inter_pix_strb_V_empty_n|                  -|             -|     -|           -|         -|   in|    1|
| 10|      inter_pix_strb_V_read|                  -|             -|     -|           -|         -|  out|    1|
| 11|      inter_pix_user_V_dout|   inter_pix_user_V|       pointer|     -|     ap_fifo|         -|   in|    1|
| 12|   inter_pix_user_V_empty_n|                  -|             -|     -|           -|         -|   in|    1|
| 13|      inter_pix_user_V_read|                  -|             -|     -|           -|         -|  out|    1|
| 14|      inter_pix_last_V_dout|   inter_pix_last_V|       pointer|     -|     ap_fifo|         -|   in|    1|
| 15|   inter_pix_last_V_empty_n|                  -|             -|     -|           -|         -|   in|    1|
| 16|      inter_pix_last_V_read|                  -|             -|     -|           -|         -|  out|    1|
| 17|     inter_pix_tdest_V_dout|  inter_pix_tdest_V|       pointer|     -|     ap_fifo|         -|   in|    1|
| 18|  inter_pix_tdest_V_empty_n|                  -|             -|     -|           -|         -|   in|    1|
| 19|     inter_pix_tdest_V_read|                  -|             -|     -|           -|         -|  out|    1|
| 20|         out_pix_data_V_din|     out_pix_data_V|       pointer|     -|     ap_fifo|         -|  out|   32|
| 21|      out_pix_data_V_full_n|                  -|             -|     -|           -|         -|   in|    1|
| 22|       out_pix_data_V_write|                  -|             -|     -|           -|         -|  out|    1|
| 23|         out_pix_strb_V_din|     out_pix_strb_V|       pointer|     -|     ap_fifo|         -|  out|    4|
| 24|      out_pix_strb_V_full_n|                  -|             -|     -|           -|         -|   in|    1|
| 25|       out_pix_strb_V_write|                  -|             -|     -|           -|         -|  out|    1|
| 26|         out_pix_user_V_din|     out_pix_user_V|       pointer|     -|     ap_fifo|         -|  out|    1|
| 27|      out_pix_user_V_full_n|                  -|             -|     -|           -|         -|   in|    1|
| 28|       out_pix_user_V_write|                  -|             -|     -|           -|         -|  out|    1|
| 29|         out_pix_last_V_din|     out_pix_last_V|       pointer|     -|     ap_fifo|         -|  out|    1|
| 30|      out_pix_last_V_full_n|                  -|             -|     -|           -|         -|   in|    1|
| 31|       out_pix_last_V_write|                  -|             -|     -|           -|         -|  out|    1|
| 32|        out_pix_tdest_V_din|    out_pix_tdest_V|       pointer|     -|     ap_fifo|         -|  out|    1|
| 33|     out_pix_tdest_V_full_n|                  -|             -|     -|           -|         -|   in|    1|
| 34|      out_pix_tdest_V_write|                  -|             -|     -|           -|         -|  out|    1|
| 35|                       rows|               rows|        scalar|     -|     ap_none|         -|   in|   32|
| 36|                       cols|               cols|        scalar|     -|     ap_none|         -|   in|   32|
+---+---------------------------+-------------------+--------------+------+------------+----------+-----+-----+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / (exitcond)
	9  / (!exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.49ns
ST_1: temp [1/1] 0.00ns
entry:0  %temp = alloca i8                               ; <i8*> [#uses=2]

ST_1: tempx_B_V [1/1] 0.00ns
entry:1  %tempx_B_V = alloca i8                          ; <i8*> [#uses=2]

ST_1: tempx_G_V [1/1] 0.00ns
entry:2  %tempx_G_V = alloca i8                          ; <i8*> [#uses=2]

ST_1: tempx_R_V [1/1] 0.00ns
entry:3  %tempx_R_V = alloca i8                          ; <i8*> [#uses=2]

ST_1: buff_C_M_2_2 [1/1] 0.00ns
entry:4  %buff_C_M_2_2 = alloca i8                       ; <i8*> [#uses=3]

ST_1: buff_C_M_0_1 [1/1] 0.00ns
entry:5  %buff_C_M_0_1 = alloca i8                       ; <i8*> [#uses=2]

ST_1: buff_C_M_0_2 [1/1] 0.00ns
entry:6  %buff_C_M_0_2 = alloca i8                       ; <i8*> [#uses=2]

ST_1: buff_C_M_2_1 [1/1] 0.00ns
entry:7  %buff_C_M_2_1 = alloca i8                       ; <i8*> [#uses=2]

ST_1: buff_C_M_1_1 [1/1] 0.00ns
entry:8  %buff_C_M_1_1 = alloca i8                       ; <i8*> [#uses=2]

ST_1: buff_C_M_1_2 [1/1] 0.00ns
entry:9  %buff_C_M_1_2 = alloca i8                       ; <i8*> [#uses=2]

ST_1: cols_read [1/1] 0.00ns
entry:10  %cols_read = call i32 @_ssdm_op_WireRead.i32(i32 %cols) nounwind ; <i32> [#uses=4]

ST_1: rows_read [1/1] 0.00ns
entry:11  %rows_read = call i32 @_ssdm_op_WireRead.i32(i32 %rows) nounwind ; <i32> [#uses=3]

ST_1: buff_A_M_0 [1/1] 2.39ns
entry:12  %buff_A_M_0 = alloca [1920 x i8], align 1       ; <[1920 x i8]*> [#uses=2]

ST_1: buff_A_M_1 [1/1] 2.39ns
entry:13  %buff_A_M_1 = alloca [1920 x i8], align 1       ; <[1920 x i8]*> [#uses=1]

ST_1: buff_A_M_2 [1/1] 2.39ns
entry:14  %buff_A_M_2 = alloca [1920 x i8], align 1       ; <[1920 x i8]*> [#uses=2]

ST_1: tmp2 [1/1] 2.49ns
entry:44  %tmp2 = add i32 %cols_read, 1                   ; <i32> [#uses=2]

ST_1: tmp15_cast [1/1] 0.00ns
entry:45  %tmp15_cast = trunc i32 %tmp2 to i31            ; <i31> [#uses=1]

ST_1: tmp3 [1/1] 2.49ns
entry:46  %tmp3 = add i32 %rows_read, 1                   ; <i32> [#uses=2]

ST_1: tmp16_cast [1/1] 0.00ns
entry:47  %tmp16_cast = trunc i32 %tmp3 to i31            ; <i31> [#uses=1]


 <State 2>: 4.08ns
ST_2: tmp_1 [1/1] 0.00ns
entry:15  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str24) nounwind ; <i32> [#uses=1]

ST_2: tmp_2 [1/1] 0.00ns
entry:16  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str25) nounwind ; <i32> [#uses=1]

ST_2: stg_37 [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecFifo(i32* %inter_pix_data_V, i4* %inter_pix_strb_V, i1* %inter_pix_user_V, i1* %inter_pix_last_V, i1* %inter_pix_tdest_V, [8 x i8]* @p_str26, [1 x i8]* @p_str20)

ST_2: empty [1/1] 0.00ns
entry:18  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str25, i32 %tmp_2) nounwind ; <i32> [#uses=0]

ST_2: stg_39 [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecIFCore(i32* %inter_pix_data_V, i4* %inter_pix_strb_V, i1* %inter_pix_user_V, i1* %inter_pix_last_V, i1* %inter_pix_tdest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str27, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [25 x i8]* @p_str28) nounwind

ST_2: stg_40 [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecIFCore(i32* %inter_pix_data_V, i4* %inter_pix_strb_V, i1* %inter_pix_user_V, i1* %inter_pix_last_V, i1* %inter_pix_tdest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str27, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [126 x i8]* @p_str29, [1 x i8]* @p_str20) nounwind

ST_2: empty_20 [1/1] 0.00ns
entry:21  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str24, i32 %tmp_1) nounwind ; <i32> [#uses=0]

ST_2: tmp_3 [1/1] 0.00ns
entry:22  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str30) nounwind ; <i32> [#uses=1]

ST_2: tmp_4 [1/1] 0.00ns
entry:23  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str31) nounwind ; <i32> [#uses=1]

ST_2: stg_44 [1/1] 0.00ns
entry:24  call void (...)* @_ssdm_op_SpecFifo(i32* %out_pix_data_V, i4* %out_pix_strb_V, i1* %out_pix_user_V, i1* %out_pix_last_V, i1* %out_pix_tdest_V, [8 x i8]* @p_str26, [1 x i8]* @p_str20)

ST_2: empty_21 [1/1] 0.00ns
entry:25  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str31, i32 %tmp_4) nounwind ; <i32> [#uses=0]

ST_2: stg_46 [1/1] 0.00ns
entry:26  call void (...)* @_ssdm_op_SpecIFCore(i32* %out_pix_data_V, i4* %out_pix_strb_V, i1* %out_pix_user_V, i1* %out_pix_last_V, i1* %out_pix_tdest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str27, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [26 x i8]* @p_str32) nounwind

ST_2: stg_47 [1/1] 0.00ns
entry:27  call void (...)* @_ssdm_op_SpecIFCore(i32* %out_pix_data_V, i4* %out_pix_strb_V, i1* %out_pix_user_V, i1* %out_pix_last_V, i1* %out_pix_tdest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str27, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [116 x i8]* @p_str33, [1 x i8]* @p_str20) nounwind

ST_2: empty_22 [1/1] 0.00ns
entry:28  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str30, i32 %tmp_3) nounwind ; <i32> [#uses=0]

ST_2: tmp_5 [1/1] 0.00ns
entry:29  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str34) nounwind ; <i32> [#uses=1]

ST_2: stg_50 [1/1] 0.00ns
entry:30  call void (...)* @_ssdm_op_SpecWire(i32 %rows, [8 x i8]* @p_str35, [1 x i8]* @p_str20) nounwind

ST_2: empty_23 [1/1] 0.00ns
entry:31  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str34, i32 %tmp_5) nounwind ; <i32> [#uses=0]

ST_2: tmp_8 [1/1] 0.00ns
entry:32  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str36) nounwind ; <i32> [#uses=1]

ST_2: stg_53 [1/1] 0.00ns
entry:33  call void (...)* @_ssdm_op_SpecWire(i32 %cols, [8 x i8]* @p_str35, [1 x i8]* @p_str20) nounwind

ST_2: empty_24 [1/1] 0.00ns
entry:34  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str36, i32 %tmp_8) nounwind ; <i32> [#uses=0]

ST_2: tmp_9 [1/1] 0.00ns
entry:35  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str37) nounwind ; <i32> [#uses=1]

ST_2: stg_56 [1/1] 0.00ns
entry:36  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str20, [10 x i8]* @p_str38, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str39) nounwind

ST_2: empty_25 [1/1] 0.00ns
entry:37  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str37, i32 %tmp_9) nounwind ; <i32> [#uses=0]

ST_2: tmp_6 [1/1] 0.00ns
entry:38  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str40) nounwind ; <i32> [#uses=1]

ST_2: stg_59 [1/1] 0.00ns
entry:39  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str20, [10 x i8]* @p_str38, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str39) nounwind

ST_2: empty_26 [1/1] 0.00ns
entry:40  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str40, i32 %tmp_6) nounwind ; <i32> [#uses=0]

ST_2: tmp_10 [1/1] 0.00ns
entry:41  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str41) nounwind ; <i32> [#uses=1]

ST_2: stg_62 [1/1] 0.00ns
entry:42  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str20, [10 x i8]* @p_str38, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [66 x i8]* @p_str42, [24 x i8]* @p_str39) nounwind

ST_2: empty_27 [1/1] 0.00ns
entry:43  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str41, i32 %tmp_10) nounwind ; <i32> [#uses=0]

ST_2: tmp1 [1/1] 2.52ns
entry:48  %tmp1 = icmp sgt i32 %tmp2, 0                   ; <i1> [#uses=1]

ST_2: smax2 [1/1] 1.56ns
entry:49  %smax2 = select i1 %tmp1, i31 %tmp15_cast, i31 0 ; <i31> [#uses=1]

ST_2: tmp4 [1/1] 2.52ns
entry:50  %tmp4 = icmp sgt i32 %tmp3, 0                   ; <i1> [#uses=1]

ST_2: smax [1/1] 1.56ns
entry:51  %smax = select i1 %tmp4, i31 %tmp16_cast, i31 0 ; <i31> [#uses=1]

ST_2: tmp_14 [1/1] 2.49ns
entry:52  %tmp_14 = add nsw i32 %rows_read, -1            ; <i32> [#uses=1]

ST_2: tmp_16 [1/1] 2.49ns
entry:53  %tmp_16 = add nsw i32 %cols_read, -1            ; <i32> [#uses=1]

ST_2: stg_70 [1/1] 1.56ns
entry:54  br label %bb23


 <State 3>: 2.52ns
ST_3: row [1/1] 0.00ns
bb23:0  %row = phi i31 [ 0, %entry ], [ %row_1, %bb21 ] ; <i31> [#uses=5]

ST_3: row_cast [1/1] 0.00ns
bb23:1  %row_cast = zext i31 %row to i32                ; <i32> [#uses=2]

ST_3: exitcond3 [1/1] 2.50ns
bb23:2  %exitcond3 = icmp eq i31 %row, %smax            ; <i1> [#uses=1]

ST_3: row_1 [1/1] 2.49ns
bb23:3  %row_1 = add i31 %row, 1                        ; <i31> [#uses=1]

ST_3: stg_75 [1/1] 0.00ns
bb23:4  br i1 %exitcond3, label %bb24, label %bb21.preheader

ST_3: tmp_23 [1/1] 0.00ns
bb21.preheader:0  %tmp_23 = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %row, i32 1, i32 30) ; <i30> [#uses=1]

ST_3: icmp [1/1] 2.49ns
bb21.preheader:1  %icmp = icmp ult i30 %tmp_23, 1                 ; <i1> [#uses=2]

ST_3: tmp_7 [1/1] 2.50ns
bb21.preheader:2  %tmp_7 = icmp ne i31 %row, 0                    ; <i1> [#uses=1]

ST_3: tmp_11 [1/1] 2.52ns
bb21.preheader:3  %tmp_11 = icmp slt i32 %row_cast, %rows_read    ; <i1> [#uses=1]

ST_3: tmp_15 [1/1] 2.52ns
bb21.preheader:4  %tmp_15 = icmp slt i32 %tmp_14, %row_cast       ; <i1> [#uses=2]

ST_3: stg_81 [1/1] 1.56ns
bb21.preheader:5  br label %bb21

ST_3: stg_82 [1/1] 0.00ns
bb24:0  ret void


 <State 4>: 3.53ns
ST_4: col_1 [1/1] 0.00ns
bb21:0  %col_1 = phi i31 [ 0, %bb21.preheader ], [ %col, %bb20 ] ; <i31> [#uses=5]

ST_4: ColIndex_assign_cast [1/1] 0.00ns
bb21:3  %ColIndex_assign_cast = zext i31 %col_1 to i32  ; <i32> [#uses=8]

ST_4: exitcond [1/1] 2.50ns
bb21:4  %exitcond = icmp eq i31 %col_1, %smax2          ; <i1> [#uses=1]

ST_4: col [1/1] 2.49ns
bb21:5  %col = add i31 %col_1, 1                        ; <i31> [#uses=1]

ST_4: stg_87 [1/1] 0.00ns
bb21:6  br i1 %exitcond, label %bb23, label %bb1

ST_4: tmp_13 [1/1] 0.00ns
bb1:0  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str43) nounwind ; <i32> [#uses=1]

ST_4: stg_89 [1/1] 0.00ns
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

ST_4: tmp_s [1/1] 2.52ns
bb1:2  %tmp_s = icmp slt i32 %ColIndex_assign_cast, %cols_read ; <i1> [#uses=5]

ST_4: stg_91 [1/1] 0.00ns
bb1:3  br i1 %tmp_s, label %bb.i.0, label %bb3

ST_4: buff_A_M_1_addr [1/1] 0.00ns
bb.i.0:0  %buff_A_M_1_addr = getelementptr [1920 x i8]* %buff_A_M_1, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=2]

ST_4: buff_A_M_1_load [2/2] 2.39ns
bb.i.0:1  %buff_A_M_1_load = load i8* %buff_A_M_1_addr, align 1 ; <i8> [#uses=1]

ST_4: buff_A_M_0_addr [1/1] 0.00ns
bb.i.0:4  %buff_A_M_0_addr = getelementptr [1920 x i8]* %buff_A_M_0, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=1]

ST_4: return_value_5 [2/2] 2.39ns
bb.i.0:5  %return_value_5 = load i8* %buff_A_M_0_addr, align 1 ; <i8> [#uses=2]

ST_4: tmp_12 [1/1] 1.01ns
bb3:0  %tmp_12 = and i1 %tmp_s, %tmp_11                ; <i1> [#uses=1]

ST_4: stg_97 [1/1] 0.00ns
bb3:1  br i1 %tmp_12, label %bb5, label %bb.i463.0_ifconv

ST_4: tmp_27 [1/1] 0.00ns
bb.i463.0_ifconv:34  %tmp_27 = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %col_1, i32 1, i32 30) ; <i30> [#uses=1]

ST_4: icmp7 [1/1] 2.49ns
bb.i463.0_ifconv:35  %icmp7 = icmp ult i30 %tmp_27, 1                ; <i1> [#uses=2]

ST_4: tmp_17 [1/1] 2.52ns
bb.i463.0_ifconv:37  %tmp_17 = icmp slt i32 %tmp_16, %ColIndex_assign_cast ; <i1> [#uses=2]

ST_4: tmp_19 [1/1] 2.50ns
bb.i463.0_ifconv:97  %tmp_19 = icmp ne i31 %col_1, 0                 ; <i1> [#uses=1]

ST_4: or_cond1 [1/1] 1.01ns
bb.i463.0_ifconv:98  %or_cond1 = and i1 %tmp_7, %tmp_19              ; <i1> [#uses=1]

ST_4: stg_103 [1/1] 0.00ns
bb.i463.0_ifconv:99  br i1 %or_cond1, label %bb16, label %bb20

ST_4: output_pixel_last_V [1/1] 2.52ns
bb16:2  %output_pixel_last_V = icmp eq i32 %ColIndex_assign_cast, %cols_read ; <i1> [#uses=1]


 <State 5>: 3.03ns
ST_5: buff_A_M_1_load [1/2] 2.39ns
bb.i.0:1  %buff_A_M_1_load = load i8* %buff_A_M_1_addr, align 1 ; <i8> [#uses=1]

ST_5: return_value_5 [1/2] 2.39ns
bb.i.0:5  %return_value_5 = load i8* %buff_A_M_0_addr, align 1 ; <i8> [#uses=2]

ST_5: input_pixel_data_V [1/1] 1.86ns
bb5:0  %input_pixel_data_V = call i32 @_ssdm_op_FifoRead.volatile.i32P(i32* %inter_pix_data_V) nounwind ; <i32> [#uses=3]

ST_5: input_pixel_strb_V_0 [1/1] 1.70ns
bb5:1  %input_pixel_strb_V_0 = call i4 @_ssdm_op_FifoRead.volatile.i4P(i4* %inter_pix_strb_V) nounwind ; <i4> [#uses=0]

ST_5: input_pixel_user_V_0 [1/1] 1.70ns
bb5:2  %input_pixel_user_V_0 = call i1 @_ssdm_op_FifoRead.volatile.i1P(i1* %inter_pix_user_V) nounwind ; <i1> [#uses=0]

ST_5: input_pixel_last_V_0 [1/1] 1.70ns
bb5:3  %input_pixel_last_V_0 = call i1 @_ssdm_op_FifoRead.volatile.i1P(i1* %inter_pix_last_V) nounwind ; <i1> [#uses=0]

ST_5: input_pixel_tdest_V_0 [1/1] 1.70ns
bb5:4  %input_pixel_tdest_V_0 = call i1 @_ssdm_op_FifoRead.volatile.i1P(i1* %inter_pix_tdest_V) nounwind ; <i1> [#uses=0]

ST_5: new_pix_B_V [1/1] 0.00ns
bb5:5  %new_pix_B_V = trunc i32 %input_pixel_data_V to i8 ; <i8> [#uses=2]

ST_5: new_pix_G_V [1/1] 0.00ns
bb5:6  %new_pix_G_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_pixel_data_V, i32 8, i32 15) ; <i8> [#uses=3]

ST_5: new_pix_R_V [1/1] 0.00ns
bb5:7  %new_pix_R_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_pixel_data_V, i32 16, i32 23) ; <i8> [#uses=3]

ST_5: retval_i2_i_cast [1/1] 0.00ns
bb5:18  %retval_i2_i_cast = zext i8 %new_pix_B_V to i13 ; <i13> [#uses=1]

ST_5: tmp_2_i [3/3] 1.17ns
bb5:19  %tmp_2_i = mul i13 %retval_i2_i_cast, 25        ; <i13> [#uses=1]

ST_5: stg_117 [1/1] 0.00ns
bb5:33  store i8 %new_pix_B_V, i8* %tempx_B_V


 <State 6>: 2.39ns
ST_6: buff_A_M_2_addr [1/1] 0.00ns
bb.i.0:2  %buff_A_M_2_addr = getelementptr [1920 x i8]* %buff_A_M_2, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=1]

ST_6: stg_119 [1/1] 2.39ns
bb.i.0:3  store i8 %buff_A_M_1_load, i8* %buff_A_M_2_addr, align 1

ST_6: stg_120 [1/1] 2.39ns
bb.i.0:6  store i8 %return_value_5, i8* %buff_A_M_1_addr, align 1

ST_6: stg_121 [1/1] 0.00ns
bb.i.0:7  store i8 %return_value_5, i8* %temp

ST_6: stg_122 [1/1] 0.00ns
bb.i.0:8  br label %bb3

ST_6: retval_i5_i_cast1 [1/1] 0.00ns
bb5:14  %retval_i5_i_cast1 = zext i8 %new_pix_G_V to i9 ; <i9> [#uses=1]

ST_6: tmp_2_i [2/3] 1.17ns
bb5:19  %tmp_2_i = mul i13 %retval_i2_i_cast, 25        ; <i13> [#uses=1]

ST_6: tmp6 [1/1] 1.77ns
bb5:22  %tmp6 = add i9 %retval_i5_i_cast1, 128          ; <i9> [#uses=1]

ST_6: stg_126 [1/1] 0.00ns
bb5:32  store i8 %new_pix_G_V, i8* %tempx_G_V

ST_6: tempx_B_V_2 [1/1] 0.00ns
bb.i463.0_ifconv:1  %tempx_B_V_2 = load i8* %tempx_B_V              ; <i8> [#uses=1]

ST_6: retval_i2_i1_cast [1/1] 0.00ns
bb.i463.0_ifconv:20  %retval_i2_i1_cast = zext i8 %tempx_B_V_2 to i13 ; <i13> [#uses=1]

ST_6: tmp_2_i1 [3/3] 1.17ns
bb.i463.0_ifconv:21  %tmp_2_i1 = mul i13 %retval_i2_i1_cast, 25      ; <i13> [#uses=1]


 <State 7>: 4.02ns
ST_7: retval_i_i_cast1 [1/1] 0.00ns
bb5:8  %retval_i_i_cast1 = zext i8 %new_pix_R_V to i9  ; <i9> [#uses=1]

ST_7: retval_i_i_cast [1/1] 0.00ns
bb5:9  %retval_i_i_cast = zext i8 %new_pix_R_V to i14  ; <i14> [#uses=1]

ST_7: p_shl_i [1/1] 0.00ns
bb5:10  %p_shl_i = shl i14 %retval_i_i_cast, 6          ; <i14> [#uses=1]

ST_7: p_shl_i_cast [1/1] 0.00ns
bb5:11  %p_shl_i_cast = zext i14 %p_shl_i to i16        ; <i16> [#uses=1]

ST_7: p_shl1_i [1/1] 0.00ns
bb5:12  %p_shl1_i = shl i9 %retval_i_i_cast1, 1         ; <i9> [#uses=1]

ST_7: p_shl1_i_cast [1/1] 0.00ns
bb5:13  %p_shl1_i_cast = zext i9 %p_shl1_i to i16       ; <i16> [#uses=1]

ST_7: retval_i5_i_cast [1/1] 0.00ns
bb5:15  %retval_i5_i_cast = zext i8 %new_pix_G_V to i15 ; <i15> [#uses=1]

ST_7: p_shl2_i [1/1] 0.00ns
bb5:16  %p_shl2_i = shl i15 %retval_i5_i_cast, 7        ; <i15> [#uses=1]

ST_7: p_shl2_i_cast [1/1] 0.00ns
bb5:17  %p_shl2_i_cast = zext i15 %p_shl2_i to i16      ; <i16> [#uses=1]

ST_7: tmp_2_i [1/3] 0.00ns
bb5:19  %tmp_2_i = mul i13 %retval_i2_i_cast, 25        ; <i13> [#uses=1]

ST_7: tmp5 [1/1] 2.01ns
bb5:20  %tmp5 = add i16 %p_shl1_i_cast, %p_shl2_i_cast  ; <i16> [#uses=1]

ST_7: tmp [1/1] 2.01ns
bb5:21  %tmp = add i16 %tmp5, %p_shl_i_cast             ; <i16> [#uses=1]

ST_7: tmp31_cast [1/1] 0.00ns
bb5:23  %tmp31_cast = zext i9 %tmp6 to i13              ; <i13> [#uses=1]

ST_7: tmp7 [1/1] 3.09ns
bb5:24  %tmp7 = add i13 %tmp31_cast, %tmp_2_i           ; <i13> [#uses=1]

ST_7: tmp30_cast [1/1] 0.00ns
bb5:25  %tmp30_cast = zext i13 %tmp7 to i16             ; <i16> [#uses=1]

ST_7: stg_145 [1/1] 0.00ns
bb5:31  store i8 %new_pix_R_V, i8* %tempx_R_V

ST_7: temp_load [1/1] 0.00ns
bb.i463.0_ifconv:0  %temp_load = load i8* %temp                     ; <i8> [#uses=1]

ST_7: tempx_G_V_2 [1/1] 0.00ns
bb.i463.0_ifconv:2  %tempx_G_V_2 = load i8* %tempx_G_V              ; <i8> [#uses=2]

ST_7: buff_A_M_2_addr_1 [1/1] 0.00ns
bb.i463.0_ifconv:8  %buff_A_M_2_addr_1 = getelementptr [1920 x i8]* %buff_A_M_2, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=1]

ST_7: return_value [2/2] 2.39ns
bb.i463.0_ifconv:9  %return_value = load i8* %buff_A_M_2_addr_1, align 1 ; <i8> [#uses=1]

ST_7: retval_i5_i1_cast1 [1/1] 0.00ns
bb.i463.0_ifconv:16  %retval_i5_i1_cast1 = zext i8 %tempx_G_V_2 to i9 ; <i9> [#uses=1]

ST_7: tmp_2_i1 [2/3] 1.17ns
bb.i463.0_ifconv:21  %tmp_2_i1 = mul i13 %retval_i2_i1_cast, 25      ; <i13> [#uses=1]

ST_7: tmp10 [1/1] 1.77ns
bb.i463.0_ifconv:24  %tmp10 = add i9 %retval_i5_i1_cast1, 128        ; <i9> [#uses=1]


 <State 8>: 4.02ns
ST_8: buff_C_M_0_1_2 [1/1] 0.00ns
bb21:1  %buff_C_M_0_1_2 = load i8* %buff_C_M_0_2        ; <i8> [#uses=3]

ST_8: buff_C_M_1_1_1 [1/1] 0.00ns
bb21:2  %buff_C_M_1_1_1 = load i8* %buff_C_M_1_2        ; <i8> [#uses=2]

ST_8: tmp_5_i [1/1] 3.09ns
bb5:26  %tmp_5_i = add i16 %tmp30_cast, %tmp            ; <i16> [#uses=1]

ST_8: tmp_25 [1/1] 0.00ns
bb5:27  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_5_i, i32 8, i32 15) ; <i8> [#uses=1]

ST_8: tempx_R_V_2 [1/1] 0.00ns
bb.i463.0_ifconv:3  %tempx_R_V_2 = load i8* %tempx_R_V              ; <i8> [#uses=2]

ST_8: return_value [1/2] 2.39ns
bb.i463.0_ifconv:9  %return_value = load i8* %buff_A_M_2_addr_1, align 1 ; <i8> [#uses=1]

ST_8: retval_i_i1_cast1 [1/1] 0.00ns
bb.i463.0_ifconv:10  %retval_i_i1_cast1 = zext i8 %tempx_R_V_2 to i9 ; <i9> [#uses=1]

ST_8: retval_i_i1_cast [1/1] 0.00ns
bb.i463.0_ifconv:11  %retval_i_i1_cast = zext i8 %tempx_R_V_2 to i14 ; <i14> [#uses=1]

ST_8: p_shl_i1 [1/1] 0.00ns
bb.i463.0_ifconv:12  %p_shl_i1 = shl i14 %retval_i_i1_cast, 6        ; <i14> [#uses=1]

ST_8: p_shl_i1_cast [1/1] 0.00ns
bb.i463.0_ifconv:13  %p_shl_i1_cast = zext i14 %p_shl_i1 to i16      ; <i16> [#uses=1]

ST_8: p_shl1_i1 [1/1] 0.00ns
bb.i463.0_ifconv:14  %p_shl1_i1 = shl i9 %retval_i_i1_cast1, 1       ; <i9> [#uses=1]

ST_8: p_shl1_i1_cast [1/1] 0.00ns
bb.i463.0_ifconv:15  %p_shl1_i1_cast = zext i9 %p_shl1_i1 to i16     ; <i16> [#uses=1]

ST_8: retval_i5_i1_cast [1/1] 0.00ns
bb.i463.0_ifconv:17  %retval_i5_i1_cast = zext i8 %tempx_G_V_2 to i15 ; <i15> [#uses=1]

ST_8: p_shl2_i1 [1/1] 0.00ns
bb.i463.0_ifconv:18  %p_shl2_i1 = shl i15 %retval_i5_i1_cast, 7      ; <i15> [#uses=1]

ST_8: p_shl2_i1_cast [1/1] 0.00ns
bb.i463.0_ifconv:19  %p_shl2_i1_cast = zext i15 %p_shl2_i1 to i16    ; <i16> [#uses=1]

ST_8: tmp_2_i1 [1/3] 0.00ns
bb.i463.0_ifconv:21  %tmp_2_i1 = mul i13 %retval_i2_i1_cast, 25      ; <i13> [#uses=1]

ST_8: tmp8 [1/1] 2.01ns
bb.i463.0_ifconv:22  %tmp8 = add i16 %p_shl1_i1_cast, %p_shl2_i1_cast ; <i16> [#uses=1]

ST_8: tmp9 [1/1] 2.01ns
bb.i463.0_ifconv:23  %tmp9 = add i16 %tmp8, %p_shl_i1_cast           ; <i16> [#uses=1]

ST_8: tmp35_cast [1/1] 0.00ns
bb.i463.0_ifconv:25  %tmp35_cast = zext i9 %tmp10 to i13             ; <i13> [#uses=1]

ST_8: tmp11 [1/1] 3.09ns
bb.i463.0_ifconv:26  %tmp11 = add i13 %tmp35_cast, %tmp_2_i1         ; <i13> [#uses=1]

ST_8: tmp34_cast [1/1] 0.00ns
bb.i463.0_ifconv:27  %tmp34_cast = zext i13 %tmp11 to i16            ; <i16> [#uses=1]

ST_8: buff_C_M_1_2_3 [1/1] 1.39ns
bb.i463.0_ifconv:31  %buff_C_M_1_2_3 = select i1 %tmp_s, i8 %temp_load, i8 %buff_C_M_1_1_1 ; <i8> [#uses=2]

ST_8: buff_C_M_0_2_4 [1/1] 1.39ns
bb.i463.0_ifconv:32  %buff_C_M_0_2_4 = select i1 %tmp_s, i8 %return_value, i8 %buff_C_M_0_1_2 ; <i8> [#uses=2]

ST_8: stg_176 [1/1] 0.00ns
bb20:2  store i8 %buff_C_M_1_2_3, i8* %buff_C_M_1_2

ST_8: stg_177 [1/1] 0.00ns
bb20:5  store i8 %buff_C_M_0_2_4, i8* %buff_C_M_0_2


 <State 9>: 4.16ns
ST_9: y [1/1] 1.77ns
bb5:28  %y = add i8 %tmp_25, 16                         ; <i8> [#uses=1]

ST_9: buff_A_M_0_addr_1 [1/1] 0.00ns
bb5:29  %buff_A_M_0_addr_1 = getelementptr [1920 x i8]* %buff_A_M_0, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=1]

ST_9: stg_180 [1/1] 2.39ns
bb5:30  store i8 %y, i8* %buff_A_M_0_addr_1, align 1

ST_9: stg_181 [1/1] 0.00ns
bb5:34  br label %bb.i463.0_ifconv

ST_9: buff_C_M_0_1_load [1/1] 0.00ns
bb.i463.0_ifconv:5  %buff_C_M_0_1_load = load i8* %buff_C_M_0_1     ; <i8> [#uses=1]

ST_9: buff_C_M_1_1_load [1/1] 0.00ns
bb.i463.0_ifconv:7  %buff_C_M_1_1_load = load i8* %buff_C_M_1_1     ; <i8> [#uses=1]

ST_9: tmp_5_i1 [1/1] 3.09ns
bb.i463.0_ifconv:28  %tmp_5_i1 = add i16 %tmp34_cast, %tmp9          ; <i16> [#uses=1]

ST_9: tmp_26 [1/1] 0.00ns
bb.i463.0_ifconv:29  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_5_i1, i32 8, i32 15) ; <i8> [#uses=1]

ST_9: y_weight_cast [1/1] 0.00ns
bb.i463.0_ifconv:38  %y_weight_cast = zext i8 %buff_C_M_0_1_load to i9 ; <i9> [#uses=2]

ST_9: tmp_1_0_1_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:39  %tmp_1_0_1_i_cast = zext i8 %buff_C_M_0_1_2 to i9 ; <i9> [#uses=1]

ST_9: tmp_5_0_1_i [1/1] 0.00ns
bb.i463.0_ifconv:40  %tmp_5_0_1_i = shl i9 %tmp_1_0_1_i_cast, 1      ; <i9> [#uses=1]

ST_9: tmp_5_0_1_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:41  %tmp_5_0_1_i_cast = zext i9 %tmp_5_0_1_i to i10 ; <i10> [#uses=1]

ST_9: tmp_1_0_2_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:42  %tmp_1_0_2_i_cast = zext i8 %buff_C_M_0_2_4 to i9 ; <i9> [#uses=2]

ST_9: x_weight [1/1] 1.77ns
bb.i463.0_ifconv:43  %x_weight = sub i9 %tmp_1_0_2_i_cast, %y_weight_cast ; <i9> [#uses=1]

ST_9: x_weight_cast [1/1] 0.00ns
bb.i463.0_ifconv:44  %x_weight_cast = sext i9 %x_weight to i11       ; <i11> [#uses=1]

ST_9: tmp12 [1/1] 1.77ns
bb.i463.0_ifconv:45  %tmp12 = add i9 %y_weight_cast, %tmp_1_0_2_i_cast ; <i9> [#uses=1]

ST_9: tmp36_cast [1/1] 0.00ns
bb.i463.0_ifconv:46  %tmp36_cast = zext i9 %tmp12 to i10             ; <i10> [#uses=1]

ST_9: y_weight [1/1] 1.89ns
bb.i463.0_ifconv:47  %y_weight = add i10 %tmp36_cast, %tmp_5_0_1_i_cast ; <i10> [#uses=1]

ST_9: tmp_1_1_0_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:49  %tmp_1_1_0_i_cast = zext i8 %buff_C_M_1_1_load to i9 ; <i9> [#uses=1]

ST_9: p_shl_i2 [1/1] 0.00ns
bb.i463.0_ifconv:50  %p_shl_i2 = shl i9 %tmp_1_1_0_i_cast, 1         ; <i9> [#uses=1]

ST_9: p_shl_i2_cast [1/1] 0.00ns
bb.i463.0_ifconv:51  %p_shl_i2_cast = zext i9 %p_shl_i2 to i11       ; <i11> [#uses=1]

ST_9: x_weight_1 [1/1] 1.89ns
bb.i463.0_ifconv:52  %x_weight_1 = sub i11 %x_weight_cast, %p_shl_i2_cast ; <i11> [#uses=1]

ST_9: stg_200 [1/1] 0.00ns
bb20:3  store i8 %buff_C_M_1_1_1, i8* %buff_C_M_1_1

ST_9: stg_201 [1/1] 0.00ns
bb20:6  store i8 %buff_C_M_0_1_2, i8* %buff_C_M_0_1


 <State 10>: 3.78ns
ST_10: buff_C_M_2_2_load_1 [1/1] 0.00ns
bb.i463.0_ifconv:4  %buff_C_M_2_2_load_1 = load i8* %buff_C_M_2_2   ; <i8> [#uses=2]

ST_10: buff_C_M_2_1_load [1/1] 0.00ns
bb.i463.0_ifconv:6  %buff_C_M_2_1_load = load i8* %buff_C_M_2_1     ; <i8> [#uses=1]

ST_10: y_2 [1/1] 1.77ns
bb.i463.0_ifconv:30  %y_2 = add i8 %tmp_26, 16                       ; <i8> [#uses=1]

ST_10: buff_C_M_2_2_3 [1/1] 1.39ns
bb.i463.0_ifconv:33  %buff_C_M_2_2_3 = select i1 %tmp_s, i8 %y_2, i8 %buff_C_M_2_2_load_1 ; <i8> [#uses=2]

ST_10: y_weight_2_cast [1/1] 0.00ns
bb.i463.0_ifconv:48  %y_weight_2_cast = zext i10 %y_weight to i11    ; <i11> [#uses=1]

ST_10: tmp_1_1_2_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:53  %tmp_1_1_2_i_cast = zext i8 %buff_C_M_1_2_3 to i9 ; <i9> [#uses=1]

ST_10: tmp_3_1_2_i [1/1] 0.00ns
bb.i463.0_ifconv:54  %tmp_3_1_2_i = shl i9 %tmp_1_1_2_i_cast, 1      ; <i9> [#uses=1]

ST_10: tmp_3_1_2_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:55  %tmp_3_1_2_i_cast = zext i9 %tmp_3_1_2_i to i11 ; <i11> [#uses=1]

ST_10: x_weight_2 [1/1] 1.89ns
bb.i463.0_ifconv:56  %x_weight_2 = add i11 %tmp_3_1_2_i_cast, %x_weight_1 ; <i11> [#uses=1]

ST_10: tmp_1_2_0_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:57  %tmp_1_2_0_i_cast = zext i8 %buff_C_M_2_1_load to i11 ; <i11> [#uses=2]

ST_10: x_weight_3 [1/1] 1.89ns
bb.i463.0_ifconv:58  %x_weight_3 = sub i11 %x_weight_2, %tmp_1_2_0_i_cast ; <i11> [#uses=1]

ST_10: y_weight_1 [1/1] 1.89ns
bb.i463.0_ifconv:59  %y_weight_1 = sub i11 %y_weight_2_cast, %tmp_1_2_0_i_cast ; <i11> [#uses=1]

ST_10: tmp_1_2_1_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:60  %tmp_1_2_1_i_cast = zext i8 %buff_C_M_2_2_load_1 to i9 ; <i9> [#uses=1]

ST_10: p_shl11_i [1/1] 0.00ns
bb.i463.0_ifconv:61  %p_shl11_i = shl i9 %tmp_1_2_1_i_cast, 1        ; <i9> [#uses=1]

ST_10: p_shl11_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:62  %p_shl11_i_cast = zext i9 %p_shl11_i to i11     ; <i11> [#uses=1]

ST_10: y_weight_2 [1/1] 1.89ns
bb.i463.0_ifconv:63  %y_weight_2 = sub i11 %y_weight_1, %p_shl11_i_cast ; <i11> [#uses=1]

ST_10: buff_C_M_2_2_load [1/1] 0.00ns
bb20:0  %buff_C_M_2_2_load = load i8* %buff_C_M_2_2     ; <i8> [#uses=1]

ST_10: empty_28 [1/1] 0.00ns
bb20:1  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str43, i32 %tmp_13) nounwind ; <i32> [#uses=0]

ST_10: stg_220 [1/1] 0.00ns
bb20:4  store i8 %buff_C_M_2_2_load, i8* %buff_C_M_2_1

ST_10: stg_221 [1/1] 0.00ns
bb20:7  store i8 %buff_C_M_2_2_3, i8* %buff_C_M_2_2

ST_10: stg_222 [1/1] 0.00ns
bb20:8  br label %bb21


 <State 11>: 3.66ns
ST_11: tmp_1_2_2_i_cast [1/1] 0.00ns
bb.i463.0_ifconv:64  %tmp_1_2_2_i_cast = zext i8 %buff_C_M_2_2_3 to i11 ; <i11> [#uses=2]

ST_11: x_weight_4 [1/1] 1.89ns
bb.i463.0_ifconv:65  %x_weight_4 = add i11 %x_weight_3, %tmp_1_2_2_i_cast ; <i11> [#uses=2]

ST_11: x_weight_4_cast [1/1] 0.00ns
bb.i463.0_ifconv:66  %x_weight_4_cast = trunc i11 %x_weight_4 to i8  ; <i8> [#uses=2]

ST_11: y_weight_3 [1/1] 1.89ns
bb.i463.0_ifconv:67  %y_weight_3 = sub i11 %y_weight_2, %tmp_1_2_2_i_cast ; <i11> [#uses=2]

ST_11: y_weight_5_cast [1/1] 0.00ns
bb.i463.0_ifconv:68  %y_weight_5_cast = trunc i11 %y_weight_3 to i8  ; <i8> [#uses=2]

ST_11: neg_i_cast [1/1] 1.77ns
bb.i463.0_ifconv:69  %neg_i_cast = sub i8 0, %x_weight_4_cast        ; <i8> [#uses=1]

ST_11: tmp_28 [1/1] 0.00ns
bb.i463.0_ifconv:70  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %x_weight_4, i32 10) ; <i1> [#uses=1]

ST_11: neg7_i_cast [1/1] 1.77ns
bb.i463.0_ifconv:72  %neg7_i_cast = sub i8 0, %y_weight_5_cast       ; <i8> [#uses=1]

ST_11: tmp_29 [1/1] 0.00ns
bb.i463.0_ifconv:73  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %y_weight_3, i32 10) ; <i1> [#uses=1]


 <State 12>: 3.16ns
ST_12: or_cond [1/1] 1.01ns
bb.i463.0_ifconv:36  %or_cond = or i1 %icmp, %icmp7                  ; <i1> [#uses=2]

ST_12: abs_i [1/1] 1.39ns
bb.i463.0_ifconv:71  %abs_i = select i1 %tmp_28, i8 %neg_i_cast, i8 %x_weight_4_cast ; <i8> [#uses=1]

ST_12: abs9_i [1/1] 1.39ns
bb.i463.0_ifconv:74  %abs9_i = select i1 %tmp_29, i8 %neg7_i_cast, i8 %y_weight_5_cast ; <i8> [#uses=1]

ST_12: tmp_i2 [1/1] 1.77ns
bb.i463.0_ifconv:75  %tmp_i2 = add i8 %abs9_i, %abs_i                ; <i8> [#uses=3]

ST_12: sel_tmp9_demorgan [1/1] 1.01ns
bb.i463.0_ifconv:82  %sel_tmp9_demorgan = or i1 %icmp, %icmp7        ; <i1> [#uses=1]


 <State 13>: 4.04ns
ST_13: tmp_8_i [1/1] 2.00ns
bb.i463.0_ifconv:77  %tmp_8_i = icmp ult i8 %tmp_i2, 55              ; <i1> [#uses=2]

ST_13: tmp_i [1/1] 2.00ns
bb.i463.0_ifconv:78  %tmp_i = icmp ugt i8 %tmp_i2, -101              ; <i1> [#uses=1]

ST_13: sel_tmp6_demorgan [1/1] 1.01ns
bb.i463.0_ifconv:79  %sel_tmp6_demorgan = or i1 %or_cond, %tmp_15    ; <i1> [#uses=2]

ST_13: sel_tmp6 [1/1] 1.01ns
bb.i463.0_ifconv:80  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true     ; <i1> [#uses=1]

ST_13: sel_tmp7 [1/1] 1.01ns
bb.i463.0_ifconv:81  %sel_tmp7 = and i1 %tmp_17, %sel_tmp6           ; <i1> [#uses=1]

ST_13: sel_tmp9 [1/1] 1.01ns
bb.i463.0_ifconv:83  %sel_tmp9 = xor i1 %sel_tmp9_demorgan, true     ; <i1> [#uses=1]

ST_13: sel_tmp [1/1] 1.01ns
bb.i463.0_ifconv:84  %sel_tmp = and i1 %tmp_15, %sel_tmp9            ; <i1> [#uses=1]

ST_13: tmp_18 [1/1] 1.01ns
bb.i463.0_ifconv:85  %tmp_18 = or i1 %sel_tmp, %sel_tmp7             ; <i1> [#uses=1]

ST_13: sel_tmp17_demorgan [1/1] 1.01ns
bb.i463.0_ifconv:86  %sel_tmp17_demorgan = or i1 %sel_tmp6_demorgan, %tmp_17 ; <i1> [#uses=2]

ST_13: sel_tmp19_demorgan [1/1] 1.01ns
bb.i463.0_ifconv:87  %sel_tmp19_demorgan = or i1 %sel_tmp17_demorgan, %tmp_8_i ; <i1> [#uses=1]

ST_13: sel_tmp5 [1/1] 1.01ns
bb.i463.0_ifconv:92  %sel_tmp5 = xor i1 %sel_tmp17_demorgan, true    ; <i1> [#uses=1]

ST_13: sel_tmp8 [1/1] 1.01ns
bb.i463.0_ifconv:93  %sel_tmp8 = and i1 %tmp_8_i, %sel_tmp5          ; <i1> [#uses=2]


 <State 14>: 4.04ns
ST_14: edge_val [1/1] 1.32ns
bb.i463.0_ifconv:76  %edge_val = xor i8 %tmp_i2, -1                  ; <i8> [#uses=1]

ST_14: sel_tmp2 [1/1] 1.01ns
bb.i463.0_ifconv:88  %sel_tmp2 = xor i1 %sel_tmp19_demorgan, true    ; <i1> [#uses=1]

ST_14: sel_tmp3 [1/1] 1.01ns
bb.i463.0_ifconv:89  %sel_tmp3 = and i1 %tmp_i, %sel_tmp2            ; <i1> [#uses=1]

ST_14: tmp_20 [1/1] 1.01ns
bb.i463.0_ifconv:90  %tmp_20 = or i1 %sel_tmp3, %or_cond             ; <i1> [#uses=1]

ST_14: tmp_21 [1/1] 1.01ns
bb.i463.0_ifconv:91  %tmp_21 = or i1 %tmp_20, %tmp_18                ; <i1> [#uses=1]


 <State 15>: 4.27ns
ST_15: sel_tmp4 [1/1] 0.00ns
bb.i463.0_ifconv:94  %sel_tmp4 = sext i1 %sel_tmp8 to i8             ; <i8> [#uses=1]

ST_15: tmp_30 [1/1] 1.01ns
bb.i463.0_ifconv:95  %tmp_30 = or i1 %sel_tmp8, %tmp_21              ; <i1> [#uses=1]

ST_15: edge_G_V [1/1] 1.39ns
bb.i463.0_ifconv:96  %edge_G_V = select i1 %tmp_30, i8 %sel_tmp4, i8 %edge_val ; <i8> [#uses=3]

ST_15: tmp_22 [1/1] 0.00ns
bb16:0  %tmp_22 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %edge_G_V, i8 %edge_G_V, i8 %edge_G_V) ; <i24> [#uses=1]

ST_15: p_Repl2_s [1/1] 0.00ns
bb16:1  %p_Repl2_s = zext i24 %tmp_22 to i32            ; <i32> [#uses=1]

ST_15: stg_259 [1/1] 1.86ns
bb16:3  call void @_ssdm_op_FifoWrite.volatile.i32P(i32* %out_pix_data_V, i32 %p_Repl2_s) nounwind

ST_15: stg_260 [1/1] 1.70ns
bb16:4  call void @_ssdm_op_FifoWrite.volatile.i4P(i4* %out_pix_strb_V, i4 -1) nounwind

ST_15: stg_261 [1/1] 1.70ns
bb16:5  call void @_ssdm_op_FifoWrite.volatile.i1P(i1* %out_pix_user_V, i1 true) nounwind

ST_15: stg_262 [1/1] 1.70ns
bb16:6  call void @_ssdm_op_FifoWrite.volatile.i1P(i1* %out_pix_last_V, i1 %output_pixel_last_V) nounwind

ST_15: stg_263 [1/1] 1.70ns
bb16:7  call void @_ssdm_op_FifoWrite.volatile.i1P(i1* %out_pix_tdest_V, i1 true) nounwind

ST_15: stg_264 [1/1] 0.00ns
bb16:8  br label %bb20



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inter_pix_data_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x660c4e8; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter_pix_strb_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x660c088; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter_pix_user_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x660b5e8; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter_pix_last_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x660b610; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter_pix_tdest_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x6613f68; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_pix_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x660bca0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_pix_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x660b318; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_pix_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x660b868; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_pix_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x660b980; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_pix_tdest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x660b1b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x660be30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x660b160; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp                  (alloca         ) [ 0011111111111111]
tempx_B_V             (alloca         ) [ 0011111111111111]
tempx_G_V             (alloca         ) [ 0011111111111111]
tempx_R_V             (alloca         ) [ 0011111111111111]
buff_C_M_2_2          (alloca         ) [ 0011111111111111]
buff_C_M_0_1          (alloca         ) [ 0011111111111111]
buff_C_M_0_2          (alloca         ) [ 0011111111111111]
buff_C_M_2_1          (alloca         ) [ 0011111111111111]
buff_C_M_1_1          (alloca         ) [ 0011111111111111]
buff_C_M_1_2          (alloca         ) [ 0011111111111111]
cols_read             (wireread       ) [ 0011111111111111]
rows_read             (wireread       ) [ 0011111111111111]
buff_A_M_0            (alloca         ) [ 0011111111111111]
buff_A_M_1            (alloca         ) [ 0011111111111111]
buff_A_M_2            (alloca         ) [ 0011111111111111]
tmp2                  (add            ) [ 0010000000000000]
tmp15_cast            (trunc          ) [ 0010000000000000]
tmp3                  (add            ) [ 0010000000000000]
tmp16_cast            (trunc          ) [ 0010000000000000]
tmp_1                 (specregionbegin) [ 0000000000000000]
tmp_2                 (specregionbegin) [ 0000000000000000]
stg_37                (specfifo       ) [ 0000000000000000]
empty                 (specregionend  ) [ 0000000000000000]
stg_39                (specifcore     ) [ 0000000000000000]
stg_40                (specifcore     ) [ 0000000000000000]
empty_20              (specregionend  ) [ 0000000000000000]
tmp_3                 (specregionbegin) [ 0000000000000000]
tmp_4                 (specregionbegin) [ 0000000000000000]
stg_44                (specfifo       ) [ 0000000000000000]
empty_21              (specregionend  ) [ 0000000000000000]
stg_46                (specifcore     ) [ 0000000000000000]
stg_47                (specifcore     ) [ 0000000000000000]
empty_22              (specregionend  ) [ 0000000000000000]
tmp_5                 (specregionbegin) [ 0000000000000000]
stg_50                (specwire       ) [ 0000000000000000]
empty_23              (specregionend  ) [ 0000000000000000]
tmp_8                 (specregionbegin) [ 0000000000000000]
stg_53                (specwire       ) [ 0000000000000000]
empty_24              (specregionend  ) [ 0000000000000000]
tmp_9                 (specregionbegin) [ 0000000000000000]
stg_56                (specifcore     ) [ 0000000000000000]
empty_25              (specregionend  ) [ 0000000000000000]
tmp_6                 (specregionbegin) [ 0000000000000000]
stg_59                (specifcore     ) [ 0000000000000000]
empty_26              (specregionend  ) [ 0000000000000000]
tmp_10                (specregionbegin) [ 0000000000000000]
stg_62                (specifcore     ) [ 0000000000000000]
empty_27              (specregionend  ) [ 0000000000000000]
tmp1                  (icmp           ) [ 0000000000000000]
smax2                 (select         ) [ 0001111111111111]
tmp4                  (icmp           ) [ 0000000000000000]
smax                  (select         ) [ 0001111111111111]
tmp_14                (add            ) [ 0001111111111111]
tmp_16                (add            ) [ 0001111111111111]
stg_70                (br             ) [ 0011111111111111]
row                   (phi            ) [ 0001000000000000]
row_cast              (zext           ) [ 0000000000000000]
exitcond3             (icmp           ) [ 0001111111111111]
row_1                 (add            ) [ 0011111111111111]
stg_75                (br             ) [ 0000000000000000]
tmp_23                (partselect     ) [ 0000000000000000]
icmp                  (icmp           ) [ 0000111111111111]
tmp_7                 (icmp           ) [ 0000111111111111]
tmp_11                (icmp           ) [ 0000111111111111]
tmp_15                (icmp           ) [ 0000111111111111]
stg_81                (br             ) [ 0001111111111111]
stg_82                (ret            ) [ 0000000000000000]
col_1                 (phi            ) [ 0000100000011111]
ColIndex_assign_cast  (zext           ) [ 0000111111000000]
exitcond              (icmp           ) [ 0001111111111111]
col                   (add            ) [ 0001111111111111]
stg_87                (br             ) [ 0011111111111111]
tmp_13                (specregionbegin) [ 0000111111100000]
stg_89                (specpipeline   ) [ 0000000000000000]
tmp_s                 (icmp           ) [ 0001111111111111]
stg_91                (br             ) [ 0000000000000000]
buff_A_M_1_addr       (getelementptr  ) [ 0000111000000000]
buff_A_M_0_addr       (getelementptr  ) [ 0000110000000000]
tmp_12                (and            ) [ 0000111111000000]
stg_97                (br             ) [ 0000000000000000]
tmp_27                (partselect     ) [ 0000000000000000]
icmp7                 (icmp           ) [ 0000111111111000]
tmp_17                (icmp           ) [ 0000111111111100]
tmp_19                (icmp           ) [ 0000000000000000]
or_cond1              (and            ) [ 0001111111111111]
stg_103               (br             ) [ 0000000000000000]
output_pixel_last_V   (icmp           ) [ 0000111111111111]
buff_A_M_1_load       (load           ) [ 0000101000000000]
return_value_5        (load           ) [ 0000101000000000]
input_pixel_data_V    (fiforead       ) [ 0000000000000000]
input_pixel_strb_V_0  (fiforead       ) [ 0000000000000000]
input_pixel_user_V_0  (fiforead       ) [ 0000000000000000]
input_pixel_last_V_0  (fiforead       ) [ 0000000000000000]
input_pixel_tdest_V_0 (fiforead       ) [ 0000000000000000]
new_pix_B_V           (trunc          ) [ 0000000000000000]
new_pix_G_V           (partselect     ) [ 0000101100000000]
new_pix_R_V           (partselect     ) [ 0000101100000000]
retval_i2_i_cast      (zext           ) [ 0000101100000000]
stg_117               (store          ) [ 0000000000000000]
buff_A_M_2_addr       (getelementptr  ) [ 0000000000000000]
stg_119               (store          ) [ 0000000000000000]
stg_120               (store          ) [ 0000000000000000]
stg_121               (store          ) [ 0000000000000000]
stg_122               (br             ) [ 0000000000000000]
retval_i5_i_cast1     (zext           ) [ 0000000000000000]
tmp6                  (add            ) [ 0000100100000000]
stg_126               (store          ) [ 0000000000000000]
tempx_B_V_2           (load           ) [ 0000000000000000]
retval_i2_i1_cast     (zext           ) [ 0000100110000000]
retval_i_i_cast1      (zext           ) [ 0000000000000000]
retval_i_i_cast       (zext           ) [ 0000000000000000]
p_shl_i               (shl            ) [ 0000000000000000]
p_shl_i_cast          (zext           ) [ 0000000000000000]
p_shl1_i              (shl            ) [ 0000000000000000]
p_shl1_i_cast         (zext           ) [ 0000000000000000]
retval_i5_i_cast      (zext           ) [ 0000000000000000]
p_shl2_i              (shl            ) [ 0000000000000000]
p_shl2_i_cast         (zext           ) [ 0000000000000000]
tmp_2_i               (mul            ) [ 0000000000000000]
tmp5                  (add            ) [ 0000000000000000]
tmp                   (add            ) [ 0000100010000000]
tmp31_cast            (zext           ) [ 0000000000000000]
tmp7                  (add            ) [ 0000000000000000]
tmp30_cast            (zext           ) [ 0000100010000000]
stg_145               (store          ) [ 0000000000000000]
temp_load             (load           ) [ 0000100010000000]
tempx_G_V_2           (load           ) [ 0000100010000000]
buff_A_M_2_addr_1     (getelementptr  ) [ 0000100010000000]
retval_i5_i1_cast1    (zext           ) [ 0000000000000000]
tmp10                 (add            ) [ 0000100010000000]
buff_C_M_0_1_2        (load           ) [ 0000100001000000]
buff_C_M_1_1_1        (load           ) [ 0000100001000000]
tmp_5_i               (add            ) [ 0000000000000000]
tmp_25                (partselect     ) [ 0000100001000000]
tempx_R_V_2           (load           ) [ 0000000000000000]
return_value          (load           ) [ 0000000000000000]
retval_i_i1_cast1     (zext           ) [ 0000000000000000]
retval_i_i1_cast      (zext           ) [ 0000000000000000]
p_shl_i1              (shl            ) [ 0000000000000000]
p_shl_i1_cast         (zext           ) [ 0000000000000000]
p_shl1_i1             (shl            ) [ 0000000000000000]
p_shl1_i1_cast        (zext           ) [ 0000000000000000]
retval_i5_i1_cast     (zext           ) [ 0000000000000000]
p_shl2_i1             (shl            ) [ 0000000000000000]
p_shl2_i1_cast        (zext           ) [ 0000000000000000]
tmp_2_i1              (mul            ) [ 0000000000000000]
tmp8                  (add            ) [ 0000000000000000]
tmp9                  (add            ) [ 0000100001000000]
tmp35_cast            (zext           ) [ 0000000000000000]
tmp11                 (add            ) [ 0000000000000000]
tmp34_cast            (zext           ) [ 0000100001000000]
buff_C_M_1_2_3        (select         ) [ 0000100001100000]
buff_C_M_0_2_4        (select         ) [ 0000100001000000]
stg_176               (store          ) [ 0000000000000000]
stg_177               (store          ) [ 0000000000000000]
y                     (add            ) [ 0000000000000000]
buff_A_M_0_addr_1     (getelementptr  ) [ 0000000000000000]
stg_180               (store          ) [ 0000000000000000]
stg_181               (br             ) [ 0000000000000000]
buff_C_M_0_1_load     (load           ) [ 0000000000000000]
buff_C_M_1_1_load     (load           ) [ 0000000000000000]
tmp_5_i1              (add            ) [ 0000000000000000]
tmp_26                (partselect     ) [ 0000100000100000]
y_weight_cast         (zext           ) [ 0000000000000000]
tmp_1_0_1_i_cast      (zext           ) [ 0000000000000000]
tmp_5_0_1_i           (shl            ) [ 0000000000000000]
tmp_5_0_1_i_cast      (zext           ) [ 0000000000000000]
tmp_1_0_2_i_cast      (zext           ) [ 0000000000000000]
x_weight              (sub            ) [ 0000000000000000]
x_weight_cast         (sext           ) [ 0000000000000000]
tmp12                 (add            ) [ 0000000000000000]
tmp36_cast            (zext           ) [ 0000000000000000]
y_weight              (add            ) [ 0000100000100000]
tmp_1_1_0_i_cast      (zext           ) [ 0000000000000000]
p_shl_i2              (shl            ) [ 0000000000000000]
p_shl_i2_cast         (zext           ) [ 0000000000000000]
x_weight_1            (sub            ) [ 0000100000100000]
stg_200               (store          ) [ 0000000000000000]
stg_201               (store          ) [ 0000000000000000]
buff_C_M_2_2_load_1   (load           ) [ 0000000000000000]
buff_C_M_2_1_load     (load           ) [ 0000000000000000]
y_2                   (add            ) [ 0000000000000000]
buff_C_M_2_2_3        (select         ) [ 0000100000010000]
y_weight_2_cast       (zext           ) [ 0000000000000000]
tmp_1_1_2_i_cast      (zext           ) [ 0000000000000000]
tmp_3_1_2_i           (shl            ) [ 0000000000000000]
tmp_3_1_2_i_cast      (zext           ) [ 0000000000000000]
x_weight_2            (add            ) [ 0000000000000000]
tmp_1_2_0_i_cast      (zext           ) [ 0000000000000000]
x_weight_3            (sub            ) [ 0000100000010000]
y_weight_1            (sub            ) [ 0000000000000000]
tmp_1_2_1_i_cast      (zext           ) [ 0000000000000000]
p_shl11_i             (shl            ) [ 0000000000000000]
p_shl11_i_cast        (zext           ) [ 0000000000000000]
y_weight_2            (sub            ) [ 0000100000010000]
buff_C_M_2_2_load     (load           ) [ 0000000000000000]
empty_28              (specregionend  ) [ 0000000000000000]
stg_220               (store          ) [ 0000000000000000]
stg_221               (store          ) [ 0000000000000000]
stg_222               (br             ) [ 0001111111111111]
tmp_1_2_2_i_cast      (zext           ) [ 0000000000000000]
x_weight_4            (add            ) [ 0000000000000000]
x_weight_4_cast       (trunc          ) [ 0000100000001000]
y_weight_3            (sub            ) [ 0000000000000000]
y_weight_5_cast       (trunc          ) [ 0000100000001000]
neg_i_cast            (sub            ) [ 0000100000001000]
tmp_28                (bitselect      ) [ 0000100000001000]
neg7_i_cast           (sub            ) [ 0000100000001000]
tmp_29                (bitselect      ) [ 0000100000001000]
or_cond               (or             ) [ 0000100000000110]
abs_i                 (select         ) [ 0000000000000000]
abs9_i                (select         ) [ 0000000000000000]
tmp_i2                (add            ) [ 0000100000000110]
sel_tmp9_demorgan     (or             ) [ 0000100000000100]
tmp_8_i               (icmp           ) [ 0000000000000000]
tmp_i                 (icmp           ) [ 0000100000000010]
sel_tmp6_demorgan     (or             ) [ 0000000000000000]
sel_tmp6              (xor            ) [ 0000000000000000]
sel_tmp7              (and            ) [ 0000000000000000]
sel_tmp9              (xor            ) [ 0000000000000000]
sel_tmp               (and            ) [ 0000000000000000]
tmp_18                (or             ) [ 0000100000000010]
sel_tmp17_demorgan    (or             ) [ 0000000000000000]
sel_tmp19_demorgan    (or             ) [ 0000100000000010]
sel_tmp5              (xor            ) [ 0000000000000000]
sel_tmp8              (and            ) [ 0000100000000011]
edge_val              (xor            ) [ 0000100000000001]
sel_tmp2              (xor            ) [ 0000000000000000]
sel_tmp3              (and            ) [ 0000000000000000]
tmp_20                (or             ) [ 0000000000000000]
tmp_21                (or             ) [ 0000100000000001]
sel_tmp4              (sext           ) [ 0000000000000000]
tmp_30                (or             ) [ 0000000000000000]
edge_G_V              (select         ) [ 0000000000000000]
tmp_22                (bitconcatenate ) [ 0000000000000000]
p_Repl2_s             (zext           ) [ 0000000000000000]
stg_259               (fifowrite      ) [ 0000000000000000]
stg_260               (fifowrite      ) [ 0000000000000000]
stg_261               (fifowrite      ) [ 0000000000000000]
stg_262               (fifowrite      ) [ 0000000000000000]
stg_263               (fifowrite      ) [ 0000000000000000]
stg_264               (br             ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inter_pix_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inter_pix_strb_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix_strb_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter_pix_user_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix_user_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inter_pix_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inter_pix_tdest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix_tdest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_pix_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_pix_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_pix_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_pix_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_pix_tdest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix_tdest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rows">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cols">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="temp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tempx_B_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempx_B_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tempx_G_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempx_G_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tempx_R_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempx_R_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buff_C_M_2_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_M_2_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buff_C_M_0_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_M_0_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="buff_C_M_0_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_M_0_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="buff_C_M_2_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_M_2_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="buff_C_M_1_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_M_1_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buff_C_M_1_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_C_M_1_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="buff_A_M_0_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_M_0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="buff_A_M_1_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_M_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="buff_A_M_2_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff_A_M_2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="cols_read_wireread_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="rows_read_wireread_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="input_pixel_data_V_fiforead_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="input_pixel_data_V/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_pixel_strb_V_0_fiforead_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="input_pixel_strb_V_0/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="input_pixel_user_V_0_fiforead_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="input_pixel_user_V_0/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="input_pixel_last_V_0_fiforead_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="input_pixel_last_V_0/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_pixel_tdest_V_0_fiforead_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="input_pixel_tdest_V_0/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="stg_259_fifowrite_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="24" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_259/15 "/>
</bind>
</comp>

<comp id="251" class="1004" name="stg_260_fifowrite_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_260/15 "/>
</bind>
</comp>

<comp id="259" class="1004" name="stg_261_fifowrite_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_261/15 "/>
</bind>
</comp>

<comp id="267" class="1004" name="stg_262_fifowrite_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="11"/>
<pin id="271" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_262/15 "/>
</bind>
</comp>

<comp id="274" class="1004" name="stg_263_fifowrite_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_263/15 "/>
</bind>
</comp>

<comp id="282" class="1004" name="buff_A_M_1_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="31" slack="0"/>
<pin id="286" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_M_1_addr/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="315" dir="0" index="3" bw="11" slack="2"/>
<pin id="316" dir="0" index="4" bw="8" slack="1"/>
<pin id="291" dir="1" index="2" bw="8" slack="1"/>
<pin id="317" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_A_M_1_load/4 stg_120/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="buff_A_M_0_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="31" slack="0"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_M_0_addr/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="334" dir="0" index="3" bw="11" slack="0"/>
<pin id="335" dir="0" index="4" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="8" slack="1"/>
<pin id="336" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="return_value_5/4 stg_180/9 "/>
</bind>
</comp>

<comp id="304" class="1004" name="buff_A_M_2_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="31" slack="2"/>
<pin id="308" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_M_2_addr/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="1"/>
<pin id="324" dir="0" index="3" bw="11" slack="0"/>
<pin id="325" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="313" dir="1" index="2" bw="8" slack="2147483647"/>
<pin id="326" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_119/6 return_value/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="buff_A_M_2_addr_1_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="31" slack="3"/>
<pin id="322" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_M_2_addr_1/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="buff_A_M_0_addr_1_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="31" slack="5"/>
<pin id="332" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_M_0_addr_1/9 "/>
</bind>
</comp>

<comp id="338" class="1005" name="row_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="1"/>
<pin id="340" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="row_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="31" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="row/3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="col_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="1"/>
<pin id="351" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_1 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="col_1_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="31" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="col_1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp15_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp15_cast/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp16_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp16_cast/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="smax2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="31" slack="1"/>
<pin id="389" dir="0" index="2" bw="31" slack="0"/>
<pin id="390" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="smax2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="smax_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="31" slack="1"/>
<pin id="401" dir="0" index="2" bw="31" slack="0"/>
<pin id="402" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="smax/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_14_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_16_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="row_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="31" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="row_cast/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="exitcond3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="31" slack="0"/>
<pin id="421" dir="0" index="1" bw="31" slack="1"/>
<pin id="422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="row_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_23_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="30" slack="0"/>
<pin id="432" dir="0" index="1" bw="31" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="0" index="3" bw="5" slack="0"/>
<pin id="435" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="30" slack="0"/>
<pin id="442" dir="0" index="1" bw="30" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_7_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="31" slack="0"/>
<pin id="448" dir="0" index="1" bw="31" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_11_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="2"/>
<pin id="455" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_15_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="ColIndex_assign_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="31" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="ColIndex_assign_cast/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="exitcond_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="0"/>
<pin id="470" dir="0" index="1" bw="31" slack="2"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="col_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="31" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_s_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="3"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_12_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="1"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_27_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="30" slack="0"/>
<pin id="491" dir="0" index="1" bw="31" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="0" index="3" bw="5" slack="0"/>
<pin id="494" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp7_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="30" slack="0"/>
<pin id="501" dir="0" index="1" bw="30" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="icmp7/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_17_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="2"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_19_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="0"/>
<pin id="512" dir="0" index="1" bw="31" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_cond1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="output_pixel_last_V_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="3"/>
<pin id="524" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="output_pixel_last_V/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="new_pix_B_V_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="new_pix_B_V/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="new_pix_G_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="4" slack="0"/>
<pin id="534" dir="0" index="3" bw="4" slack="0"/>
<pin id="535" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_pix_G_V/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="new_pix_R_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="0" index="3" bw="5" slack="0"/>
<pin id="545" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_pix_R_V/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="retval_i2_i_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i2_i_cast/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="5" slack="0"/>
<pin id="557" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_i/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="stg_117_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="8" slack="4"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_117/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="stg_121_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="1"/>
<pin id="567" dir="0" index="1" bw="8" slack="5"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_121/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="retval_i5_i_cast1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="1"/>
<pin id="571" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i5_i_cast1/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp6_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="stg_126_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="1"/>
<pin id="580" dir="0" index="1" bw="8" slack="5"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_126/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tempx_B_V_2_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="5"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempx_B_V_2/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="retval_i2_i1_cast_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i2_i1_cast/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="5" slack="0"/>
<pin id="592" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_i1/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="retval_i_i_cast1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="2"/>
<pin id="597" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i_i_cast1/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="retval_i_i_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="2"/>
<pin id="600" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i_i_cast/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_shl_i_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="3" slack="0"/>
<pin id="604" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_shl_i/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_shl_i_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="14" slack="0"/>
<pin id="609" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_shl_i_cast/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_shl1_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_shl1_i/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_shl1_i_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_shl1_i_cast/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="retval_i5_i_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="2"/>
<pin id="623" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i5_i_cast/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_shl2_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="3" slack="0"/>
<pin id="627" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_shl2_i/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_shl2_i_cast_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="15" slack="0"/>
<pin id="632" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_shl2_i_cast/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp5_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="15" slack="0"/>
<pin id="637" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="0" index="1" bw="14" slack="0"/>
<pin id="643" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp31_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="9" slack="1"/>
<pin id="648" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp31_cast/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp7_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="9" slack="0"/>
<pin id="651" dir="0" index="1" bw="13" slack="0"/>
<pin id="652" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp30_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="13" slack="0"/>
<pin id="657" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp30_cast/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="stg_145_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="2"/>
<pin id="661" dir="0" index="1" bw="8" slack="6"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_145/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="temp_load_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="6"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tempx_G_V_2_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="6"/>
<pin id="668" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempx_G_V_2/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="retval_i5_i1_cast1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i5_i1_cast1/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp10_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="buff_C_M_0_1_2_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="7"/>
<pin id="681" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_M_0_1_2/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="buff_C_M_1_1_1_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="7"/>
<pin id="684" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_M_1_1_1/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_5_i_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="13" slack="1"/>
<pin id="687" dir="0" index="1" bw="16" slack="1"/>
<pin id="688" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_25_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="0" index="2" bw="4" slack="0"/>
<pin id="693" dir="0" index="3" bw="4" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tempx_R_V_2_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="7"/>
<pin id="701" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempx_R_V_2/8 "/>
</bind>
</comp>

<comp id="702" class="1004" name="retval_i_i1_cast1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i_i1_cast1/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="retval_i_i1_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i_i1_cast/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_shl_i1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="3" slack="0"/>
<pin id="713" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_shl_i1/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_shl_i1_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="14" slack="0"/>
<pin id="718" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_shl_i1_cast/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_shl1_i1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_shl1_i1/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_shl1_i1_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="0"/>
<pin id="728" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_shl1_i1_cast/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="retval_i5_i1_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="1"/>
<pin id="732" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i5_i1_cast/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_shl2_i1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="3" slack="0"/>
<pin id="736" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_shl2_i1/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_shl2_i1_cast_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="15" slack="0"/>
<pin id="741" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_shl2_i1_cast/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp8_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="0"/>
<pin id="745" dir="0" index="1" bw="15" slack="0"/>
<pin id="746" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp9_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="0"/>
<pin id="751" dir="0" index="1" bw="14" slack="0"/>
<pin id="752" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/8 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp35_cast_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="1"/>
<pin id="757" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp35_cast/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp11_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="9" slack="0"/>
<pin id="760" dir="0" index="1" bw="13" slack="0"/>
<pin id="761" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp34_cast_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="13" slack="0"/>
<pin id="766" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp34_cast/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="buff_C_M_1_2_3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="4"/>
<pin id="770" dir="0" index="1" bw="8" slack="1"/>
<pin id="771" dir="0" index="2" bw="8" slack="0"/>
<pin id="772" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="buff_C_M_1_2_3/8 "/>
</bind>
</comp>

<comp id="774" class="1004" name="buff_C_M_0_2_4_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="4"/>
<pin id="776" dir="0" index="1" bw="8" slack="0"/>
<pin id="777" dir="0" index="2" bw="8" slack="0"/>
<pin id="778" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="buff_C_M_0_2_4/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="stg_176_store_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="8" slack="7"/>
<pin id="784" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_176/8 "/>
</bind>
</comp>

<comp id="786" class="1004" name="stg_177_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="7"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_177/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="y_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="1"/>
<pin id="793" dir="0" index="1" bw="5" slack="0"/>
<pin id="794" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="buff_C_M_0_1_load_load_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="8"/>
<pin id="799" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_M_0_1_load/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="buff_C_M_1_1_load_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="8"/>
<pin id="802" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_M_1_1_load/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_5_i1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="13" slack="1"/>
<pin id="805" dir="0" index="1" bw="16" slack="1"/>
<pin id="806" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i1/9 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_26_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="16" slack="0"/>
<pin id="810" dir="0" index="2" bw="4" slack="0"/>
<pin id="811" dir="0" index="3" bw="4" slack="0"/>
<pin id="812" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/9 "/>
</bind>
</comp>

<comp id="817" class="1004" name="y_weight_cast_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="y_weight_cast/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_1_0_1_i_cast_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="1"/>
<pin id="823" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1_0_1_i_cast/9 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_5_0_1_i_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5_0_1_i/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_5_0_1_i_cast_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="9" slack="0"/>
<pin id="832" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_5_0_1_i_cast/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_1_0_2_i_cast_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1_0_2_i_cast/9 "/>
</bind>
</comp>

<comp id="837" class="1004" name="x_weight_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight/9 "/>
</bind>
</comp>

<comp id="843" class="1004" name="x_weight_cast_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="9" slack="0"/>
<pin id="845" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="x_weight_cast/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp12_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/9 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp36_cast_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="9" slack="0"/>
<pin id="855" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp36_cast/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="y_weight_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="0"/>
<pin id="859" dir="0" index="1" bw="9" slack="0"/>
<pin id="860" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_weight/9 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_1_1_0_i_cast_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1_1_0_i_cast/9 "/>
</bind>
</comp>

<comp id="867" class="1004" name="p_shl_i2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_shl_i2/9 "/>
</bind>
</comp>

<comp id="873" class="1004" name="p_shl_i2_cast_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="9" slack="0"/>
<pin id="875" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_shl_i2_cast/9 "/>
</bind>
</comp>

<comp id="877" class="1004" name="x_weight_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="9" slack="0"/>
<pin id="879" dir="0" index="1" bw="9" slack="0"/>
<pin id="880" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_1/9 "/>
</bind>
</comp>

<comp id="883" class="1004" name="stg_200_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="1"/>
<pin id="885" dir="0" index="1" bw="8" slack="8"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_200/9 "/>
</bind>
</comp>

<comp id="887" class="1004" name="stg_201_store_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="1"/>
<pin id="889" dir="0" index="1" bw="8" slack="8"/>
<pin id="890" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_201/9 "/>
</bind>
</comp>

<comp id="891" class="1004" name="buff_C_M_2_2_load_1_load_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="9"/>
<pin id="893" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_M_2_2_load_1/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="buff_C_M_2_1_load_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="9"/>
<pin id="896" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_M_2_1_load/10 "/>
</bind>
</comp>

<comp id="897" class="1004" name="y_2_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="1"/>
<pin id="899" dir="0" index="1" bw="5" slack="0"/>
<pin id="900" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/10 "/>
</bind>
</comp>

<comp id="902" class="1004" name="buff_C_M_2_2_3_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="6"/>
<pin id="904" dir="0" index="1" bw="8" slack="0"/>
<pin id="905" dir="0" index="2" bw="8" slack="0"/>
<pin id="906" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="buff_C_M_2_2_3/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="y_weight_2_cast_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="10" slack="1"/>
<pin id="911" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="y_weight_2_cast/10 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_1_1_2_i_cast_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="2"/>
<pin id="914" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1_1_2_i_cast/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_3_1_2_i_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3_1_2_i/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_3_1_2_i_cast_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="9" slack="0"/>
<pin id="923" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_3_1_2_i_cast/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="x_weight_2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="9" slack="0"/>
<pin id="927" dir="0" index="1" bw="11" slack="1"/>
<pin id="928" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_weight_2/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_1_2_0_i_cast_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1_2_0_i_cast/10 "/>
</bind>
</comp>

<comp id="934" class="1004" name="x_weight_3_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="11" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_weight_3/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="y_weight_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_1/10 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_1_2_1_i_cast_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1_2_1_i_cast/10 "/>
</bind>
</comp>

<comp id="950" class="1004" name="p_shl11_i_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_shl11_i/10 "/>
</bind>
</comp>

<comp id="956" class="1004" name="p_shl11_i_cast_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="9" slack="0"/>
<pin id="958" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_shl11_i_cast/10 "/>
</bind>
</comp>

<comp id="960" class="1004" name="y_weight_2_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="11" slack="0"/>
<pin id="962" dir="0" index="1" bw="9" slack="0"/>
<pin id="963" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_2/10 "/>
</bind>
</comp>

<comp id="966" class="1004" name="buff_C_M_2_2_load_load_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="9"/>
<pin id="968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_C_M_2_2_load/10 "/>
</bind>
</comp>

<comp id="969" class="1004" name="stg_220_store_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="0"/>
<pin id="971" dir="0" index="1" bw="8" slack="9"/>
<pin id="972" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_220/10 "/>
</bind>
</comp>

<comp id="974" class="1004" name="stg_221_store_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="0"/>
<pin id="976" dir="0" index="1" bw="8" slack="9"/>
<pin id="977" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_221/10 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_1_2_2_i_cast_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="1"/>
<pin id="981" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1_2_2_i_cast/11 "/>
</bind>
</comp>

<comp id="982" class="1004" name="x_weight_4_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="11" slack="1"/>
<pin id="984" dir="0" index="1" bw="8" slack="0"/>
<pin id="985" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_weight_4/11 "/>
</bind>
</comp>

<comp id="987" class="1004" name="x_weight_4_cast_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="11" slack="0"/>
<pin id="989" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="x_weight_4_cast/11 "/>
</bind>
</comp>

<comp id="991" class="1004" name="y_weight_3_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="11" slack="1"/>
<pin id="993" dir="0" index="1" bw="8" slack="0"/>
<pin id="994" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_weight_3/11 "/>
</bind>
</comp>

<comp id="996" class="1004" name="y_weight_5_cast_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="11" slack="0"/>
<pin id="998" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="y_weight_5_cast/11 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="neg_i_cast_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="8" slack="0"/>
<pin id="1003" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_i_cast/11 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_28_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="11" slack="0"/>
<pin id="1009" dir="0" index="2" bw="4" slack="0"/>
<pin id="1010" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/11 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="neg7_i_cast_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="8" slack="0"/>
<pin id="1017" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg7_i_cast/11 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_29_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="11" slack="0"/>
<pin id="1023" dir="0" index="2" bw="4" slack="0"/>
<pin id="1024" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="or_cond_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="9"/>
<pin id="1030" dir="0" index="1" bw="1" slack="8"/>
<pin id="1031" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/12 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="abs_i_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="1"/>
<pin id="1034" dir="0" index="1" bw="8" slack="1"/>
<pin id="1035" dir="0" index="2" bw="8" slack="1"/>
<pin id="1036" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="abs_i/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="abs9_i_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="1"/>
<pin id="1039" dir="0" index="1" bw="8" slack="1"/>
<pin id="1040" dir="0" index="2" bw="8" slack="1"/>
<pin id="1041" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="abs9_i/12 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_i2_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="0"/>
<pin id="1045" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i2/12 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="sel_tmp9_demorgan_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="9"/>
<pin id="1050" dir="0" index="1" bw="1" slack="8"/>
<pin id="1051" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp9_demorgan/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_8_i_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="1"/>
<pin id="1054" dir="0" index="1" bw="8" slack="0"/>
<pin id="1055" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_8_i/13 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_i_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="1"/>
<pin id="1059" dir="0" index="1" bw="8" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_i/13 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sel_tmp6_demorgan_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="0" index="1" bw="1" slack="10"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/13 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="sel_tmp6_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/13 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sel_tmp7_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="9"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/13 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sel_tmp9_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp9/13 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="sel_tmp_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="10"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/13 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_18_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="sel_tmp17_demorgan_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="9"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp17_demorgan/13 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="sel_tmp19_demorgan_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp19_demorgan/13 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sel_tmp5_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/13 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sel_tmp8_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/13 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="edge_val_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="2"/>
<pin id="1118" dir="0" index="1" bw="8" slack="0"/>
<pin id="1119" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val/14 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sel_tmp2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="1"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/14 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sel_tmp3_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/14 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_20_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="2"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp_21_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="1" slack="1"/>
<pin id="1139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="sel_tmp4_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="2"/>
<pin id="1143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="sel_tmp4/15 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_30_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="2"/>
<pin id="1146" dir="0" index="1" bw="1" slack="1"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_30/15 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="edge_G_V_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="8" slack="0"/>
<pin id="1151" dir="0" index="2" bw="8" slack="1"/>
<pin id="1152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="edge_G_V/15 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_22_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="24" slack="0"/>
<pin id="1157" dir="0" index="1" bw="8" slack="0"/>
<pin id="1158" dir="0" index="2" bw="8" slack="0"/>
<pin id="1159" dir="0" index="3" bw="8" slack="0"/>
<pin id="1160" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="p_Repl2_s_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="24" slack="0"/>
<pin id="1167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_Repl2_s/15 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="temp_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="5"/>
<pin id="1172" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="1176" class="1005" name="tempx_B_V_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="4"/>
<pin id="1178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tempx_B_V "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tempx_G_V_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="8" slack="5"/>
<pin id="1184" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tempx_G_V "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tempx_R_V_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="6"/>
<pin id="1190" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tempx_R_V "/>
</bind>
</comp>

<comp id="1194" class="1005" name="buff_C_M_2_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="9"/>
<pin id="1196" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="buff_C_M_2_2 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="buff_C_M_0_1_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="8"/>
<pin id="1203" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="buff_C_M_0_1 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="buff_C_M_0_2_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="7"/>
<pin id="1209" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="buff_C_M_0_2 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="buff_C_M_2_1_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="9"/>
<pin id="1215" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="buff_C_M_2_1 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="buff_C_M_1_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="8"/>
<pin id="1221" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="buff_C_M_1_1 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="buff_C_M_1_2_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="7"/>
<pin id="1227" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="buff_C_M_1_2 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="cols_read_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="1238" class="1005" name="rows_read_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="1"/>
<pin id="1240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="1244" class="1005" name="tmp2_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="tmp15_cast_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="31" slack="1"/>
<pin id="1251" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp15_cast "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp3_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp16_cast_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="31" slack="1"/>
<pin id="1261" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp16_cast "/>
</bind>
</comp>

<comp id="1264" class="1005" name="smax2_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="31" slack="2"/>
<pin id="1266" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="smax2 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="smax_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="31" slack="1"/>
<pin id="1271" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="1274" class="1005" name="tmp_14_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp_16_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="2"/>
<pin id="1281" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="row_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="31" slack="0"/>
<pin id="1289" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="icmp_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="9"/>
<pin id="1294" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp_7_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="1"/>
<pin id="1300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp_11_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="1"/>
<pin id="1305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_15_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="10"/>
<pin id="1310" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="ColIndex_assign_cast_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="2"/>
<pin id="1316" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ColIndex_assign_cast "/>
</bind>
</comp>

<comp id="1321" class="1005" name="exitcond_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="1"/>
<pin id="1323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1325" class="1005" name="col_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="31" slack="0"/>
<pin id="1327" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1330" class="1005" name="tmp_s_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1337" class="1005" name="buff_A_M_1_addr_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="11" slack="1"/>
<pin id="1339" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_M_1_addr "/>
</bind>
</comp>

<comp id="1343" class="1005" name="buff_A_M_0_addr_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="11" slack="1"/>
<pin id="1345" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_M_0_addr "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_12_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="icmp7_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="8"/>
<pin id="1354" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp7 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_17_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="9"/>
<pin id="1360" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="or_cond1_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="11"/>
<pin id="1366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="output_pixel_last_V_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="11"/>
<pin id="1370" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="output_pixel_last_V "/>
</bind>
</comp>

<comp id="1373" class="1005" name="buff_A_M_1_load_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="8" slack="1"/>
<pin id="1375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_M_1_load "/>
</bind>
</comp>

<comp id="1378" class="1005" name="return_value_5_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="1"/>
<pin id="1380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="return_value_5 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="new_pix_G_V_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="8" slack="1"/>
<pin id="1386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_pix_G_V "/>
</bind>
</comp>

<comp id="1391" class="1005" name="new_pix_R_V_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="8" slack="2"/>
<pin id="1393" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="new_pix_R_V "/>
</bind>
</comp>

<comp id="1398" class="1005" name="retval_i2_i_cast_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="13" slack="1"/>
<pin id="1400" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="retval_i2_i_cast "/>
</bind>
</comp>

<comp id="1403" class="1005" name="tmp6_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="9" slack="1"/>
<pin id="1405" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="retval_i2_i1_cast_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="13" slack="1"/>
<pin id="1410" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="retval_i2_i1_cast "/>
</bind>
</comp>

<comp id="1413" class="1005" name="tmp_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="16" slack="1"/>
<pin id="1415" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp30_cast_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="16" slack="1"/>
<pin id="1420" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp30_cast "/>
</bind>
</comp>

<comp id="1423" class="1005" name="temp_load_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="8" slack="1"/>
<pin id="1425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_load "/>
</bind>
</comp>

<comp id="1428" class="1005" name="tempx_G_V_2_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="8" slack="1"/>
<pin id="1430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tempx_G_V_2 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="buff_A_M_2_addr_1_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="11" slack="1"/>
<pin id="1435" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_M_2_addr_1 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="tmp10_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="9" slack="1"/>
<pin id="1440" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp10 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="buff_C_M_0_1_2_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="8" slack="1"/>
<pin id="1445" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_M_0_1_2 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="buff_C_M_1_1_1_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="1"/>
<pin id="1451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_M_1_1_1 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_25_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="8" slack="1"/>
<pin id="1456" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="tmp9_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="16" slack="1"/>
<pin id="1461" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="tmp34_cast_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="16" slack="1"/>
<pin id="1466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp34_cast "/>
</bind>
</comp>

<comp id="1469" class="1005" name="buff_C_M_1_2_3_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="8" slack="2"/>
<pin id="1471" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="buff_C_M_1_2_3 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="buff_C_M_0_2_4_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="8" slack="1"/>
<pin id="1476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_M_0_2_4 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="tmp_26_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="1"/>
<pin id="1481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="y_weight_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="10" slack="1"/>
<pin id="1486" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_weight "/>
</bind>
</comp>

<comp id="1489" class="1005" name="x_weight_1_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="11" slack="1"/>
<pin id="1491" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_1 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="buff_C_M_2_2_3_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="1"/>
<pin id="1496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_M_2_2_3 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="x_weight_3_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="11" slack="1"/>
<pin id="1501" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_3 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="y_weight_2_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="11" slack="1"/>
<pin id="1506" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="y_weight_2 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="x_weight_4_cast_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="1"/>
<pin id="1511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_4_cast "/>
</bind>
</comp>

<comp id="1514" class="1005" name="y_weight_5_cast_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="8" slack="1"/>
<pin id="1516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_weight_5_cast "/>
</bind>
</comp>

<comp id="1519" class="1005" name="neg_i_cast_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="8" slack="1"/>
<pin id="1521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="neg_i_cast "/>
</bind>
</comp>

<comp id="1524" class="1005" name="tmp_28_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="1" slack="1"/>
<pin id="1526" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="neg7_i_cast_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="8" slack="1"/>
<pin id="1531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="neg7_i_cast "/>
</bind>
</comp>

<comp id="1534" class="1005" name="tmp_29_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="1"/>
<pin id="1536" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="or_cond_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="1"/>
<pin id="1541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1545" class="1005" name="tmp_i2_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="8" slack="1"/>
<pin id="1547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="sel_tmp9_demorgan_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="1" slack="1"/>
<pin id="1554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9_demorgan "/>
</bind>
</comp>

<comp id="1557" class="1005" name="tmp_i_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="1"/>
<pin id="1559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1562" class="1005" name="tmp_18_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="1" slack="1"/>
<pin id="1564" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="sel_tmp19_demorgan_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="1" slack="1"/>
<pin id="1569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp19_demorgan "/>
</bind>
</comp>

<comp id="1572" class="1005" name="sel_tmp8_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="1" slack="2"/>
<pin id="1574" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="edge_val_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="8" slack="1"/>
<pin id="1580" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="edge_val "/>
</bind>
</comp>

<comp id="1583" class="1005" name="tmp_21_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="1"/>
<pin id="1585" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="96" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="98" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="100" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="100" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="100" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="142" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="144" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="146" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="148" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="136" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="148" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="148" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="136" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="76" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="318" pin="3"/><net_sink comp="310" pin=3"/></net>

<net id="333"><net_src comp="76" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="3"/><net_sink comp="299" pin=3"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="80" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="365"><net_src comp="202" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="208" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="24" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="76" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="80" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="76" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="80" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="82" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="342" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="342" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="342" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="84" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="86" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="342" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="24" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="88" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="444"><net_src comp="430" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="342" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="80" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="415" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="415" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="353" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="472"><net_src comp="353" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="353" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="84" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="462" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="495"><net_src comp="86" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="353" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="24" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="88" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="503"><net_src comp="489" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="90" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="462" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="353" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="462" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="214" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="102" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="214" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="104" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="106" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="214" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="108" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="110" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="553"><net_src comp="526" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="112" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="526" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="114" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="112" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="116" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="595" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="118" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="120" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="617" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="607" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="554" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="114" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="695"><net_src comp="122" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="685" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="104" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="106" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="699" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="116" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="702" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="118" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="120" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="726" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="716" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="589" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="682" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="310" pin="5"/><net_sink comp="774" pin=1"/></net>

<net id="780"><net_src comp="679" pin="1"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="768" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="774" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="124" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="796"><net_src comp="791" pin="2"/><net_sink comp="299" pin=4"/></net>

<net id="813"><net_src comp="122" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="803" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="104" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="106" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="820"><net_src comp="797" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="118" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="841"><net_src comp="834" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="817" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="817" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="834" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="830" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="800" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="863" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="118" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="867" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="843" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="901"><net_src comp="124" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="897" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="908"><net_src comp="891" pin="1"/><net_sink comp="902" pin=2"/></net>

<net id="919"><net_src comp="912" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="118" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="921" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="894" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="925" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="930" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="909" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="930" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="891" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="946" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="118" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="964"><net_src comp="940" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="956" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="973"><net_src comp="966" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="978"><net_src comp="902" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="986"><net_src comp="979" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="990"><net_src comp="982" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="979" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="999"><net_src comp="991" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="126" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="987" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1011"><net_src comp="128" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="982" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="130" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1018"><net_src comp="126" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="996" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1025"><net_src comp="128" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="991" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="130" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1046"><net_src comp="1037" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1032" pin="3"/><net_sink comp="1042" pin=1"/></net>

<net id="1056"><net_src comp="132" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1061"><net_src comp="134" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1070"><net_src comp="1062" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="136" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1081"><net_src comp="136" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1086"><net_src comp="1077" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="1082" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="1072" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="1062" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1102"><net_src comp="1093" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1052" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="1093" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="136" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="1052" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="138" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1125"><net_src comp="136" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="1121" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="1126" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1140"><net_src comp="1131" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1153"><net_src comp="1144" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="1141" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1161"><net_src comp="140" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="1148" pin="3"/><net_sink comp="1155" pin=1"/></net>

<net id="1163"><net_src comp="1148" pin="3"/><net_sink comp="1155" pin=2"/></net>

<net id="1164"><net_src comp="1148" pin="3"/><net_sink comp="1155" pin=3"/></net>

<net id="1168"><net_src comp="1155" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1173"><net_src comp="150" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1179"><net_src comp="154" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1185"><net_src comp="158" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1191"><net_src comp="162" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1197"><net_src comp="166" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1200"><net_src comp="1194" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1204"><net_src comp="170" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1210"><net_src comp="174" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1216"><net_src comp="178" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1218"><net_src comp="1213" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="1222"><net_src comp="182" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1224"><net_src comp="1219" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1228"><net_src comp="186" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1234"><net_src comp="202" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1237"><net_src comp="1231" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1241"><net_src comp="208" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1247"><net_src comp="361" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1252"><net_src comp="367" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1257"><net_src comp="371" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1262"><net_src comp="377" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="1267"><net_src comp="386" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1272"><net_src comp="398" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1277"><net_src comp="405" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1282"><net_src comp="410" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1290"><net_src comp="424" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1295"><net_src comp="440" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1301"><net_src comp="446" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1306"><net_src comp="452" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1311"><net_src comp="457" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1317"><net_src comp="462" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1320"><net_src comp="1314" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1324"><net_src comp="468" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1328"><net_src comp="473" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1333"><net_src comp="479" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1336"><net_src comp="1330" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1340"><net_src comp="282" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="288" pin=3"/></net>

<net id="1346"><net_src comp="293" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1351"><net_src comp="484" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1355"><net_src comp="499" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1361"><net_src comp="505" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1367"><net_src comp="516" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="521" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1376"><net_src comp="288" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1381"><net_src comp="299" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1387"><net_src comp="530" pin="4"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1390"><net_src comp="1384" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1394"><net_src comp="540" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1397"><net_src comp="1391" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1401"><net_src comp="550" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1406"><net_src comp="572" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1411"><net_src comp="585" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1416"><net_src comp="640" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1421"><net_src comp="655" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1426"><net_src comp="663" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1431"><net_src comp="666" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1436"><net_src comp="318" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="310" pin=3"/></net>

<net id="1441"><net_src comp="673" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1446"><net_src comp="679" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1452"><net_src comp="682" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1457"><net_src comp="689" pin="4"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1462"><net_src comp="749" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1467"><net_src comp="764" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1472"><net_src comp="768" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1477"><net_src comp="774" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1482"><net_src comp="807" pin="4"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1487"><net_src comp="857" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1492"><net_src comp="877" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1497"><net_src comp="902" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1502"><net_src comp="934" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1507"><net_src comp="960" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1512"><net_src comp="987" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1032" pin=2"/></net>

<net id="1517"><net_src comp="996" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1037" pin=2"/></net>

<net id="1522"><net_src comp="1000" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1527"><net_src comp="1006" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1532"><net_src comp="1014" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1537"><net_src comp="1020" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1542"><net_src comp="1028" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1544"><net_src comp="1539" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1548"><net_src comp="1042" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1551"><net_src comp="1545" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1555"><net_src comp="1048" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1560"><net_src comp="1057" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1565"><net_src comp="1087" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1570"><net_src comp="1098" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1575"><net_src comp="1110" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1581"><net_src comp="1116" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="1148" pin=2"/></net>

<net id="1586"><net_src comp="1136" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_pix_data_V | {15 }
	Port: out_pix_strb_V | {15 }
	Port: out_pix_user_V | {15 }
	Port: out_pix_last_V | {15 }
	Port: out_pix_tdest_V | {15 }
  - Chain level:
	State 1
		tmp15_cast : 1
		tmp16_cast : 1
	State 2
		empty : 1
		empty_20 : 1
		empty_21 : 1
		empty_22 : 1
		empty_23 : 1
		empty_24 : 1
		empty_25 : 1
		empty_26 : 1
		empty_27 : 1
		smax2 : 1
		smax : 1
	State 3
		row_cast : 1
		exitcond3 : 1
		row_1 : 1
		stg_75 : 2
		tmp_23 : 1
		icmp : 2
		tmp_7 : 1
		tmp_11 : 2
		tmp_15 : 2
	State 4
		ColIndex_assign_cast : 1
		exitcond : 1
		col : 1
		stg_87 : 2
		tmp_s : 2
		stg_91 : 3
		buff_A_M_1_addr : 2
		buff_A_M_1_load : 3
		buff_A_M_0_addr : 2
		return_value_5 : 3
		tmp_12 : 3
		stg_97 : 3
		tmp_27 : 1
		icmp7 : 2
		tmp_17 : 2
		tmp_19 : 1
		or_cond1 : 2
		stg_103 : 2
		output_pixel_last_V : 2
	State 5
		retval_i2_i_cast : 1
		tmp_2_i : 2
		stg_117 : 1
	State 6
		stg_119 : 1
		tmp6 : 1
		retval_i2_i1_cast : 1
		tmp_2_i1 : 2
	State 7
		p_shl_i : 1
		p_shl_i_cast : 1
		p_shl1_i : 1
		p_shl1_i_cast : 1
		p_shl2_i : 1
		p_shl2_i_cast : 1
		tmp5 : 2
		tmp : 3
		tmp7 : 1
		tmp30_cast : 2
		return_value : 1
		retval_i5_i1_cast1 : 1
		tmp10 : 2
	State 8
		tmp_25 : 1
		retval_i_i1_cast1 : 1
		retval_i_i1_cast : 1
		p_shl_i1 : 2
		p_shl_i1_cast : 2
		p_shl1_i1 : 2
		p_shl1_i1_cast : 2
		p_shl2_i1 : 1
		p_shl2_i1_cast : 1
		tmp8 : 3
		tmp9 : 4
		tmp11 : 1
		tmp34_cast : 2
		buff_C_M_1_2_3 : 1
		buff_C_M_0_2_4 : 1
		stg_176 : 2
		stg_177 : 2
	State 9
		stg_180 : 1
		tmp_26 : 1
		y_weight_cast : 1
		tmp_5_0_1_i : 1
		tmp_5_0_1_i_cast : 1
		x_weight : 2
		x_weight_cast : 3
		tmp12 : 2
		tmp36_cast : 3
		y_weight : 4
		tmp_1_1_0_i_cast : 1
		p_shl_i2 : 2
		p_shl_i2_cast : 2
		x_weight_1 : 3
	State 10
		buff_C_M_2_2_3 : 1
		tmp_3_1_2_i : 1
		tmp_3_1_2_i_cast : 1
		x_weight_2 : 2
		tmp_1_2_0_i_cast : 1
		x_weight_3 : 3
		y_weight_1 : 2
		tmp_1_2_1_i_cast : 1
		p_shl11_i : 2
		p_shl11_i_cast : 2
		y_weight_2 : 3
		stg_220 : 1
		stg_221 : 2
	State 11
		x_weight_4 : 1
		x_weight_4_cast : 2
		y_weight_3 : 1
		y_weight_5_cast : 2
		neg_i_cast : 3
		tmp_28 : 2
		neg7_i_cast : 3
		tmp_29 : 2
	State 12
		tmp_i2 : 1
	State 13
	State 14
	State 15
		tmp_22 : 1
		p_Repl2_s : 2
		stg_259 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |              tmp1_fu_381              |    0    |    0    |    40   |
|          |              tmp4_fu_393              |    0    |    0    |    40   |
|          |            exitcond3_fu_419           |    0    |    0    |    39   |
|          |              icmp_fu_440              |    0    |    0    |    38   |
|          |              tmp_7_fu_446             |    0    |    0    |    39   |
|          |             tmp_11_fu_452             |    0    |    0    |    40   |
|          |             tmp_15_fu_457             |    0    |    0    |    40   |
|   icmp   |            exitcond_fu_468            |    0    |    0    |    39   |
|          |              tmp_s_fu_479             |    0    |    0    |    40   |
|          |              icmp7_fu_499             |    0    |    0    |    38   |
|          |             tmp_17_fu_505             |    0    |    0    |    40   |
|          |             tmp_19_fu_510             |    0    |    0    |    39   |
|          |       output_pixel_last_V_fu_521      |    0    |    0    |    40   |
|          |            tmp_8_i_fu_1052            |    0    |    0    |    8    |
|          |             tmp_i_fu_1057             |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |              tmp2_fu_361              |    0    |    0    |    32   |
|          |              tmp3_fu_371              |    0    |    0    |    32   |
|          |             tmp_14_fu_405             |    0    |    0    |    32   |
|          |             tmp_16_fu_410             |    0    |    0    |    32   |
|          |              row_1_fu_424             |    0    |    0    |    31   |
|          |               col_fu_473              |    0    |    0    |    31   |
|          |              tmp6_fu_572              |    0    |    0    |    8    |
|          |              tmp5_fu_634              |    0    |    0    |    15   |
|          |               tmp_fu_640              |    0    |    0    |    16   |
|          |              tmp7_fu_649              |    0    |    0    |    0    |
|          |              tmp10_fu_673             |    0    |    0    |    8    |
|    add   |             tmp_5_i_fu_685            |    0    |    0    |    16   |
|          |              tmp8_fu_743              |    0    |    0    |    15   |
|          |              tmp9_fu_749              |    0    |    0    |    16   |
|          |              tmp11_fu_758             |    0    |    0    |    0    |
|          |                y_fu_791               |    0    |    0    |    8    |
|          |            tmp_5_i1_fu_803            |    0    |    0    |    16   |
|          |              tmp12_fu_847             |    0    |    0    |    8    |
|          |            y_weight_fu_857            |    0    |    0    |    9    |
|          |               y_2_fu_897              |    0    |    0    |    8    |
|          |           x_weight_2_fu_925           |    0    |    0    |    11   |
|          |           x_weight_4_fu_982           |    0    |    0    |    11   |
|          |             tmp_i2_fu_1042            |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |              smax2_fu_386             |    0    |    0    |    31   |
|          |              smax_fu_398              |    0    |    0    |    31   |
|          |         buff_C_M_1_2_3_fu_768         |    0    |    0    |    8    |
|  select  |         buff_C_M_0_2_4_fu_774         |    0    |    0    |    8    |
|          |         buff_C_M_2_2_3_fu_902         |    0    |    0    |    8    |
|          |             abs_i_fu_1032             |    0    |    0    |    8    |
|          |             abs9_i_fu_1037            |    0    |    0    |    8    |
|          |            edge_G_V_fu_1148           |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |            x_weight_fu_837            |    0    |    0    |    8    |
|          |           x_weight_1_fu_877           |    0    |    0    |    9    |
|          |           x_weight_3_fu_934           |    0    |    0    |    11   |
|    sub   |           y_weight_1_fu_940           |    0    |    0    |    10   |
|          |           y_weight_2_fu_960           |    0    |    0    |    11   |
|          |           y_weight_3_fu_991           |    0    |    0    |    11   |
|          |           neg_i_cast_fu_1000          |    0    |    0    |    8    |
|          |          neg7_i_cast_fu_1014          |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|
|          |            or_cond_fu_1028            |    0    |    0    |    2    |
|          |       sel_tmp9_demorgan_fu_1048       |    0    |    0    |    2    |
|          |       sel_tmp6_demorgan_fu_1062       |    0    |    0    |    2    |
|          |             tmp_18_fu_1087            |    0    |    0    |    2    |
|    or    |       sel_tmp17_demorgan_fu_1093      |    0    |    0    |    2    |
|          |       sel_tmp19_demorgan_fu_1098      |    0    |    0    |    2    |
|          |             tmp_20_fu_1131            |    0    |    0    |    2    |
|          |             tmp_21_fu_1136            |    0    |    0    |    2    |
|          |             tmp_30_fu_1144            |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |            sel_tmp6_fu_1066           |    0    |    0    |    2    |
|          |            sel_tmp9_fu_1077           |    0    |    0    |    2    |
|    xor   |            sel_tmp5_fu_1104           |    0    |    0    |    2    |
|          |            edge_val_fu_1116           |    0    |    0    |    8    |
|          |            sel_tmp2_fu_1121           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_12_fu_484             |    0    |    0    |    2    |
|          |            or_cond1_fu_516            |    0    |    0    |    2    |
|    and   |            sel_tmp7_fu_1072           |    0    |    0    |    2    |
|          |            sel_tmp_fu_1082            |    0    |    0    |    2    |
|          |            sel_tmp8_fu_1110           |    0    |    0    |    2    |
|          |            sel_tmp3_fu_1126           |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|
|    mul   |               grp_fu_554              |    1    |    0    |    0    |
|          |               grp_fu_589              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| wireread |       cols_read_wireread_fu_202       |    0    |    0    |    0    |
|          |       rows_read_wireread_fu_208       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |   input_pixel_data_V_fiforead_fu_214  |    0    |    0    |    0    |
|          |  input_pixel_strb_V_0_fiforead_fu_220 |    0    |    0    |    0    |
| fiforead |  input_pixel_user_V_0_fiforead_fu_226 |    0    |    0    |    0    |
|          |  input_pixel_last_V_0_fiforead_fu_232 |    0    |    0    |    0    |
|          | input_pixel_tdest_V_0_fiforead_fu_238 |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |        stg_259_fifowrite_fu_244       |    0    |    0    |    0    |
|          |        stg_260_fifowrite_fu_251       |    0    |    0    |    0    |
| fifowrite|        stg_261_fifowrite_fu_259       |    0    |    0    |    0    |
|          |        stg_262_fifowrite_fu_267       |    0    |    0    |    0    |
|          |        stg_263_fifowrite_fu_274       |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           tmp15_cast_fu_367           |    0    |    0    |    0    |
|          |           tmp16_cast_fu_377           |    0    |    0    |    0    |
|   trunc  |           new_pix_B_V_fu_526          |    0    |    0    |    0    |
|          |         x_weight_4_cast_fu_987        |    0    |    0    |    0    |
|          |         y_weight_5_cast_fu_996        |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |            row_cast_fu_415            |    0    |    0    |    0    |
|          |      ColIndex_assign_cast_fu_462      |    0    |    0    |    0    |
|          |        retval_i2_i_cast_fu_550        |    0    |    0    |    0    |
|          |        retval_i5_i_cast1_fu_569       |    0    |    0    |    0    |
|          |        retval_i2_i1_cast_fu_585       |    0    |    0    |    0    |
|          |        retval_i_i_cast1_fu_595        |    0    |    0    |    0    |
|          |         retval_i_i_cast_fu_598        |    0    |    0    |    0    |
|          |          p_shl_i_cast_fu_607          |    0    |    0    |    0    |
|          |          p_shl1_i_cast_fu_617         |    0    |    0    |    0    |
|          |        retval_i5_i_cast_fu_621        |    0    |    0    |    0    |
|          |          p_shl2_i_cast_fu_630         |    0    |    0    |    0    |
|          |           tmp31_cast_fu_646           |    0    |    0    |    0    |
|          |           tmp30_cast_fu_655           |    0    |    0    |    0    |
|          |       retval_i5_i1_cast1_fu_669       |    0    |    0    |    0    |
|          |        retval_i_i1_cast1_fu_702       |    0    |    0    |    0    |
|          |        retval_i_i1_cast_fu_706        |    0    |    0    |    0    |
|          |          p_shl_i1_cast_fu_716         |    0    |    0    |    0    |
|          |         p_shl1_i1_cast_fu_726         |    0    |    0    |    0    |
|   zext   |        retval_i5_i1_cast_fu_730       |    0    |    0    |    0    |
|          |         p_shl2_i1_cast_fu_739         |    0    |    0    |    0    |
|          |           tmp35_cast_fu_755           |    0    |    0    |    0    |
|          |           tmp34_cast_fu_764           |    0    |    0    |    0    |
|          |          y_weight_cast_fu_817         |    0    |    0    |    0    |
|          |        tmp_1_0_1_i_cast_fu_821        |    0    |    0    |    0    |
|          |        tmp_5_0_1_i_cast_fu_830        |    0    |    0    |    0    |
|          |        tmp_1_0_2_i_cast_fu_834        |    0    |    0    |    0    |
|          |           tmp36_cast_fu_853           |    0    |    0    |    0    |
|          |        tmp_1_1_0_i_cast_fu_863        |    0    |    0    |    0    |
|          |          p_shl_i2_cast_fu_873         |    0    |    0    |    0    |
|          |         y_weight_2_cast_fu_909        |    0    |    0    |    0    |
|          |        tmp_1_1_2_i_cast_fu_912        |    0    |    0    |    0    |
|          |        tmp_3_1_2_i_cast_fu_921        |    0    |    0    |    0    |
|          |        tmp_1_2_0_i_cast_fu_930        |    0    |    0    |    0    |
|          |        tmp_1_2_1_i_cast_fu_946        |    0    |    0    |    0    |
|          |         p_shl11_i_cast_fu_956         |    0    |    0    |    0    |
|          |        tmp_1_2_2_i_cast_fu_979        |    0    |    0    |    0    |
|          |           p_Repl2_s_fu_1165           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             tmp_23_fu_430             |    0    |    0    |    0    |
|          |             tmp_27_fu_489             |    0    |    0    |    0    |
|partselect|           new_pix_G_V_fu_530          |    0    |    0    |    0    |
|          |           new_pix_R_V_fu_540          |    0    |    0    |    0    |
|          |             tmp_25_fu_689             |    0    |    0    |    0    |
|          |             tmp_26_fu_807             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |             p_shl_i_fu_601            |    0    |    0    |    0    |
|          |            p_shl1_i_fu_611            |    0    |    0    |    0    |
|          |            p_shl2_i_fu_624            |    0    |    0    |    0    |
|          |            p_shl_i1_fu_710            |    0    |    0    |    0    |
|    shl   |            p_shl1_i1_fu_720           |    0    |    0    |    0    |
|          |            p_shl2_i1_fu_733           |    0    |    0    |    0    |
|          |           tmp_5_0_1_i_fu_824          |    0    |    0    |    0    |
|          |            p_shl_i2_fu_867            |    0    |    0    |    0    |
|          |           tmp_3_1_2_i_fu_915          |    0    |    0    |    0    |
|          |            p_shl11_i_fu_950           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   sext   |          x_weight_cast_fu_843         |    0    |    0    |    0    |
|          |            sel_tmp4_fu_1141           |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
| bitselect|             tmp_28_fu_1006            |    0    |    0    |    0    |
|          |             tmp_29_fu_1020            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|bitconcatenate|             tmp_22_fu_1155            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    2    |    0    |   1123  |
|----------|---------------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|buff_A_M_0|    1   |    0   |    0   |
|buff_A_M_1|    1   |    0   |    0   |
|buff_A_M_2|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|ColIndex_assign_cast_reg_1314|   32   |
|   buff_A_M_0_addr_reg_1343  |   11   |
|   buff_A_M_1_addr_reg_1337  |   11   |
|   buff_A_M_1_load_reg_1373  |    8   |
|  buff_A_M_2_addr_1_reg_1433 |   11   |
|   buff_C_M_0_1_2_reg_1443   |    8   |
|    buff_C_M_0_1_reg_1201    |    8   |
|   buff_C_M_0_2_4_reg_1474   |    8   |
|    buff_C_M_0_2_reg_1207    |    8   |
|   buff_C_M_1_1_1_reg_1449   |    8   |
|    buff_C_M_1_1_reg_1219    |    8   |
|   buff_C_M_1_2_3_reg_1469   |    8   |
|    buff_C_M_1_2_reg_1225    |    8   |
|    buff_C_M_2_1_reg_1213    |    8   |
|   buff_C_M_2_2_3_reg_1494   |    8   |
|    buff_C_M_2_2_reg_1194    |    8   |
|        col_1_reg_349        |   31   |
|         col_reg_1325        |   31   |
|      cols_read_reg_1231     |   32   |
|      edge_val_reg_1578      |    8   |
|      exitcond_reg_1321      |    1   |
|        icmp7_reg_1352       |    1   |
|        icmp_reg_1292        |    1   |
|     neg7_i_cast_reg_1529    |    8   |
|     neg_i_cast_reg_1519     |    8   |
|     new_pix_G_V_reg_1384    |    8   |
|     new_pix_R_V_reg_1391    |    8   |
|      or_cond1_reg_1364      |    1   |
|       or_cond_reg_1539      |    1   |
| output_pixel_last_V_reg_1368|    1   |
|   return_value_5_reg_1378   |    8   |
|  retval_i2_i1_cast_reg_1408 |   13   |
|  retval_i2_i_cast_reg_1398  |   13   |
|        row_1_reg_1287       |   31   |
|         row_reg_338         |   31   |
|      rows_read_reg_1238     |   32   |
| sel_tmp19_demorgan_reg_1567 |    1   |
|      sel_tmp8_reg_1572      |    1   |
|  sel_tmp9_demorgan_reg_1552 |    1   |
|        smax2_reg_1264       |   31   |
|        smax_reg_1269        |   31   |
|      temp_load_reg_1423     |    8   |
|        temp_reg_1170        |    8   |
|      tempx_B_V_reg_1176     |    8   |
|     tempx_G_V_2_reg_1428    |    8   |
|      tempx_G_V_reg_1182     |    8   |
|      tempx_R_V_reg_1188     |    8   |
|        tmp10_reg_1438       |    9   |
|     tmp15_cast_reg_1249     |   31   |
|     tmp16_cast_reg_1259     |   31   |
|        tmp2_reg_1244        |   32   |
|     tmp30_cast_reg_1418     |   16   |
|     tmp34_cast_reg_1464     |   16   |
|        tmp3_reg_1254        |   32   |
|        tmp6_reg_1403        |    9   |
|        tmp9_reg_1459        |   16   |
|       tmp_11_reg_1303       |    1   |
|       tmp_12_reg_1348       |    1   |
|       tmp_14_reg_1274       |   32   |
|       tmp_15_reg_1308       |    1   |
|       tmp_16_reg_1279       |   32   |
|       tmp_17_reg_1358       |    1   |
|       tmp_18_reg_1562       |    1   |
|       tmp_21_reg_1583       |    1   |
|       tmp_25_reg_1454       |    8   |
|       tmp_26_reg_1479       |    8   |
|       tmp_28_reg_1524       |    1   |
|       tmp_29_reg_1534       |    1   |
|        tmp_7_reg_1298       |    1   |
|       tmp_i2_reg_1545       |    8   |
|        tmp_i_reg_1557       |    1   |
|         tmp_reg_1413        |   16   |
|        tmp_s_reg_1330       |    1   |
|     x_weight_1_reg_1489     |   11   |
|     x_weight_3_reg_1499     |   11   |
|   x_weight_4_cast_reg_1509  |    8   |
|     y_weight_2_reg_1504     |   11   |
|   y_weight_5_cast_reg_1514  |    8   |
|      y_weight_reg_1484      |   10   |
+-----------------------------+--------+
|            Total            |   908  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_288 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_299 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_310 |  p3  |   2  |  11  |   22   ||    11   |
|     grp_fu_554    |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_589    |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||  6.9655 ||    49   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |  1123  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   49   |
|  Register |    -   |    -   |    -   |   908  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |    6   |   908  |  1172  |
+-----------+--------+--------+--------+--------+--------+
