{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700342051075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700342051075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 15:14:10 2023 " "Processing started: Sat Nov 18 15:14:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700342051075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1700342051075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Processor Processor " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Processor Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1700342051076 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Processor Processor " "Quartus(args): --rtl_sim Processor Processor" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1700342051076 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1700342051250 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1700342051381 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1700342051382 ""}
{ "Warning" "0" "" "Warning: File Processor_run_msim_rtl_verilog.do already exists - backing up current file as Processor_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File Processor_run_msim_rtl_verilog.do already exists - backing up current file as Processor_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1700342051469 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/simulation/modelsim/Processor_run_msim_rtl_verilog.do" {  } { { "C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/simulation/modelsim/Processor_run_msim_rtl_verilog.do" "0" { Text "C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/simulation/modelsim/Processor_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/simulation/modelsim/Processor_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1700342051516 ""}
{ "Error" "0" "" "error deleting \"msim_transcript\": permission denied" {  } {  } 0 0 "error deleting \"msim_transcript\": permission denied" 0 0 "Shell" 0 0 1700342053737 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1700342053737 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/Processor_nativelink_simulation.rpt" {  } { { "C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/Processor_nativelink_simulation.rpt" "0" { Text "C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/Processor_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/mario/Desktop/Cursos/Taller/proyecto/Proyecto_final/Proyecto_final/Processor_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1700342053737 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1700342053737 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 3 s 1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700342053737 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 18 15:14:13 2023 " "Processing ended: Sat Nov 18 15:14:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700342053737 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700342053737 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700342053737 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1700342053737 ""}
