// Seed: 3802751615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_6 = 1, id_7;
  assign id_7 = 1;
  wire id_8;
  wire id_9, id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input wire  id_1
);
  assign id_3 = id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6
  );
endmodule
