library verilog;
use verilog.vl_types.all;
entity problem3_vlg_sample_tst is
    port(
        A               : in     vl_logic_vector(7 downto 0);
        B               : in     vl_logic_vector(7 downto 0);
        Clock           : in     vl_logic;
        FSM_reset       : in     vl_logic;
        latchReset      : in     vl_logic;
        sampler_tx      : out    vl_logic
    );
end problem3_vlg_sample_tst;
