Reading OpenROAD database at '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/31-openroad-repairdesignpostgpl/spi_adc.odb'…
Reading library file at '/home/kyouma-hououin/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/j0zxygszwgin6pwkx80mnja2sn8pcc6d-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            9644.1 u
legalized HPWL           9958.0 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 166 instances
[INFO DPL-0021] HPWL before            9958.0 u
[INFO DPL-0022] HPWL after             9644.1 u
[INFO DPL-0023] HPWL delta               -3.2 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                86     322.81
  Tap cell                                180     225.22
  Buffer                                    2       7.51
  Timing Repair Buffer                     64     379.11
  Inverter                                 18      67.56
  Sequential cell                         138    3465.82
  Multi-Input combinational cell          281    2250.91
  Total                                   769    6718.94
Writing OpenROAD database to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/33-openroad-detailedplacement/spi_adc.odb'…
Writing netlist to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/33-openroad-detailedplacement/spi_adc.nl.v'…
Writing powered netlist to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/33-openroad-detailedplacement/spi_adc.pnl.v'…
Writing layout to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/33-openroad-detailedplacement/spi_adc.def'…
Writing timing constraints to '/home/kyouma-hououin/Documents/VLSI/verilog/adc_controller/librelane/runs/RUN_2025-12-06_20-03-52/33-openroad-detailedplacement/spi_adc.sdc'…
