/* ************************************************************************** */
/*                                                                            */
/*                                                        :::      ::::::::   */
/*   op_tab.c                                           :+:      :+:    :+:   */
/*                                                    +:+ +:+         +:+     */
/*   By: rsavchak <rsavchak@student.unit.ua>        +#+  +:+       +#+        */
/*                                                +#+#+#+#+#+   +#+           */
/*   Created: 2018/11/28 18:15:28 by rsavchak          #+#    #+#             */
/*   Updated: 2018/11/28 18:15:29 by rsavchak         ###   ########.fr       */
/*                                                                            */
/* ************************************************************************** */

#include "assembler.h"

t_op	g_op_tab[17] =
{
	{"live", 1, {T_DIR}, 0x01, 4, {0}, 0, 0, 0, 0, 0, 0},
	{"ld", 2, {T_DIR | T_IND, T_REG}, 0x02, 4, {0}, 0, 0, 1, 0, 0, 0},
	{"st", 2, {T_REG, T_IND | T_REG}, 0x03, 4, {0}, 0, 0, 1, 0, 0, 0},
	{"add", 3, {T_REG, T_REG, T_REG}, 0x04, 4, {0}, 0, 0, 1, 0, 0, 0},
	{"sub", 3, {T_REG, T_REG, T_REG}, 0x05, 4, {0}, 0, 0, 1, 0, 0, 0},
	{"and", 3, {T_REG | T_DIR | T_IND, T_REG | T_IND | T_DIR, T_REG}, \
		0x06, 4, {0}, 0, 0, 1, 0, 0, 0},
	{"or", 3, {T_REG | T_IND | T_DIR, T_REG | T_IND | T_DIR, T_REG}, \
		0x07, 4, {0}, 0, 0, 1, 0, 0, 0},
	{"xor", 3, {T_REG | T_IND | T_DIR, T_REG | T_IND | T_DIR, T_REG}, \
		0x08, 4, {0}, 0, 0, 1, 0, 0, 0},
	{"zjmp", 1, {T_DIR}, 0x09, 2, {0}, 0, 0, 0, 0, 0, 0},
	{"ldi", 3, {T_REG | T_DIR | T_IND, T_DIR | T_REG, T_REG}, 0x0A, 2, \
		{0}, 0, 0, 1, 0, 0, 0},
	{"sti", 3, {T_REG, T_REG | T_DIR | T_IND, T_DIR | T_REG}, 0x0B, 2,\
		{0}, 0, 0, 1, 0, 0, 0},
	{"fork", 1, {T_DIR}, 0x0C, 2, {0}, 0, 0, 0, 0, 0, 0},
	{"lld", 2, {T_DIR | T_IND, T_REG}, 0x0D, 4, {0}, 0, 0, 1, 0, 0, 0},
	{"lldi", 3, {T_REG | T_DIR | T_IND, T_DIR | T_REG, T_REG}, 0x0E, 2, \
		{0}, 0, 0, 1, 0, 0, 0},
	{"lfork", 1, {T_DIR}, 0x0F, 2, {0}, 0, 0, 0, 0, 0, 0},
	{"aff", 1, {T_REG}, 0x10, 4, {0}, 0, 0, 1, 0, 0, 0},
	{0, 0, {0}, 0, 0, {0}, 0, 0, 0, 0, 0, 0}
};
