# Memory-Controller-Verification
Functional Verification of Memory Controller

Designed a TB architecture to verify the functionality of the Memory Controller. 

Implemented a TB that generates different scenarios targeting features supported by DUT. 
Developed a TB architecture comprising of reference design, checker and monitor components. Functional coverage and code coverage were used as closing criteria. 
