Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug  2 10:07:14 2024
| Host         : EESBACHIMAN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file llrf3p0_digitizer_top_timing_summary_routed.rpt -pb llrf3p0_digitizer_top_timing_summary_routed.pb -rpx llrf3p0_digitizer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : llrf3p0_digitizer_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 92 register/latch pins with no clock driven by root clock pin: lmk_inst/scl_cnt_q_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.080        0.000                      0                 4396        0.030        0.000                      0                 4396        0.116        0.000                       0                  3972  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
dac_clk  {0.000 2.000}        4.000           250.000         
sys_clk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dac_clk             0.080        0.000                      0                 4213        0.119        0.000                      0                 4213        0.116        0.000                       0                  3849  
sys_clk             5.528        0.000                      0                  183        0.030        0.000                      0                  183        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dac_clk
  To Clock:  dac_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[7].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.051%)  route 0.534ns (53.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 7.484 - 2.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.033     5.815    dac_dco_BUFG
    SLICE_X0Y246         FDRE                                         r  dacq_reg[dac_test1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y246         FDRE (Prop_fdre_C_Q)         0.456     6.271 r  dacq_reg[dac_test1][9]/Q
                         net (fo=1, routed)           0.534     6.805    dacq_reg[dac_test_n_0_1][9]
    OLOGIC_X0Y246        ODDR                                         r  ODDR_inst_gen_i[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.884     7.484    dac_dco_BUFG
    OLOGIC_X0Y246        ODDR                                         f  ODDR_inst_gen_i[7].ODDR_inst/C
                         clock pessimism              0.270     7.754    
                         clock uncertainty           -0.035     7.719    
    OLOGIC_X0Y246        ODDR (Setup_oddr_C_D2)      -0.834     6.885    ODDR_inst_gen_i[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[4].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.456ns (47.423%)  route 0.506ns (52.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 7.479 - 2.000 ) 
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.026     5.808    dac_dco_BUFG
    SLICE_X0Y234         FDRE                                         r  dacq_reg[dac_test1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_fdre_C_Q)         0.456     6.264 r  dacq_reg[dac_test1][6]/Q
                         net (fo=1, routed)           0.506     6.769    dacq_reg[dac_test_n_0_1][6]
    OLOGIC_X0Y234        ODDR                                         r  ODDR_inst_gen_i[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.879     7.479    dac_dco_BUFG
    OLOGIC_X0Y234        ODDR                                         f  ODDR_inst_gen_i[4].ODDR_inst/C
                         clock pessimism              0.270     7.749    
                         clock uncertainty           -0.035     7.714    
    OLOGIC_X0Y234        ODDR (Setup_oddr_C_D2)      -0.834     6.880    ODDR_inst_gen_i[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][15]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[13].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.456ns (47.423%)  route 0.506ns (52.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 7.479 - 2.000 ) 
    Source Clock Delay      (SCD):    5.807ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.025     5.807    dac_dco_BUFG
    SLICE_X0Y216         FDRE                                         r  dacq_reg[dac_test1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y216         FDRE (Prop_fdre_C_Q)         0.456     6.263 r  dacq_reg[dac_test1][15]/Q
                         net (fo=1, routed)           0.506     6.768    dacq_reg[dac_test_n_0_1][15]
    OLOGIC_X0Y216        ODDR                                         r  ODDR_inst_gen_i[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.879     7.479    dac_dco_BUFG
    OLOGIC_X0Y216        ODDR                                         f  ODDR_inst_gen_i[13].ODDR_inst/C
                         clock pessimism              0.270     7.749    
                         clock uncertainty           -0.035     7.714    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D2)      -0.834     6.880    ODDR_inst_gen_i[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.880    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][12]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[10].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.456ns (54.916%)  route 0.374ns (45.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 7.473 - 2.000 ) 
    Source Clock Delay      (SCD):    5.803ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.021     5.803    dac_dco_BUFG
    SLICE_X0Y219         FDRE                                         r  dacq_reg[dac_test1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.456     6.259 r  dacq_reg[dac_test1][12]/Q
                         net (fo=1, routed)           0.374     6.633    dacq_reg[dac_test_n_0_1][12]
    OLOGIC_X0Y220        ODDR                                         r  ODDR_inst_gen_i[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.873     7.473    dac_dco_BUFG
    OLOGIC_X0Y220        ODDR                                         f  ODDR_inst_gen_i[10].ODDR_inst/C
                         clock pessimism              0.270     7.743    
                         clock uncertainty           -0.035     7.708    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.834     6.874    ODDR_inst_gen_i[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.874    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[5].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.456ns (55.103%)  route 0.372ns (44.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 7.483 - 2.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.033     5.815    dac_dco_BUFG
    SLICE_X1Y243         FDRE                                         r  dacq_reg[dac_test1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y243         FDRE (Prop_fdre_C_Q)         0.456     6.271 r  dacq_reg[dac_test1][7]/Q
                         net (fo=1, routed)           0.372     6.642    dacq_reg[dac_test_n_0_1][7]
    OLOGIC_X0Y244        ODDR                                         r  ODDR_inst_gen_i[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.883     7.483    dac_dco_BUFG
    OLOGIC_X0Y244        ODDR                                         f  ODDR_inst_gen_i[5].ODDR_inst/C
                         clock pessimism              0.270     7.753    
                         clock uncertainty           -0.035     7.718    
    OLOGIC_X0Y244        ODDR (Setup_oddr_C_D2)      -0.834     6.884    ODDR_inst_gen_i[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[8].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.456ns (54.916%)  route 0.374ns (45.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 7.477 - 2.000 ) 
    Source Clock Delay      (SCD):    5.806ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.024     5.806    dac_dco_BUFG
    SLICE_X0Y217         FDRE                                         r  dacq_reg[dac_test1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y217         FDRE (Prop_fdre_C_Q)         0.456     6.262 r  dacq_reg[dac_test1][10]/Q
                         net (fo=1, routed)           0.374     6.636    dacq_reg[dac_test_n_0_1][10]
    OLOGIC_X0Y218        ODDR                                         r  ODDR_inst_gen_i[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.877     7.477    dac_dco_BUFG
    OLOGIC_X0Y218        ODDR                                         f  ODDR_inst_gen_i[8].ODDR_inst/C
                         clock pessimism              0.270     7.747    
                         clock uncertainty           -0.035     7.712    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D2)      -0.834     6.878    ODDR_inst_gen_i[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][14]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.456ns (55.103%)  route 0.372ns (44.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 7.484 - 2.000 ) 
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.033     5.815    dac_dco_BUFG
    SLICE_X1Y203         FDRE                                         r  dacq_reg[dac_test1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_fdre_C_Q)         0.456     6.271 r  dacq_reg[dac_test1][14]/Q
                         net (fo=1, routed)           0.372     6.642    dacq_reg[dac_test_n_0_1][14]
    OLOGIC_X0Y204        ODDR                                         r  ODDR_inst_gen_i[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.884     7.484    dac_dco_BUFG
    OLOGIC_X0Y204        ODDR                                         f  ODDR_inst_gen_i[12].ODDR_inst/C
                         clock pessimism              0.270     7.754    
                         clock uncertainty           -0.035     7.719    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D2)      -0.834     6.885    ODDR_inst_gen_i[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[1].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.456ns (55.103%)  route 0.372ns (44.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 7.485 - 2.000 ) 
    Source Clock Delay      (SCD):    5.816ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.034     5.816    dac_dco_BUFG
    SLICE_X1Y247         FDRE                                         r  dacq_reg[dac_test1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y247         FDRE (Prop_fdre_C_Q)         0.456     6.272 r  dacq_reg[dac_test1][3]/Q
                         net (fo=1, routed)           0.372     6.643    dacq_reg[dac_test_n_0_1][3]
    OLOGIC_X0Y248        ODDR                                         r  ODDR_inst_gen_i[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.885     7.485    dac_dco_BUFG
    OLOGIC_X0Y248        ODDR                                         f  ODDR_inst_gen_i[1].ODDR_inst/C
                         clock pessimism              0.270     7.755    
                         clock uncertainty           -0.035     7.720    
    OLOGIC_X0Y248        ODDR (Setup_oddr_C_D2)      -0.834     6.886    ODDR_inst_gen_i[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.886    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][13]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[11].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.456ns (55.103%)  route 0.372ns (44.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 7.483 - 2.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.032     5.814    dac_dco_BUFG
    SLICE_X1Y207         FDRE                                         r  dacq_reg[dac_test1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y207         FDRE (Prop_fdre_C_Q)         0.456     6.270 r  dacq_reg[dac_test1][13]/Q
                         net (fo=1, routed)           0.372     6.641    dacq_reg[dac_test_n_0_1][13]
    OLOGIC_X0Y208        ODDR                                         r  ODDR_inst_gen_i[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.883     7.483    dac_dco_BUFG
    OLOGIC_X0Y208        ODDR                                         f  ODDR_inst_gen_i[11].ODDR_inst/C
                         clock pessimism              0.270     7.753    
                         clock uncertainty           -0.035     7.718    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.834     6.884    ODDR_inst_gen_i[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 dacq_reg[dac_test1][5]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ODDR_inst_gen_i[3].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_clk fall@2.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.456ns (55.103%)  route 0.372ns (44.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 7.483 - 2.000 ) 
    Source Clock Delay      (SCD):    5.814ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFDS_inst/O
                         net (fo=1, routed)           2.730     3.684    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.097     3.781 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        2.032     5.814    dac_dco_BUFG
    SLICE_X1Y241         FDRE                                         r  dacq_reg[dac_test1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y241         FDRE (Prop_fdre_C_Q)         0.456     6.270 r  dacq_reg[dac_test1][5]/Q
                         net (fo=1, routed)           0.372     6.641    dacq_reg[dac_test_n_0_1][5]
    OLOGIC_X0Y242        ODDR                                         r  ODDR_inst_gen_i[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk fall edge)    2.000     2.000 f  
    D17                                               0.000     2.000 f  dac_dco_p (IN)
                         net (fo=0)                   0.000     2.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.911     2.911 f  IBUFDS_inst/O
                         net (fo=1, routed)           2.597     5.508    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092     5.600 f  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        1.883     7.483    dac_dco_BUFG
    OLOGIC_X0Y242        ODDR                                         f  ODDR_inst_gen_i[3].ODDR_inst/C
                         clock pessimism              0.270     7.753    
                         clock uncertainty           -0.035     7.718    
    OLOGIC_X0Y242        ODDR (Setup_oddr_C_D2)      -0.834     6.884    ODDR_inst_gen_i[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                          6.884    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/q_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.689     2.034    dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X39Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/q_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y227        FDRE (Prop_fdre_C_Q)         0.141     2.175 r  dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/q_out_reg[18]/Q
                         net (fo=1, routed)           0.056     2.231    dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/qin_int[1]_3[11]
    SLICE_X39Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.962     2.424    dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X39Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[18]/C
                         clock pessimism             -0.390     2.034    
    SLICE_X39Y227        FDRE (Hold_fdre_C_D)         0.078     2.112    dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.694     2.039    dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X33Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_fdre_C_Q)         0.141     2.180 r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[23]/Q
                         net (fo=1, routed)           0.056     2.236    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/qin_int[4]_15[22]
    SLICE_X33Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.967     2.429    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X33Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[23]/C
                         clock pessimism             -0.390     2.039    
    SLICE_X33Y229        FDRE (Hold_fdre_C_D)         0.078     2.117    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[6].mp2iq_single_reg_i/q_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.692     2.037    dac_lut_cordic/mp2iq_reg_gen_i[6].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X25Y225        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[6].mp2iq_single_reg_i/q_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y225        FDRE (Prop_fdre_C_Q)         0.141     2.178 r  dac_lut_cordic/mp2iq_reg_gen_i[6].mp2iq_single_reg_i/q_out_reg[3]/Q
                         net (fo=1, routed)           0.056     2.234    dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/qin_int[7]_27[3]
    SLICE_X25Y225        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.966     2.428    dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X25Y225        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_q_reg[3]/C
                         clock pessimism             -0.391     2.037    
    SLICE_X25Y225        FDRE (Hold_fdre_C_D)         0.078     2.115    dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/q_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.687     2.032    dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X39Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/q_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y226        FDRE (Prop_fdre_C_Q)         0.141     2.173 r  dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/q_out_reg[14]/Q
                         net (fo=1, routed)           0.056     2.229    dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/qin_int[1]_3[7]
    SLICE_X39Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.960     2.422    dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X39Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[14]/C
                         clock pessimism             -0.390     2.032    
    SLICE_X39Y226        FDRE (Hold_fdre_C_D)         0.078     2.110    dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.691     2.036    dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X33Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y226        FDRE (Prop_fdre_C_Q)         0.141     2.177 r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[11]/Q
                         net (fo=1, routed)           0.056     2.233    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/qin_int[4]_15[10]
    SLICE_X33Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.963     2.425    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X33Y226        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[11]/C
                         clock pessimism             -0.389     2.036    
    SLICE_X33Y226        FDRE (Hold_fdre_C_D)         0.078     2.114    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[6].mp2iq_single_reg_i/q_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.697     2.042    dac_lut_cordic/mp2iq_reg_gen_i[6].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X25Y230        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[6].mp2iq_single_reg_i/q_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y230        FDRE (Prop_fdre_C_Q)         0.141     2.183 r  dac_lut_cordic/mp2iq_reg_gen_i[6].mp2iq_single_reg_i/q_out_reg[23]/Q
                         net (fo=1, routed)           0.056     2.239    dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/qin_int[7]_27[23]
    SLICE_X25Y230        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.972     2.434    dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X25Y230        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_q_reg[23]/C
                         clock pessimism             -0.392     2.042    
    SLICE_X25Y230        FDRE (Hold_fdre_C_D)         0.078     2.120    dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/q_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/i_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/i_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.700     2.045    dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X19Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/i_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y229        FDRE (Prop_fdre_C_Q)         0.141     2.186 r  dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/i_out_reg[23]/Q
                         net (fo=1, routed)           0.056     2.242    dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/iin_int[9]_34[23]
    SLICE_X19Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/i_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.975     2.437    dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X19Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/i_q_reg[23]/C
                         clock pessimism             -0.392     2.045    
    SLICE_X19Y229        FDRE (Hold_fdre_C_D)         0.078     2.123    dac_lut_cordic/mp2iq_reg_gen_i[9].mp2iq_single_reg_i/i_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/q_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.689     2.034    dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X39Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/q_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y227        FDRE (Prop_fdre_C_Q)         0.141     2.175 r  dac_lut_cordic/mp2iq_reg_gen_i[0].mp2iq_single_reg_i/q_out_reg[17]/Q
                         net (fo=1, routed)           0.056     2.231    dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/qin_int[1]_3[10]
    SLICE_X39Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.962     2.424    dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X39Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[17]/C
                         clock pessimism             -0.390     2.034    
    SLICE_X39Y227        FDRE (Hold_fdre_C_D)         0.076     2.110    dac_lut_cordic/mp2iq_reg_gen_i[1].mp2iq_single_reg_i/q_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.694     2.039    dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X33Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_fdre_C_Q)         0.141     2.180 r  dac_lut_cordic/mp2iq_reg_gen_i[3].mp2iq_single_reg_i/q_out_reg[22]/Q
                         net (fo=1, routed)           0.056     2.236    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/qin_int[4]_15[21]
    SLICE_X33Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.967     2.429    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X33Y229        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[22]/C
                         clock pessimism             -0.390     2.039    
    SLICE_X33Y229        FDRE (Hold_fdre_C_D)         0.076     2.115    dac_lut_cordic/mp2iq_reg_gen_i[4].mp2iq_single_reg_i/q_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/i_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/i_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk rise@0.000ns - dac_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.936     1.318    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.345 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.698     2.043    dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X21Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/i_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y227        FDRE (Prop_fdre_C_Q)         0.141     2.184 r  dac_lut_cordic/mp2iq_reg_gen_i[7].mp2iq_single_reg_i/i_out_reg[14]/Q
                         net (fo=1, routed)           0.056     2.240    dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/iin_int[8]_30[14]
    SLICE_X21Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/i_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk rise edge)    0.000     0.000 r  
    D17                                               0.000     0.000 r  dac_dco_p (IN)
                         net (fo=0)                   0.000     0.000    dac_dco_p
    D17                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.015     1.432    dac_dco
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.462 r  dac_dco_BUFG_inst/O
                         net (fo=3848, routed)        0.972     2.434    dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/dac_dco_BUFG
    SLICE_X21Y227        FDRE                                         r  dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/i_q_reg[14]/C
                         clock pessimism             -0.391     2.043    
    SLICE_X21Y227        FDRE (Hold_fdre_C_D)         0.076     2.119    dac_lut_cordic/mp2iq_reg_gen_i[8].mp2iq_single_reg_i/i_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dac_dco_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y93     dac_lut_cordic/i_mul_pip_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         4.000       0.116      DSP48_X0Y90     dac_lut_cordic/q_mul_pip_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  dac_dco_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y89     noniq_dac_186mhz_inst0/q_mul_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y95     noniq_dac_186mhz_inst1/i_mul_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y91     noniq_dac_186mhz_inst1/q_mul_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y94     noniq_dac_186mhz_inst0/i_mul_reg_reg/CLK
Min Period        n/a     ODDR/C       n/a            1.474         4.000       2.526      OLOGIC_X0Y228   ODDR_inst_dci/C
Min Period        n/a     ODDR/C       n/a            1.474         4.000       2.526      OLOGIC_X0Y232   ODDR_inst_gen_i[0].ODDR_inst/C
Min Period        n/a     ODDR/C       n/a            1.474         4.000       2.526      OLOGIC_X0Y220   ODDR_inst_gen_i[10].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[22]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[26]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[27]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X15Y234   dac_lut_cordic/i_mul_q_reg[31]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[34]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[35]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X16Y235   dac_lut_cordic/i_mul_q_reg[36]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X16Y235   dac_lut_cordic/i_mul_q_reg[37]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[39]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[40]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[22]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[26]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[27]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X15Y234   dac_lut_cordic/i_mul_q_reg[31]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X12Y234   dac_lut_cordic/i_mul_q_reg[34]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[35]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X16Y235   dac_lut_cordic/i_mul_q_reg[36]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X16Y235   dac_lut_cordic/i_mul_q_reg[37]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[39]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.000       1.500      SLICE_X14Y234   dac_lut_cordic/i_mul_q_reg[40]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[vadj_en]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.824ns (20.632%)  route 3.170ns (79.368%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 15.210 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 r  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 f  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 f  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.120     8.893 r  q[vadj_en]_i_1/O
                         net (fo=1, routed)           0.624     9.517    d[vadj_en]
    SLICE_X0Y180         FDCE                                         r  q_reg[vadj_en]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711    15.210    sysclk_IBUF_BUFG
    SLICE_X0Y180         FDCE                                         r  q_reg[vadj_en]/C
                         clock pessimism              0.277    15.488    
                         clock uncertainty           -0.035    15.452    
    SLICE_X0Y180         FDCE (Setup_fdce_C_CE)      -0.408    15.044    q_reg[vadj_en]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 15.220 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 f  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 r  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  q[dac_rst]_i_1/O
                         net (fo=30, routed)          0.846     9.743    d[dac_rst]
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.721    15.220    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][24]/C
                         clock pessimism              0.302    15.523    
                         clock uncertainty           -0.035    15.487    
    SLICE_X0Y191         FDCE (Setup_fdce_C_CE)      -0.205    15.282    q_reg[rst_wait_cnt][24]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 15.220 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 f  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 r  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  q[dac_rst]_i_1/O
                         net (fo=30, routed)          0.846     9.743    d[dac_rst]
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.721    15.220    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][25]/C
                         clock pessimism              0.302    15.523    
                         clock uncertainty           -0.035    15.487    
    SLICE_X0Y191         FDCE (Setup_fdce_C_CE)      -0.205    15.282    q_reg[rst_wait_cnt][25]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 15.220 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 f  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 r  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  q[dac_rst]_i_1/O
                         net (fo=30, routed)          0.846     9.743    d[dac_rst]
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.721    15.220    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][26]/C
                         clock pessimism              0.302    15.523    
                         clock uncertainty           -0.035    15.487    
    SLICE_X0Y191         FDCE (Setup_fdce_C_CE)      -0.205    15.282    q_reg[rst_wait_cnt][26]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.621%)  route 3.392ns (80.379%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 15.220 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 f  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 r  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  q[dac_rst]_i_1/O
                         net (fo=30, routed)          0.846     9.743    d[dac_rst]
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.721    15.220    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
                         clock pessimism              0.302    15.523    
                         clock uncertainty           -0.035    15.487    
    SLICE_X0Y191         FDCE (Setup_fdce_C_CE)      -0.205    15.282    q_reg[rst_wait_cnt][27]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.293%)  route 3.252ns (79.707%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 f  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 r  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  q[dac_rst]_i_1/O
                         net (fo=30, routed)          0.706     9.603    d[dac_rst]
    SLICE_X0Y190         FDCE                                         r  q_reg[rst_wait_cnt][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720    15.219    sysclk_IBUF_BUFG
    SLICE_X0Y190         FDCE                                         r  q_reg[rst_wait_cnt][20]/C
                         clock pessimism              0.277    15.497    
                         clock uncertainty           -0.035    15.461    
    SLICE_X0Y190         FDCE (Setup_fdce_C_CE)      -0.205    15.256    q_reg[rst_wait_cnt][20]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.293%)  route 3.252ns (79.707%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 f  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 r  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  q[dac_rst]_i_1/O
                         net (fo=30, routed)          0.706     9.603    d[dac_rst]
    SLICE_X0Y190         FDCE                                         r  q_reg[rst_wait_cnt][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720    15.219    sysclk_IBUF_BUFG
    SLICE_X0Y190         FDCE                                         r  q_reg[rst_wait_cnt][21]/C
                         clock pessimism              0.277    15.497    
                         clock uncertainty           -0.035    15.461    
    SLICE_X0Y190         FDCE (Setup_fdce_C_CE)      -0.205    15.256    q_reg[rst_wait_cnt][21]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.293%)  route 3.252ns (79.707%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 f  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 r  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  q[dac_rst]_i_1/O
                         net (fo=30, routed)          0.706     9.603    d[dac_rst]
    SLICE_X0Y190         FDCE                                         r  q_reg[rst_wait_cnt][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720    15.219    sysclk_IBUF_BUFG
    SLICE_X0Y190         FDCE                                         r  q_reg[rst_wait_cnt][22]/C
                         clock pessimism              0.277    15.497    
                         clock uncertainty           -0.035    15.461    
    SLICE_X0Y190         FDCE (Setup_fdce_C_CE)      -0.205    15.256    q_reg[rst_wait_cnt][22]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.293%)  route 3.252ns (79.707%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 f  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 r  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  q[dac_rst]_i_1/O
                         net (fo=30, routed)          0.706     9.603    d[dac_rst]
    SLICE_X0Y190         FDCE                                         r  q_reg[rst_wait_cnt][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.720    15.219    sysclk_IBUF_BUFG
    SLICE_X0Y190         FDCE                                         r  q_reg[rst_wait_cnt][23]/C
                         clock pessimism              0.277    15.497    
                         clock uncertainty           -0.035    15.461    
    SLICE_X0Y190         FDCE (Setup_fdce_C_CE)      -0.205    15.256    q_reg[rst_wait_cnt][23]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 q_reg[rst_wait_cnt][27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[rst_wait_cnt][28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.939%)  route 3.126ns (79.061%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 15.220 - 10.000 ) 
    Source Clock Delay      (SCD):    5.523ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.838     5.523    sysclk_IBUF_BUFG
    SLICE_X0Y191         FDCE                                         r  q_reg[rst_wait_cnt][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y191         FDCE (Prop_fdce_C_Q)         0.456     5.979 f  q_reg[rst_wait_cnt][27]/Q
                         net (fo=2, routed)           1.430     7.409    q_reg[rst_wait_cnt][27]
    SLICE_X1Y187         LUT5 (Prop_lut5_I1_O)        0.124     7.533 r  q[lmk_init]_i_8/O
                         net (fo=1, routed)           0.402     7.935    q[lmk_init]_i_8_n_0
    SLICE_X1Y188         LUT6 (Prop_lut6_I5_O)        0.124     8.059 r  q[lmk_init]_i_2/O
                         net (fo=4, routed)           0.714     8.773    q[lmk_init]_i_2_n_0
    SLICE_X1Y185         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  q[dac_rst]_i_1/O
                         net (fo=30, routed)          0.580     9.477    d[dac_rst]
    SLICE_X0Y192         FDCE                                         r  q_reg[rst_wait_cnt][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.721    15.220    sysclk_IBUF_BUFG
    SLICE_X0Y192         FDCE                                         r  q_reg[rst_wait_cnt][28]/C
                         clock pessimism              0.277    15.498    
                         clock uncertainty           -0.035    15.462    
    SLICE_X0Y192         FDCE (Setup_fdce_C_CE)      -0.205    15.257    q_reg[rst_wait_cnt][28]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.392ns (78.736%)  route 0.106ns (21.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.097 r  q_reg[hb_cnt][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.097    q_reg[hb_cnt][8]_i_1_n_7
    SLICE_X3Y200         FDCE                                         r  q_reg[hb_cnt][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y200         FDCE                                         r  q_reg[hb_cnt][8]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y200         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][8]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.403ns (79.196%)  route 0.106ns (20.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.108 r  q_reg[hb_cnt][8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.108    q_reg[hb_cnt][8]_i_1_n_5
    SLICE_X3Y200         FDCE                                         r  q_reg[hb_cnt][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y200         FDCE                                         r  q_reg[hb_cnt][10]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y200         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][10]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.133 r  q_reg[hb_cnt][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.133    q_reg[hb_cnt][8]_i_1_n_4
    SLICE_X3Y200         FDCE                                         r  q_reg[hb_cnt][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y200         FDCE                                         r  q_reg[hb_cnt][11]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y200         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][11]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.133 r  q_reg[hb_cnt][8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.133    q_reg[hb_cnt][8]_i_1_n_6
    SLICE_X3Y200         FDCE                                         r  q_reg[hb_cnt][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y200         FDCE                                         r  q_reg[hb_cnt][9]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y200         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][9]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.431ns (80.281%)  route 0.106ns (19.719%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.082 r  q_reg[hb_cnt][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    q_reg[hb_cnt][8]_i_1_n_0
    SLICE_X3Y201         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.136 r  q_reg[hb_cnt][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.136    q_reg[hb_cnt][12]_i_1_n_7
    SLICE_X3Y201         FDCE                                         r  q_reg[hb_cnt][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y201         FDCE                                         r  q_reg[hb_cnt][12]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y201         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][12]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.442ns (80.677%)  route 0.106ns (19.323%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.082 r  q_reg[hb_cnt][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    q_reg[hb_cnt][8]_i_1_n_0
    SLICE_X3Y201         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.147 r  q_reg[hb_cnt][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.147    q_reg[hb_cnt][12]_i_1_n_5
    SLICE_X3Y201         FDCE                                         r  q_reg[hb_cnt][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y201         FDCE                                         r  q_reg[hb_cnt][14]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y201         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][14]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.467ns (81.520%)  route 0.106ns (18.480%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.082 r  q_reg[hb_cnt][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    q_reg[hb_cnt][8]_i_1_n_0
    SLICE_X3Y201         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.172 r  q_reg[hb_cnt][12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.172    q_reg[hb_cnt][12]_i_1_n_6
    SLICE_X3Y201         FDCE                                         r  q_reg[hb_cnt][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y201         FDCE                                         r  q_reg[hb_cnt][13]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y201         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][13]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.467ns (81.520%)  route 0.106ns (18.480%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.082 r  q_reg[hb_cnt][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    q_reg[hb_cnt][8]_i_1_n_0
    SLICE_X3Y201         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.172 r  q_reg[hb_cnt][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.172    q_reg[hb_cnt][12]_i_1_n_4
    SLICE_X3Y201         FDCE                                         r  q_reg[hb_cnt][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y201         FDCE                                         r  q_reg[hb_cnt][15]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y201         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][15]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.470ns (81.616%)  route 0.106ns (18.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.082 r  q_reg[hb_cnt][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    q_reg[hb_cnt][8]_i_1_n_0
    SLICE_X3Y201         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.121 r  q_reg[hb_cnt][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.121    q_reg[hb_cnt][12]_i_1_n_0
    SLICE_X3Y202         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.175 r  q_reg[hb_cnt][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.175    q_reg[hb_cnt][16]_i_1_n_7
    SLICE_X3Y202         FDCE                                         r  q_reg[hb_cnt][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y202         FDCE                                         r  q_reg[hb_cnt][16]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y202         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][16]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 q_reg[hb_cnt][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[hb_cnt][18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.481ns (81.961%)  route 0.106ns (18.039%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.654     1.599    sysclk_IBUF_BUFG
    SLICE_X3Y199         FDCE                                         r  q_reg[hb_cnt][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  q_reg[hb_cnt][4]/Q
                         net (fo=1, routed)           0.105     1.845    q_reg[hb_cnt_n_0_][4]
    SLICE_X3Y199         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.042 r  q_reg[hb_cnt][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.043    q_reg[hb_cnt][4]_i_1_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.082 r  q_reg[hb_cnt][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    q_reg[hb_cnt][8]_i_1_n_0
    SLICE_X3Y201         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.121 r  q_reg[hb_cnt][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.121    q_reg[hb_cnt][12]_i_1_n_0
    SLICE_X3Y202         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.186 r  q_reg[hb_cnt][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.186    q_reg[hb_cnt][16]_i_1_n_5
    SLICE_X3Y202         FDCE                                         r  q_reg[hb_cnt][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.021     2.215    sysclk_IBUF_BUFG
    SLICE_X3Y202         FDCE                                         r  q_reg[hb_cnt][18]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X3Y202         FDCE (Hold_fdce_C_D)         0.105     2.066    q_reg[hb_cnt][18]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y189   ad9781_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y189   ad9781_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y189   ad9781_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y189   ad9781_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y189   ad9781_inst/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y189   ad9781_inst/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y190   ad9781_inst/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y189   ad9781_inst/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y190   ad9781_inst/bit_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y166  lmk_inst/scl_cnt_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y185   q_reg[dac_rst]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y184   q_reg[gpio_led][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y184   q_reg[gpio_led][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y202   q_reg[gpio_led][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y200   q_reg[hb_cnt][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y200   q_reg[hb_cnt][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y201   q_reg[hb_cnt][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y201   q_reg[hb_cnt][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y187   ad9781_inst/sdio_q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y189   ad9781_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y189   ad9781_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y189   ad9781_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y189   ad9781_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y189   ad9781_inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y189   ad9781_inst/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y190   ad9781_inst/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y189   ad9781_inst/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y190   ad9781_inst/bit_count_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y190   ad9781_inst/bit_count_q_reg[1]/C



