{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "WZfxbX6FN9kW"
      },
      "source": [
        "\n",
        "# Assignment IV: Advanced CUDA\n",
        "## [DD2360] Applied GPU Programming\n",
        "Group 8\n",
        "\n",
        "Valeria Grotto (vgrotto@kth.se) | Martin Forslund (uz6@kth.se)\n",
        "\n",
        "***"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "ZedkJP75OE_J"
      },
      "source": [
        "## EX 2 - CUDA Streams\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 1,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "-bbgg3iKNyhB",
        "outputId": "1701c1b9-a3ee-4947-8827-e021a168af5c"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Cloning into 'DD2360'...\n",
            "remote: Enumerating objects: 138, done.\u001b[K\n",
            "remote: Counting objects: 100% (138/138), done.\u001b[K\n",
            "remote: Compressing objects: 100% (116/116), done.\u001b[K\n",
            "remote: Total 138 (delta 36), reused 31 (delta 4), pack-reused 0\u001b[K\n",
            "Receiving objects: 100% (138/138), 486.73 KiB | 4.59 MiB/s, done.\n",
            "Resolving deltas: 100% (36/36), done.\n"
          ]
        }
      ],
      "source": [
        "! git clone https://github.com/MoggmentuM/DD2360.git"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 12,
      "metadata": {
        "id": "jsTY4wrnOYUa"
      },
      "outputs": [],
      "source": [
        "# compile file\n",
        "! nvcc /content/DD2360/hw_4/ex_2/vectorAdd.cu -o /content/DD2360/hw_4/ex_2/vectorAdd"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "! ./DD2360/hw_4/ex_2/vectorAdd 90000000"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "BpyYCcAyy9tr",
        "outputId": "0eeb9501-41b9-42dd-9288-da538eb77538"
      },
      "execution_count": 16,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "The input length is 90000000\n",
            "vecAdd<<<(2812500,1), (32,1)>>> elapsed 0.336772 sec\n",
            "\n",
            "---------------------------------------------\n",
            "SUCCESS\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "o5Q5_we6Po4c"
      },
      "source": [
        "### Profiling without streams"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 15,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "vMWSmRANQFpo",
        "outputId": "040733ac-33e4-487b-ccae-ea423baf2c9c"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "The input length is 90000000\n",
            "==3826== NVPROF is profiling process 3826, command: ./DD2360/hw_4/ex_2/vectorAdd 90000000\n",
            "vecAdd<<<(2812500,1), (32,1)>>> elapsed 0.320135 sec\n",
            "\n",
            "---------------------------------------------\n",
            "SUCCESS\n",
            "==3826== Generated result file: /content/DD2360/hw_4/ex_2/output_trace.nvvp\n"
          ]
        }
      ],
      "source": [
        "# to output file\n",
        "! nvprof --output-profile /content/DD2360/hw_4/ex_2/output_trace.nvvp -f ./DD2360/hw_4/ex_2/vectorAdd 90000000"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 10,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "-yApqrKNPod1",
        "outputId": "b4ee6791-d9eb-435a-bd93-23b064ade8f7"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "The input length is 500000\n",
            "==3031== NVPROF is profiling process 3031, command: ./DD2360/hw_4/ex_2/vectorAdd 500000\n",
            "vecAdd<<<(15625,1), (32,1)>>> elapsed 0.000000 sec\n",
            "==3031== Error: Internal profiling error 3959:1.\n",
            "\n",
            "---------------------------------------------\n",
            "SUCCESS\n",
            "======== Profiling result:\n",
            "   Start  Duration            Grid Size      Block Size     Regs*    SSMem*    DSMem*      Size  Throughput  SrcMemType  DstMemType           Device   Context    Stream  Name\n",
            "     0ns  852.38us                    -               -         -         -         -  3.8147MB  4.3705GB/s    Pageable      Device     Tesla T4 (0)         1         7  [CUDA memcpy HtoD]\n",
            "1.1264ms  759.35us                    -               -         -         -         -  3.8147MB  4.9059GB/s    Pageable      Device     Tesla T4 (0)         1         7  [CUDA memcpy HtoD]\n",
            "1.8988ms  60.992us          (15625 1 1)        (32 1 1)        16        0B        0B         -           -           -           -     Tesla T4 (0)         1         7  vecAdd(double*, double*, double*, int) [112]\n",
            "2.0230ms  1.8882ms                    -               -         -         -         -  3.8147MB  1.9729GB/s      Device    Pageable     Tesla T4 (0)         1         7  [CUDA memcpy DtoH]\n",
            "\n",
            "Regs: Number of registers used per CUDA thread. This number includes registers used internally by the CUDA driver and/or tools and can be more than what the compiler shows.\n",
            "SSMem: Static shared memory allocated per CUDA block.\n",
            "DSMem: Dynamic shared memory allocated per CUDA block.\n",
            "SrcMemType: The type of source memory accessed by memory operation/copy\n",
            "DstMemType: The type of destination memory accessed by memory operation/copy\n",
            "======== Error: CUDA profiling error.\n"
          ]
        }
      ],
      "source": [
        "! nvprof --print-gpu-trace ./DD2360/hw_4/ex_2/vectorAdd 90000000"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "4t_DWZ9kQokk"
      },
      "source": [
        "**Nvidia Nsight**"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 14,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "JfdtFrFZQoFu",
        "outputId": "0c6f4010-b98c-48e5-d0cb-979d9629de6e"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "The input length is 90000000\n",
            "==PROF== Connected to process 3672 (/content/DD2360/hw_4/ex_2/vectorAdd)\n",
            "==PROF== Profiling \"vecAdd\" - 0: 0%....50%....100% - 8 passes\n",
            "vecAdd<<<(2812500,1), (32,1)>>> elapsed 0.983644 sec\n",
            "\n",
            "---------------------------------------------\n",
            "SUCCESS\n",
            "==PROF== Disconnected from process 3672\n",
            "[3672] vectorAdd@127.0.0.1\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:57:32, Context 1, Stream 7\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         585.20\n",
            "    Elapsed Cycles                                                                   cycle                      5,618,207\n",
            "    Memory [%]                                                                           %                          81.77\n",
            "    DRAM Throughput                                                                      %                          81.77\n",
            "    Duration                                                                       msecond                           9.60\n",
            "    L1/TEX Cache Throughput                                                              %                          25.03\n",
            "    L2 Cache Throughput                                                                  %                          25.69\n",
            "    SM Active Cycles                                                                 cycle                   4,997,255.25\n",
            "    Compute (SM) [%]                                                                     %                          20.02\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   \n",
            "          further improve performance, work will likely need to be shifted from the most utilized to another unit.      \n",
            "          Start by analyzing DRAM in the Memory Workload Analysis section.                                              \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          33.25\n",
            "    Achieved Active Warps Per SM                                                      warp                          10.64\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (33.2%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n"
          ]
        }
      ],
      "source": [
        "! /usr/local/cuda-11/bin/nv-nsight-cu-cli ./DD2360/hw_4/ex_2/vectorAdd 90000000"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# compile file\n",
        "! nvcc /content/DD2360/hw_4/ex_2/vectorAddStream.cu -o /content/DD2360/hw_4/ex_2/vectorAddStream"
      ],
      "metadata": {
        "id": "VqEr0UeZmwbO"
      },
      "execution_count": 38,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#run file\n",
        "! ./DD2360/hw_4/ex_2/vectorAddStream 90000000"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "slttXuIozxBt",
        "outputId": "d34e9205-09e4-4b7c-9830-c1aeb785a218"
      },
      "execution_count": 37,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "The input length is 90000000\n",
            "Segment Size: 64, Time: 0.031416 sec\n",
            "Segment Size: 128, Time: 0.031457 sec\n",
            "Segment Size: 256, Time: 0.031412 sec\n",
            "Segment Size: 512, Time: 0.031416 sec\n",
            "\n",
            "---------------------------------------------\n",
            "SUCCESS\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# to output file\n",
        "! nvprof --output-profile /content/DD2360/hw_4/ex_2/nvvp_traces/stream_trace.nvvp -f ./DD2360/hw_4/ex_2/vectorAddStream 90000000"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "8qKzkfRgm14g",
        "outputId": "1e98b0e0-a25d-4d07-ec76-23cc67ba5c12"
      },
      "execution_count": 39,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "The input length is 90000000\n",
            "==5785== NVPROF is profiling process 5785, command: ./DD2360/hw_4/ex_2/vectorAddStream 90000000\n",
            "Segment Size: 64, Time: 0.030009 sec\n",
            "Segment Size: 128, Time: 0.029945 sec\n",
            "Segment Size: 256, Time: 0.029678 sec\n",
            "Segment Size: 512, Time: 0.028905 sec\n",
            "\n",
            "---------------------------------------------\n",
            "SUCCESS\n",
            "==5785== Generated result file: /content/DD2360/hw_4/ex_2/nvvp_traces/stream_trace.nvvp\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "! /usr/local/cuda-11/bin/nv-nsight-cu-cli ./DD2360/hw_4/ex_2/vectorAddStream 90000000"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "PdiSL-V9pugA",
        "outputId": "3f0ef2f1-5128-4f34-f79d-c2e3b3e55066"
      },
      "execution_count": 20,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "The input length is 90000000\n",
            "==PROF== Connected to process 4250 (/content/DD2360/hw_4/ex_2/vectorAddStream)\n",
            "==PROF== Profiling \"vecAdd\" - 0: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 1: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 2: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 3: 0%....50%....100% - 8 passes\n",
            "Segment Size: 64, Time: 0.929026 sec\n",
            "==PROF== Profiling \"vecAdd\" - 4: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 5: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 6: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 7: 0%....50%....100% - 8 passes\n",
            "Segment Size: 128, Time: 0.763867 sec\n",
            "==PROF== Profiling \"vecAdd\" - 8: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 9: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 10: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 11: 0%....50%....100% - 8 passes\n",
            "Segment Size: 256, Time: 0.771232 sec\n",
            "==PROF== Profiling \"vecAdd\" - 12: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 13: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 14: 0%....50%....100% - 8 passes\n",
            "==PROF== Profiling \"vecAdd\" - 15: 0%....50%....100% - 8 passes\n",
            "Segment Size: 512, Time: 0.789592 sec\n",
            "\n",
            "---------------------------------------------\n",
            "SUCCESS\n",
            "==PROF== Disconnected from process 4250\n",
            "[4250] vectorAddStream@127.0.0.1\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:28, Context 1, Stream 13\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         585.59\n",
            "    Elapsed Cycles                                                                   cycle                      4,567,907\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.80\n",
            "    L1/TEX Cache Throughput                                                              %                           8.13\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,729,281.40\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.56\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:28, Context 1, Stream 14\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.01\n",
            "    SM Frequency                                                             cycle/usecond                         586.29\n",
            "    Elapsed Cycles                                                                   cycle                      4,567,292\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.15\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,726,208.85\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.58\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:28, Context 1, Stream 15\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.01\n",
            "    SM Frequency                                                             cycle/usecond                         586.25\n",
            "    Elapsed Cycles                                                                   cycle                      4,567,127\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.14\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,727,497.80\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.57\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:28, Context 1, Stream 16\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         585.57\n",
            "    Elapsed Cycles                                                                   cycle                      4,565,891\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.80\n",
            "    L1/TEX Cache Throughput                                                              %                           8.12\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,732,501.65\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.54\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.37\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.5%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:28, Context 1, Stream 17\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         585.89\n",
            "    Elapsed Cycles                                                                   cycle                      4,561,100\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.78\n",
            "    L1/TEX Cache Throughput                                                              %                           8.09\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,738,033.88\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.50\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.36\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.5%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:28, Context 1, Stream 18\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.01\n",
            "    SM Frequency                                                             cycle/usecond                         586.44\n",
            "    Elapsed Cycles                                                                   cycle                      4,567,220\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.14\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,728,260.23\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.56\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:29, Context 1, Stream 19\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         585.56\n",
            "    Elapsed Cycles                                                                   cycle                      4,565,671\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.80\n",
            "    L1/TEX Cache Throughput                                                              %                           8.15\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,725,383.23\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.58\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.39\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:29, Context 1, Stream 20\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           4.99\n",
            "    SM Frequency                                                             cycle/usecond                         584.75\n",
            "    Elapsed Cycles                                                                   cycle                      4,557,546\n",
            "    Memory [%]                                                                           %                           3.09\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.13\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,730,483.02\n",
            "    Compute (SM) [%]                                                                     %                           3.09\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.55\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:29, Context 1, Stream 21\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         585.64\n",
            "    Elapsed Cycles                                                                   cycle                      4,561,043\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.13\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,730,086.43\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.55\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:29, Context 1, Stream 22\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.01\n",
            "    SM Frequency                                                             cycle/usecond                         586.93\n",
            "    Elapsed Cycles                                                                   cycle                      4,566,221\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.78\n",
            "    L1/TEX Cache Throughput                                                              %                           8.11\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,733,772.73\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.53\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.37\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.5%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:29, Context 1, Stream 23\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         585.67\n",
            "    Elapsed Cycles                                                                   cycle                      4,564,810\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.13\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,730,777.25\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.55\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.5%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:30, Context 1, Stream 24\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           4.99\n",
            "    SM Frequency                                                             cycle/usecond                         584.78\n",
            "    Elapsed Cycles                                                                   cycle                      4,557,223\n",
            "    Memory [%]                                                                           %                           3.09\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.12\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,731,322.23\n",
            "    Compute (SM) [%]                                                                     %                           3.09\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.55\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.37\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.5%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:30, Context 1, Stream 25\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         585.87\n",
            "    Elapsed Cycles                                                                   cycle                      4,566,525\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.14\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,727,582.12\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.57\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:30, Context 1, Stream 26\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.01\n",
            "    SM Frequency                                                             cycle/usecond                         586.53\n",
            "    Elapsed Cycles                                                                   cycle                      4,568,497\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.14\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,727,810.95\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.57\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:30, Context 1, Stream 27\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         586.01\n",
            "    Elapsed Cycles                                                                   cycle                      4,565,052\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.13\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                      1,730,397\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.55\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n",
            "  vecAdd(double *, double *, double *, int), 2023-Dec-10 12:59:30, Context 1, Stream 28\n",
            "    Section: GPU Speed Of Light Throughput\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    DRAM Frequency                                                           cycle/nsecond                           5.00\n",
            "    SM Frequency                                                             cycle/usecond                         585.76\n",
            "    Elapsed Cycles                                                                   cycle                      4,563,617\n",
            "    Memory [%]                                                                           %                           3.08\n",
            "    DRAM Throughput                                                                      %                           0.00\n",
            "    Duration                                                                       msecond                           7.79\n",
            "    L1/TEX Cache Throughput                                                              %                           8.13\n",
            "    L2 Cache Throughput                                                                  %                           0.00\n",
            "    SM Active Cycles                                                                 cycle                   1,729,347.88\n",
            "    Compute (SM) [%]                                                                     %                           3.08\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance \n",
            "          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    \n",
            "          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 \n",
            "\n",
            "    Section: Launch Statistics\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Size                                                                                                         32\n",
            "    Function Cache Configuration                                                                  cudaFuncCachePreferNone\n",
            "    Grid Size                                                                                                   2,812,500\n",
            "    Registers Per Thread                                                   register/thread                             16\n",
            "    Shared Memory Configuration Size                                                 Kbyte                          32.77\n",
            "    Driver Shared Memory Per Block                                              byte/block                              0\n",
            "    Dynamic Shared Memory Per Block                                             byte/block                              0\n",
            "    Static Shared Memory Per Block                                              byte/block                              0\n",
            "    Threads                                                                         thread                     90,000,000\n",
            "    Waves Per SM                                                                                                 4,394.53\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "\n",
            "    Section: Occupancy\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    Block Limit SM                                                                   block                             16\n",
            "    Block Limit Registers                                                            block                            128\n",
            "    Block Limit Shared Mem                                                           block                             16\n",
            "    Block Limit Warps                                                                block                             32\n",
            "    Theoretical Active Warps per SM                                                   warp                             16\n",
            "    Theoretical Occupancy                                                                %                             50\n",
            "    Achieved Occupancy                                                                   %                          10.56\n",
            "    Achieved Active Warps Per SM                                                      warp                           3.38\n",
            "    ---------------------------------------------------------------------- --------------- ------------------------------\n",
            "    WRN   This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM This    \n",
            "          kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory The difference      \n",
            "          between calculated theoretical (50.0%) and measured achieved occupancy (10.6%) can be the result of warp      \n",
            "          scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between    \n",
            "          warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide           \n",
            "          (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on           \n",
            "          optimizing occupancy.                                                                                         \n",
            "\n"
          ]
        }
      ]
    }
  ],
  "metadata": {
    "accelerator": "GPU",
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "display_name": "Python 3",
      "name": "python3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}