Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto fce49f106b0847d9a25ab80cc1768a3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot Univ_shift_reg_TB_behav xil_defaultlib.Univ_shift_reg_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2x1
Compiling module xil_defaultlib.MUX4X1_using2x1
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.Univ_shift_reg
Compiling module xil_defaultlib.Univ_shift_reg_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Univ_shift_reg_TB_behav
