read -sv run_verilog_mid/adder_32b_10_65_0dcaaba4cfee3d8984de4b67847dedf5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_65_0dcaaba4cfee3d8984de4b67847dedf5_yosys.v
