m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/de1ukc/intelFPGA_lite/20.1_may_be_final/modelsim_ase/bin
vfulladder
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1648758234
!i10b 1
!s100 diG<m6XIRUigVQXMLO09C1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IdZ;O`84f0jfJROQ^zQAR[3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/de1ukc/Programming/GitReps/AVL/lab02/First-Test
w1648758172
8/home/de1ukc/Programming/GitReps/AVL/lab02/First-Test/ fulladder.sv
F/home/de1ukc/Programming/GitReps/AVL/lab02/First-Test/ fulladder.sv
!i122 3
L0 2 17
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1648758233.000000
!s107 /home/de1ukc/Programming/GitReps/AVL/lab02/First-Test/ fulladder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/de1ukc/Programming/GitReps/AVL/lab02/First-Test/ fulladder.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vtestbench
R0
R1
!i10b 1
!s100 NNQ3Q9_9EnAXKXZ5A;VI42
R2
IWG1cZ5fCU;7A^@LknJIRz3
R3
S1
R4
w1648758231
8/home/de1ukc/Programming/GitReps/AVL/lab02/First-Test/testbench.sv
F/home/de1ukc/Programming/GitReps/AVL/lab02/First-Test/testbench.sv
!i122 4
L0 329 106
R5
r1
!s85 0
31
!s108 1648758234.000000
!s107 /home/de1ukc/Programming/GitReps/AVL/lab02/First-Test/testbench.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/de1ukc/Programming/GitReps/AVL/lab02/First-Test/testbench.sv|
!i113 1
R6
R7
