// Seed: 1168715292
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    output wire id_2,
    input  wor  id_3,
    output tri1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  inout wire id_1;
  always @(1 or posedge -1) begin : LABEL_0
    assume (id_3);
    id_5(1, id_3);
  end
endmodule
