Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Oct 31 09:33:02 2023
| Host         : DESKTOP-T0RQS2O running 64-bit major release  (build 9200)
| Command      : report_methodology -file board_top_methodology_drc_routed.rpt -pb board_top_methodology_drc_routed.pb -rpx board_top_methodology_drc_routed.rpx
| Design       : board_top
| Device       : xcku11p-ffve1517-1-i
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 71
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                                                           | Violations |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| TIMING-3  | Critical Warning | Invalid primary clock on Clock Modifying Block                                                        | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks                                                                 | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                                                          | 44         |
| TIMING-9  | Warning          | Unknown CDC Logic                                                                                     | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                                                      | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                                                         | 6          |
| TIMING-24 | Warning          | Overridden Max delay datapath only                                                                    | 4          |
| TIMING-47 | Warning          | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 8          |
| CLKC-13   | Advisory         | PLLE4 divide could be done by BUFG_GT                                                                 | 1          |
| CLKC-56   | Advisory         | MMCME4 with global clock driver has no LOC                                                            | 2          |
| CLKC-58   | Advisory         | PLLE4 with global clock driver has no LOC                                                             | 1          |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-3#1 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock clk_wiz_0/inst/clk_in1 is created on the output pin or net clk_wiz_0/inst/clk_in1 of a Clock Modifying Block
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks gtwiz_userclk_rx_srcclk_out[0] and gtwiz_userclk_tx_srcclk_out[0] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks gtwiz_userclk_rx_srcclk_out[0]] -to [get_clocks gtwiz_userclk_tx_srcclk_out[0]]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks gtwiz_userclk_tx_srcclk_out[0] and gtwiz_userclk_rx_srcclk_out[0] are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks gtwiz_userclk_tx_srcclk_out[0]] -to [get_clocks gtwiz_userclk_rx_srcclk_out[0]]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) CPU_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CPU_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/Reset_Blk/stable_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/Reset_Blk/preset_shift_reg[3]_lopt_replica/PRE,
vx1_link/vx1_tx_link/Reset_Blk/preset_shift_reg[3]_lopt_replica_1/PRE,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[28]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[29]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[30]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[31]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_cnt_reg[9]/CLR,
vx1_link/vx1_tx_link/Reset_Blk/stable_reg_reg/PRE
 (the first 15 of 43 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[0].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[3]/CLR
 (the first 15 of 94 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 76 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[11].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[12]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[13]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[14]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR
 (the first 15 of 53 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[24]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[28]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[12].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 57 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[13].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/de_s1_reg/CLR
 (the first 15 of 79 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[14].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 78 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[15].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/de_s1_reg/CLR
 (the first 15 of 83 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[16].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 74 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[17].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 75 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[18].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 81 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[19].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[28]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[9]/CLR
 (the first 15 of 110 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[1].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[28]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 73 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[8]/CLR
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[23]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[24]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[21].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[18]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[19]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[20]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[21]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[22]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[23]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[7]/CLR
 (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[20].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[18]/CLR,
vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[19]/CLR,
vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[20]/CLR,
vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[21]/CLR,
vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[22].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[3]/CLR
 (the first 15 of 37 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[16]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[17]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[24]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[28]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[23].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[9]/CLR
 (the first 15 of 67 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[24].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[13]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[14]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[15]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[16]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[17]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[20]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[21]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[28]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[7]/CLR
 (the first 15 of 48 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[0]/CLR
vx1_link/vx1_tx_link/t_loop[25].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 115 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[27].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[26].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[10]/CLR,
vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[11]/CLR,
vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[12]/CLR,
vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[13]/CLR,
vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[22]/CLR,
vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[23]/CLR,
vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[24]/CLR,
vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[29].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[29].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[12]/CLR,
vx1_link/vx1_tx_link/t_loop[29].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[13]/CLR,
vx1_link/vx1_tx_link/t_loop[29].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[1]/CLR
 (the first 15 of 91 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[28].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[28]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[9]/CLR
 (the first 15 of 170 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[29].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[28]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[9]/CLR
 (the first 15 of 80 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[2].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[15]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[23]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Timing/pix_active_reg/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[3]/CLR
 (the first 15 of 67 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[30].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[3]/CLR
 (the first 15 of 166 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[31].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 93 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 148 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[2]/CLR
 (the first 15 of 58 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[3]/CLR
 (the first 15 of 92 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[21]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[22]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[23]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[24]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[28]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[6].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[7]/CLR
 (the first 15 of 140 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[7].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[3].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[4].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[5].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.charterisk_reg[2]/CLR
 (the first 15 of 46 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[8].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[25]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[26]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[27]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[28]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[29]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[30]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[31]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.pixdata_reg[9]/CLR
 (the first 15 of 67 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell vx1_link/vx1_tx_link/t_loop[9].Vbyone_Tx_Link_i/Gen_Symbol/be_cnt[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Symbol/B4MODE.symbol_data_reg[9]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[0]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[1]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[2]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[3]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[4]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[5]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[6]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[7]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[8]/CLR,
vx1_link/vx1_tx_link/t_loop[10].Vbyone_Tx_Link_i/Gen_Timing/u_besr/be_cnt_reg[9]/CLR
 (the first 15 of 46 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[2].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/rst_in_meta_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell vx1_phy/VID_4K_144.vx1_phy_144_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1/CLR,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/CLR
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell vx1_phy/VID_4K_144.vx1_phy_144_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC/CLR,
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/CLR
vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on PLL1_LOCK relative to clock(s) freerun
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on TX_LOCKN relative to clock(s) freerun
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) freerun
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) freerun
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) freerun
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on RX_LOCKN relative to clock(s) freerun
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 120 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_CPU_block_clk_wiz_1_1 and dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK overrides a set_max_delay -datapath_only (position 580). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 120 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_CPU_block_clk_wiz_1_1 and dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK overrides a set_max_delay -datapath_only (position 583). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 120 in the Timing Constraints window in Vivado IDE) between clocks dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK and clk_out1_CPU_block_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 578). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 120 in the Timing Constraints window in Vivado IDE) between clocks dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK and clk_out1_CPU_block_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 585). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK and CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK (see constraint position 124 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK and CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE (see constraint position 125 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK and CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK (see constraint position 124 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK and CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE (see constraint position 124 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#5 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE and CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK (see constraint position 125 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#6 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE and CPU_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK (see constraint position 124 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#7 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_out1_CPU_block_clk_wiz_1_1 and freerun (see constraint position 119 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#8 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks freerun and clk_out1_CPU_block_clk_wiz_1_1 (see constraint position 119 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

CLKC-13#1 Advisory
PLLE4 divide could be done by BUFG_GT  
The PLLE4 cell clk_wiz_0/inst/plle4_adv_inst driven by BUFG_GT cell vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst uses CLKOUT* output(s) with a DIVIDE value of [1..8] which could be accomplished using a BUFG_GT divide capability. Consider using BUFG_GT(s) to accomplish the desired divide(s).
Related violations: <none>

CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell CPU_block/clk_wiz_0/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) CPU_block/clk_wiz_1/inst/clkout1_buf and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-56#2 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell CPU_block/clk_wiz_1/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) FPGA_50MHz_IBUF_BUFG_inst and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>

CLKC-58#1 Advisory
PLLE4 with global clock driver has no LOC  
The PLLE4_ADV cell clk_wiz_0/inst/plle4_adv_inst CLKIN pin is driven by global Clock buffer vx1_phy/VID_4K_144.vx1_phy_144/inst/gen_gtwizard_gthe4_top.vx1_phy_144_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst and does not have a LOC constraint. It is recommended to LOC the PLL and use the CLOCK_DEDICATED_ROUTE constraint on the net driven by the global Clock buffer.
Related violations: <none>


