INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/new/rv_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sim_1/new/rv_pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_pc_tb
