{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.48265e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.94952e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.18809e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.94952e-06,
	"finish__design__instance__count__class:timing_repair_buffer": 39,
	"finish__design__instance__area__class:timing_repair_buffer": 181.424,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 18.768,
	"finish__design__instance__count__class:multi_input_combinational_cell": 60,
	"finish__design__instance__area__class:multi_input_combinational_cell": 349.085,
	"finish__design__instance__count": 104,
	"finish__design__instance__area": 549.277,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.33604,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.685073,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.727932,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 1.44153e-05,
	"finish__power__switching__total": 1.78307e-05,
	"finish__power__leakage__total": 2.1356e-10,
	"finish__power__total": 3.22462e-05,
	"finish__design__io": 39,
	"finish__design__die__area": 3976.56,
	"finish__design__core__area": 3442.05,
	"finish__design__instance__count": 150,
	"finish__design__instance__area": 606.832,
	"finish__design__instance__count__stdcell": 150,
	"finish__design__instance__area__stdcell": 606.832,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.1763,
	"finish__design__instance__utilization__stdcell": 0.1763,
	"finish__design__rows": 21,
	"finish__design__rows:unithd": 21,
	"finish__design__sites": 2751,
	"finish__design__sites:unithd": 2751,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}