# Tiny Tapeout project information
project:
  title:        "Simple Cache Controller"      # Project title
  author:       "TT12-01"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A small direct-mapped cache memory controller"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000000        # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_cache_controller"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_cache_controller.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "Address bit 0"
  ui[1]: "Address bit 1"
  ui[2]: "Address bit 2"
  ui[3]: "Address bit 3"
  ui[4]: "Address bit 4"
  ui[5]: "Address bit 5"
  ui[6]: "Address bit 6"
  ui[7]: "Read/Write flag (MSB of address)"

  # Outputs
  uo[0]: "Data output bit 0"
  uo[1]: "Data output bit 1"
  uo[2]: "Data output bit 2"
  uo[3]: "Data output bit 3"
  uo[4]: "Data output bit 4"
  uo[5]: "Data output bit 5"
  uo[6]: "Data output bit 6"
  uo[7]: "Data output bit 7"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
