Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap xpm /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xpm 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 01:00:16 on Jul 20,2020
vlog -sv -work xpm -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xpm/.cxl.verilog.xpm.xpm.lin64.cmf 
-- Compiling module xpm_fifo_base
** Warning: /opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv(1455): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
** Warning: /opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv(1451): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
** Warning: /opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv(1464): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
-- Compiling module xpm_fifo_rst
-- Compiling module xpm_counter_updn
-- Compiling module xpm_fifo_reg_vec
-- Compiling module xpm_fifo_reg_bit
-- Compiling module xpm_reg_pipe_bit
-- Compiling module xpm_fifo_sync
-- Compiling module xpm_fifo_async
-- Compiling module xpm_fifo_axis
-- Compiling module xpm_fifo_axif
-- Compiling module xpm_fifo_axil
-- Compiling module xpm_fifo_axi_reg_slice
-- Compiling module xpm_fifo_tb
-- Compiling module xpm_fifo_ex
-- Compiling module xpm_fifo_gen_dverif
-- Compiling module xpm_fifo_gen_rng
-- Compiling module xpm_fifo_gen_dgen
-- Compiling module xpm_fifo_gen_pctrl
-- Compiling module xpm_memory_base
-- Compiling module asym_bwe_bb
-- Compiling module xpm_memory_dpdistram
-- Compiling module xpm_memory_dprom
-- Compiling module xpm_memory_sdpram
-- Compiling module xpm_memory_spram
-- Compiling module xpm_memory_sprom
-- Compiling module xpm_memory_tdpram
-- Compiling module xpm_cdc_single
-- Compiling module xpm_cdc_gray
-- Compiling module xpm_cdc_handshake
-- Compiling module xpm_cdc_pulse
-- Compiling module xpm_cdc_array_single
-- Compiling module xpm_cdc_sync_rst
-- Compiling module xpm_cdc_async_rst
-- Compiling module xpm_cdc_low_latency_handshake

Top level modules:
	xpm_fifo_axis
	xpm_fifo_axif
	xpm_fifo_axil
	xpm_fifo_tb
	xpm_memory_dpdistram
	xpm_memory_dprom
	xpm_memory_sdpram
	xpm_memory_spram
	xpm_memory_sprom
	xpm_memory_tdpram
	xpm_cdc_handshake
	xpm_cdc_pulse
	xpm_cdc_array_single
	xpm_cdc_async_rst
	xpm_cdc_low_latency_handshake
End time: 01:00:17 on Jul 20,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 3
