// Seed: 1599438445
module module_0 ();
  wire id_1;
  assign module_2.id_4 = 0;
endmodule
module module_0 #(
    parameter id_2 = 32'd89
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    module_1,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [id_2  ==  id_2 : 1] id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    output tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    output wand id_12,
    output logic id_13,
    input wand id_14,
    output tri0 id_15,
    output logic id_16,
    input tri0 id_17,
    input uwire id_18,
    output supply0 id_19
);
  initial begin : LABEL_0
    id_13 <= 1;
    if (-1) begin : LABEL_1
      id_16 <= id_7;
    end
  end
  module_0 modCall_1 ();
endmodule
