<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › reg_8xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>reg_8xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Contains register definitions common to PowerPC 8xx CPUs.  Notice</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_POWERPC_REG_8xx_H</span>
<span class="cp">#define _ASM_POWERPC_REG_8xx_H</span>

<span class="cm">/* Cache control on the MPC8xx is provided through some additional</span>
<span class="cm"> * special purpose registers.</span>
<span class="cm"> */</span>
<span class="cp">#define SPRN_IC_CST	560	</span><span class="cm">/* Instruction cache control/status */</span><span class="cp"></span>
<span class="cp">#define SPRN_IC_ADR	561	</span><span class="cm">/* Address needed for some commands */</span><span class="cp"></span>
<span class="cp">#define SPRN_IC_DAT	562	</span><span class="cm">/* Read-only data register */</span><span class="cp"></span>
<span class="cp">#define SPRN_DC_CST	568	</span><span class="cm">/* Data cache control/status */</span><span class="cp"></span>
<span class="cp">#define SPRN_DC_ADR	569	</span><span class="cm">/* Address needed for some commands */</span><span class="cp"></span>
<span class="cp">#define SPRN_DC_DAT	570	</span><span class="cm">/* Read-only data register */</span><span class="cp"></span>

<span class="cm">/* Commands.  Only the first few are available to the instruction cache.</span>
<span class="cm">*/</span>
<span class="cp">#define	IDC_ENABLE	0x02000000	</span><span class="cm">/* Cache enable */</span><span class="cp"></span>
<span class="cp">#define IDC_DISABLE	0x04000000	</span><span class="cm">/* Cache disable */</span><span class="cp"></span>
<span class="cp">#define IDC_LDLCK	0x06000000	</span><span class="cm">/* Load and lock */</span><span class="cp"></span>
<span class="cp">#define IDC_UNLINE	0x08000000	</span><span class="cm">/* Unlock line */</span><span class="cp"></span>
<span class="cp">#define IDC_UNALL	0x0a000000	</span><span class="cm">/* Unlock all */</span><span class="cp"></span>
<span class="cp">#define IDC_INVALL	0x0c000000	</span><span class="cm">/* Invalidate all */</span><span class="cp"></span>

<span class="cp">#define DC_FLINE	0x0e000000	</span><span class="cm">/* Flush data cache line */</span><span class="cp"></span>
<span class="cp">#define DC_SFWT		0x01000000	</span><span class="cm">/* Set forced writethrough mode */</span><span class="cp"></span>
<span class="cp">#define DC_CFWT		0x03000000	</span><span class="cm">/* Clear forced writethrough mode */</span><span class="cp"></span>
<span class="cp">#define DC_SLES		0x05000000	</span><span class="cm">/* Set little endian swap mode */</span><span class="cp"></span>
<span class="cp">#define DC_CLES		0x07000000	</span><span class="cm">/* Clear little endian swap mode */</span><span class="cp"></span>

<span class="cm">/* Status.</span>
<span class="cm">*/</span>
<span class="cp">#define IDC_ENABLED	0x80000000	</span><span class="cm">/* Cache is enabled */</span><span class="cp"></span>
<span class="cp">#define IDC_CERR1	0x00200000	</span><span class="cm">/* Cache error 1 */</span><span class="cp"></span>
<span class="cp">#define IDC_CERR2	0x00100000	</span><span class="cm">/* Cache error 2 */</span><span class="cp"></span>
<span class="cp">#define IDC_CERR3	0x00080000	</span><span class="cm">/* Cache error 3 */</span><span class="cp"></span>

<span class="cp">#define DC_DFWT		0x40000000	</span><span class="cm">/* Data cache is forced write through */</span><span class="cp"></span>
<span class="cp">#define DC_LES		0x20000000	</span><span class="cm">/* Caches are little endian mode */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_POWERPC_REG_8xx_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
