{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port eth_rgmii -pg 1 -y 1190 -defaultsOSRD
preplace port ext_ram -pg 1 -y 530 -defaultsOSRD
preplace port eth_spi_sck -pg 1 -y 1550 -defaultsOSRD
preplace port flash -pg 1 -y 690 -defaultsOSRD
preplace port eth_spi_mosi -pg 1 -y 1570 -defaultsOSRD
preplace port uart -pg 1 -y 830 -defaultsOSRD
preplace port base_ram -pg 1 -y 370 -defaultsOSRD
preplace port clk -pg 1 -y 1380 -defaultsOSRD
preplace port eth_spi_ss_n -pg 1 -y 1590 -defaultsOSRD
preplace port eth_spi_miso -pg 1 -y 1510 -defaultsOSRD
preplace port reset -pg 1 -y 1030 -defaultsOSRD
preplace portBus eth_rst_n -pg 1 -y 1350 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 8 -y 1130 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 3 -y 1440 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -y 1220 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -y 1370 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 1320 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 10 -y 80 -defaultsOSRD
preplace inst router_0 -pg 1 -lvl 9 -y 1220 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 6 -y 1020 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -y 1440 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -y 1010 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 4 -y 1050 -defaultsOSRD
preplace inst eth_conf_0 -pg 1 -lvl 9 -y 1510 -defaultsOSRD
preplace inst axi_emc_flash -pg 1 -lvl 9 -y 690 -defaultsOSRD
preplace inst axi_emc_ext -pg 1 -lvl 9 -y 530 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -y 900 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 10 -y 220 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 9 -y 840 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 10 -y 1450 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 9 -y 370 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 8 -y 350 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 9 -y 80 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 6 -y 810 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 9 -y 220 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 8 1 2890
preplace netloc eth_spi_miso_0_1 1 0 10 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 NJ 1510 2010J 1520 N 1520 2930 1420 3300
preplace netloc clk_wiz_locked 1 2 2 400J 1310 750
preplace netloc clk_wiz_clk_out2 1 2 8 390 1340 730 1350 NJ 1350 NJ 1350 2010 1330 2380 1280 2870 1410 NJ
preplace netloc rst_clk_50M_mb_reset 1 4 1 NJ
preplace netloc cp0_epc_o 1 6 2 N 880 2360
preplace netloc axi_emc_base_EMC_INTF 1 9 2 NJ 370 NJ
preplace netloc cp0_cause_o 1 6 2 N 860 2390
preplace netloc axi_mem_intercon_M06_AXI 1 5 4 1550 1090 NJ 1090 2360 1220 2820
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 9 1 NJ
preplace netloc axi_mem_intercon_M03_AXI 1 8 1 2910
preplace netloc clk_wiz_clk_200M 1 2 7 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 2450 1310 2920
preplace netloc axi_mem_intercon_M05_AXI 1 8 1 2830
preplace netloc axi_emc_ext_EMC_INTF 1 9 2 NJ 530 NJ
preplace netloc util_vector_logic_0_Res 1 5 1 1510
preplace netloc rst_clk_50M_interconnect_aresetn 1 4 4 1210J 680 NJ 680 N 680 2360
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 8 1 2830
preplace netloc jtag_axi_0_M_AXI 1 6 2 1960 30 N
preplace netloc axi_mem_intercon_M00_AXI 1 8 1 2800
preplace netloc axi_dma_0_M_AXI_SG 1 6 2 1980 90 N
preplace netloc eth_conf_0_eth_spi_sck 1 9 2 3290 1350 3600J
preplace netloc rst_clk_50M_peripheral_aresetn 1 4 7 NJ 1090 1530 950 2000 950 2370 1250 2860 1340 NJ 1340 3620J
preplace netloc axi_mem_intercon_M02_AXI 1 8 1 2810
preplace netloc vio_0_probe_out0 1 3 1 740
preplace netloc cp0_status_o 1 6 2 N 840 2400
preplace netloc axi_mem_intercon_M08_AXI 1 6 3 2050 1270 NJ 1270 2800
preplace netloc axi_dma_0_M_AXI_MM2S 1 6 2 1970 50 N
preplace netloc mycpu_top_0_interface_aximm 1 6 2 N 740 2480
preplace netloc axi_emc_0_EMC_INTF 1 9 2 NJ 690 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 7 2 2470 1320 2930J
preplace netloc xlconstant_0_dout 1 1 1 120J
preplace netloc debug_wb_rf_data 1 6 2 N 820 2420
preplace netloc debug_wb_pc 1 6 2 N 760 2470
preplace netloc axi_mem_intercon_M07_AXI 1 7 2 2480 1230 2810
preplace netloc clk_2 1 0 2 NJ 1380 NJ
preplace netloc router_0_axis_txd 1 5 5 1540 940 NJ 940 2460J 1240 2840J 1100 3290
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 2 1990 70 N
preplace netloc axi_uartlite_0_UART 1 9 2 NJ 830 NJ
preplace netloc clk_wiz_clk_cpu 1 2 7 NJ 1320 NJ 1320 NJ 1320 1520 1390 2030 1260 2410 1260 2900
preplace netloc clk_wiz_clk_125M 1 2 7 NJ 1380 NJ 1380 NJ 1380 NJ 1380 2040J 1350 2430 1300 2910
preplace netloc eth_conf_0_eth_spi_ss_n 1 9 2 3320 1590 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 9 1 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 6 3 N 1210 2430J 1210 2850J
preplace netloc debug_wb_rf_wnum 1 6 2 N 800 2440
preplace netloc reset_1 1 0 4 NJ 1030 NJ 1030 NJ 1030 NJ
preplace netloc axi_mem_intercon_M04_AXI 1 8 1 2880
preplace netloc router_0_rgmii 1 9 2 NJ 1190 NJ
preplace netloc clk_wiz_clk_router 1 2 7 410J 1370 NJ 1370 NJ 1370 NJ 1370 2020J 1340 2410 1290 2880
preplace netloc eth_conf_0_eth_spi_mosi 1 9 2 3310 1330 3610J
preplace netloc debug_wb_rf_wen 1 6 2 N 780 2450
levelinfo -pg 1 -180 40 290 620 1030 1360 1780 2220 2650 3120 3470 3640 -top -50 -bot 1740
"
}
{
   "da_aeth_cnt":"3",
   "da_axi4_cnt":"26",
   "da_board_cnt":"15",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2"
}
