Grégory Vaumourin
=================

>  Computer Architect at ATOS Bull (France)


Topic of Research 
-----------------

* Persistent Memory Technology for HPC
* I/O profiling, analysis and acceleration 
* Cache Memory Based Optimizations (Data locality, Coherency protocol)
* Compilation analysis and data locality optimization 

Experiences
---------

2020-
:   **Computer Architect Researcher**  in the Hardware R&D division at ATOS Bull Company (France)\
    __*Description:*__ Participation to the [European Processor Initiative project][28]. My contribution is the development of a virtual platform of the Rhea Chip that includes: lastest ARM cores (Neoverse V1) as main compute cores, RISCV controllers for security and power management of the chip, DDR54 controllers and HBM2E memory controllers. Main methodologies used are ARM Fast Models and Synopsys'Virtualizer

2018-2020
:   **HPC Engineer**  in the Data Management Team, at ATOS Bull Company (France)\
    __*Description:*__ Contribute as a member of the Data Management team to develop a framework for I/O profiling, analysis and acceleration. This includes the C/Python based SW implementation of an ephemeral Flash-Based Burst Buffer within the [SLURM][24] Workload Manager


2017-2018
:   **Associated Researcher**  in the Uppsala Architecture Research Team ([UART][22]), Uppsala University (Sweden)\
    __*Description:*__ Analyzing the opportunity of the new non-volatile memories technologies (NVM) for cache-based memory systems both in hardware and software point of views with Pr. Black-Schaffer and Pr. Jimborean.


2013-2016
:   **PhD Degree in Electrical Engineering** from the University of Bordeaux (France).\
    __*Description:*__ Hardware/Software co-design for data locality and coherence optimization in memory system for energy efficiency\
    Thesis done under the supervision Pr. [Denis Barthou][9] and Thomas Dombek at [CEA LIST][13] and [INRIA Bordeaux][10] and defended the 4th October 2016. Details avalaible [here][7]\
   __*Tools:*__ [Gem5 simulator][15], [McPAT/CACTI][16], [Pintools][20], [GCC][17]


2013
:    **6 months Internship** at CEA-LETI Grenoble (France)\
     __*Description:*__ Participation in the national research project [GRECO][4] (GReen wireless Communicating Object) targetting low-power communicating networks. Developpement in the [WSNet simulator][5] for an industrial use-case simulation of an energy harvesting wireless sensor network (EH-WSN) 


2008-2013
:   **Master degree** in Computer Engineering at National Institute of Applied Science (INSA) – Rennes (France)


Scientific Publications
------------

2021
:   **A comparative study of black‑box optimization heuristics for online tuning of** \
    **High Performance Computing I/O accelerators**  \
    Robert S., Zertal S., Vaumourin G., Couvée P. \
    *Published in Concurrency and Computation: Practice and Experience, 2021*

2020
:   **Using genetic algorithms for noisy systems’auto‑tuning:**
    **an application to the case of burst buffers**
    Robert S., Zertal S., Vaumourin G.\
    *Presented at the 2020 International Conference on High PerformanceComputing & Simulation(HPCS’20)*

2020
:   **An adaptive resampling strategy for auto‑tuning of noisy HPC systems**
    Robert S., Zertal S., Vaumourin G.\
    *Patent EP20306185.8, 2020*

2019
:   **Which Memory Abstraction for NVDIMM on Object Storage** \
    Vaumourin G., Laferriere C. Couvee P. and Valat
    Presentation at ECMWF for the NEXTGenIO Workshop on applications of NVRAM storage to exascale I/O 
    Slides and Presentation available [here][25]

2018
:   **DB-AMB: Dataset-Based Allocation, Migration, and Bypassing in hybrid** \
    **non-volatile/SRAM caches** \
    Vaumourin G., Jimborean A. and Black-Schaffer D.\
    *Under Review at IEEE Transaction on Computers* [pre-print][21] 

2016
:   **Specific Read-only Data Management for Memory System Optimization**\
    Vaumourin G., Dombek T., Guerre A., Barthou D.\
    *The 24th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP'16)*

2015
:   **Co-simulating complex energy harvesting WSN applications: an in-tunnel wind powered monitoring example**\
    Le Quang V., Didioui A., Vaumourin G., Bernier C., Broekaert F., Fritsch A. \
    *International Journal of Sensor Networks (IJSNet)*

2014
:   **Specific read only data management for memory hierarchy optimization**\
    Vaumourin G., Dombek T., Guerre A., Barthou D.\
    *EWiLi'14, The 4th Embedded Operating Systems Workshop* [[pdf][2]]

Students & Teaching Activities
------------

2021
:  Pedro Martins Basso, Master Internship. Project: "Modelling of inter-chip interconnect". Main Supervisor

2020-2021
:  Sophie Robert, PhD Student. Project: "Auto-tuning of computer systems using black-box optimization: an application to the case of I/O accelerators". Co-supervisor

2018
:   Muhammad Hassan, PhD Student. Project: "Analyzing SPEC2017 benchmarks memory behavior". Co-supervisor

2016
:   Teacher Assistant for Embbeded system and Hardware Programmation at IUT de Cachan (France)


Research & Teaching Activities
------------

2021
:    Organization of the 2021 HiPEAC [MB2020 Tutorial][26]: The Mont-Blanc 2020 approach for SoC codesign

2019
:   Contribution to the Sage European Project ([SAGE2][23]): studying the usage of persistent memory (DCPMM) within a multi-tiers object storage system (MERO) for Exascale

2018
:   Sub-Reviewer of the International European Conference on Parallel and Distributed Computing Conference ([EuroPar'18][19])

2017
:   Co-organizer of the 10th edition of the Scandinavian Multi-Core Workshop, the [MCC workshop][8] 

2017
:   Member of the ACM's Women in Computing [Uppsala Chapter][14] and organization of the [Ada Lovelace Celebration][18]



> <gregory.vaumourin@gmail.com> • 
> [GitHub][1] • [Linkedin][3]\


[1]: https://github.com/gvaumour/
[2]: https://hal.archives-ouvertes.fr/hal-01090218/document
[3]: https://fr.linkedin.com/in/grégory-vaumourin-597a7397
[4]: http://greco.irisa.fr/
[5]: http://wsnet.gforge.inria.fr/
[6]: https://github.com/gvaumour/gvaumour.github.io/blob/master/report.pdf
[7]: https://www.theses.fr/2016BORD0173
[8]: http://www.it.uu.se/research/upmarc/events/MCC2017
[9]: http://www.labri.fr/perso/barthou/
[10]:https://www.inria.fr/equipes/storm
[11]:http://www.it.uu.se/katalog/davbl791
[12]:http://katalog.uu.se/profile/?id=N12-1860
[13]: http://www-list.cea.fr/en/
[14]: https://uu.acm.org/
[15]: http://www.gem5.org/Main_Page
[16]: http://www.hpl.hp.com/research/mcpat/
[17]: https://gcc.gnu.org/
[18]: http://adalovelace-celebration.acm.org/
[19]: https://europar2018.org/
[20]: https://software.intel.com/en-us/articles/pin-a-dynamic-binary-instrumentation-tool
[21]: https://github.com/gvaumour/gvaumour.github.io/blob/master/tc.pdf
[22]: https://www.it.uu.se/research/group/uart
[23]: https://cordis.europa.eu/project/rcn/216312/factsheet/fr
[24]: https://slurm.schedmd.com/
[25]: https://www.ecmwf.int/en/learning/workshops/nextgenio-workshop-applications-nvram-storage-exascale-i-o
[26]: https://www.montblanc-project.eu/press-corner/events/hipeac-conference-2021
[27]: https://www.youtube.com/watch?v=jv_n8VVMSkQ&list=PLUU79oBORyMgdArHFU0gSxaUrZDzOPfb3&index=11
[28]: https://www.european-processor-initiative.eu/