{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "3a55faae",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/niujuxin/anaconda3/lib/python3.12/site-packages/pydantic/_internal/_fields.py:132: UserWarning: Field \"model_arn\" in BedrockRerank has conflict with protected namespace \"model_\".\n",
      "\n",
      "You may be able to resolve this warning by setting `model_config['protected_namespaces'] = ()`.\n",
      "  warnings.warn(\n"
     ]
    }
   ],
   "source": [
    "\n",
    "from pathlib import Path\n",
    "from pprint import pprint\n",
    "\n",
    "from ReChisel.testcase import Testcase\n",
    "from ReChisel.chisel_code import ChiselCode\n",
    "from ReChisel.verifier import VerifyResult, verify\n",
    "from ReChisel.generator import Generator\n",
    "\n",
    "generator = Generator(\n",
    "    init_gen_model='gpt-4o',\n",
    "    init_gen_system_prompt=Path('prompts/chisel_generation.txt').read_text(encoding='utf-8'),\n",
    "\n",
    "    # This code snippet does not do correction generation.\n",
    "    correction_model='na',\n",
    "    syntax_correction_system_prompt='Unused',\n",
    "    functionality_correction_system_prompt='Unused',\n",
    "\n",
    "    verbose=True,\n",
    ")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "9ef6e6bb",
   "metadata": {},
   "outputs": [],
   "source": [
    "def code_gen_and_verify(bmcase: Testcase, top_module_name: str, bm_type: str):\n",
    "\n",
    "    print('==' * 20, \"Specification\", '==' * 20)\n",
    "    print(bmcase.specification)\n",
    "    print()\n",
    "\n",
    "    print('==' * 20, \"Chisel Code Generation\", '==' * 20)\n",
    "    generator.testcase_prepare(bmcase, top_module_name)\n",
    "    response = generator.initial_chisel_generation()\n",
    "    chisel_code: ChiselCode = generator.code_extract(response)\n",
    "    print('-' * 20, \"Generated Chisel Code\", '-' * 20)\n",
    "    print(chisel_code.raw)\n",
    "    print()\n",
    "\n",
    "    print('==' * 20, \"Verification\", '==' * 20)\n",
    "    verify_result: VerifyResult = verify(\n",
    "        chisel_code, bmcase,\n",
    "        output_dir=Path('output/verifier/'),\n",
    "        bm_type=bm_type,\n",
    "        verbose=True\n",
    "    )\n",
    "    print('-' * 20, \"Verification Result\", '-' * 20)\n",
    "    _d = verify_result.__dict__()\n",
    "    _d.pop('compiled_verilog_code', None)  # Remove verilog code for better readability\n",
    "    pprint(_d)\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "2baabe6e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "======================================== Specification ========================================\n",
      "I would like you to implement a module named TopModule with the following\n",
      "interface. All input and output ports are one bit unless otherwise\n",
      "specified.\n",
      "\n",
      " - input  in  (255 bits)\n",
      " - output out (  8 bits)\n",
      "\n",
      "A \"population count\" circuit counts the number of '1's in an input\n",
      "vector. The module should implement a population count circuit for a\n",
      "255-bit input vector.\n",
      "\n",
      "======================================== Chisel Code Generation ========================================\n",
      "[GENERATOR] Preparing testcase for code generation.\n",
      "[GENERATOR] Testcase:Testcase(prob_id=Prob030_popcount255, specification_dir=benchmarks/VerilogEval_Prob030/Prob030_popcount255_spec.txt, reference_dir=benchmarks/VerilogEval_Prob030/Prob030_popcount255_ref.sv, testbench_dir=benchmarks/VerilogEval_Prob030/Prob030_popcount255_tb.sv)\n",
      "[GENERATOR] Top module name: TopModule\n",
      "[GENERATOR] Preparing messages for initial Chisel code generation.\n",
      "[GENERATOR] Calling LLM for initial Chisel code generation with model gpt-4o.\n",
      "[GENERATOR] Initial Chisel code generation response received.\n",
      "[GENERATOR] Chisel code extracted.\n",
      "-------------------- Generated Chisel Code --------------------\n",
      "\n",
      "import chisel3._\n",
      "import chisel3.util._\n",
      "\n",
      "class TopModule extends RawModule {\n",
      "  // Define the module's inputs and outputs\n",
      "  val in = IO(Input(UInt(255.W)))\n",
      "  val out = IO(Output(UInt(8.W)))\n",
      "\n",
      "  // Calculate the population count (number of '1's) in the input vector\n",
      "  out := PopCount(in)\n",
      "}\n",
      "\n",
      "object TopModule extends App {\n",
      "  // Generate the Verilog code for the TopModule\n",
      "  chisel3.Driver.execute(args, () => new TopModule)\n",
      "}\n",
      "\n",
      "\n",
      "======================================== Verification ========================================\n",
      "[VERIFIER] Preparing the verification environment...\n",
      "[VERIFIER] Chisel code written to output/verifier/chisel/src/main/scala/Main.scala\n",
      "[VERIFIER] Preparing reference and testbench code in IV working directory...\n",
      "[VERIFIER] Written output/verifier/iv/Prob030_popcount255_ref.sv\n",
      "[VERIFIER] Written output/verifier/iv/Prob030_popcount255_tb.sv\n",
      "[VERIFIER] Compiling Chisel code to Verilog using SBT...\n",
      "[VERIFIER] SBT command executed under working directory: output/verifier/chisel\n",
      "[VERIFIER] SBT command executed with return code: 0\n",
      "[VERIFIER] Extracting generated Verilog code...\n",
      "[VERIFIER] Found generated Verilog file: output/verifier/chisel/generated/TopModule.v\n",
      "[VERIFIER] Compiling Verilog code using Icarus Verilog...\n",
      "[VERIFIER] Verilog code written to output/verifier/iv/top.v\n",
      "[VERIFIER] Icarus Verilog command executed under working directory: output/verifier/iv\n",
      "[VERIFIER] Found Verilog files for compilation: ['Prob030_popcount255_ref.sv', 'top.v', 'Prob030_popcount255_tb.sv']\n",
      "[VERIFIER] Icarus Verilog command executed with return code: 0\n",
      "[VERIFIER] Running Verilog simulation using VVP...\n",
      "[VERIFIER] VVP command executed under working directory: output/verifier/iv\n",
      "[VERIFIER] VVP command executed with return code: 0\n",
      "[VERIFIER] Evaluating functionality for benchmark type: verilog-eval\n",
      "[VERIFIER] Functionality evaluation result: Correct\n",
      "-------------------- Verification Result --------------------\n",
      "{'chisel_compile_to_verilog_success': True,\n",
      " 'functionality_correct': True,\n",
      " 'iv_cmd_exec_result': {'return_code': 0, 'stderr': '', 'stdout': ''},\n",
      " 'run_verilog_sim_success': True,\n",
      " 'sbt_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': '[success] Total time: 3 s, completed '\n",
      "                                   '2025年7月4日 下午2:21:53'},\n",
      " 'verilog_compile_success': True,\n",
      " 'vvp_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': 'VCD info: dumpfile wave.vcd opened for '\n",
      "                                   'output.\\n'\n",
      "                                   \"Hint: Output 'out' has no mismatches.\\n\"\n",
      "                                   'Hint: Total mismatched samples is 0 out of '\n",
      "                                   '215 samples\\n'\n",
      "                                   '\\n'\n",
      "                                   'Simulation finished at 1076 ps\\n'\n",
      "                                   'Mismatches: 0 in 215 samples\\n'}}\n"
     ]
    }
   ],
   "source": [
    "\n",
    "bmcase = Testcase(\n",
    "    'Prob030_popcount255', \n",
    "    'benchmarks/VerilogEval_Prob030/Prob030_popcount255_spec.txt',\n",
    "    'benchmarks/VerilogEval_Prob030/Prob030_popcount255_ref.sv',\n",
    "    'benchmarks/VerilogEval_Prob030/Prob030_popcount255_tb.sv'\n",
    ")\n",
    "\n",
    "code_gen_and_verify(bmcase, 'TopModule', bm_type='verilog-eval')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "e912cdca",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "======================================== Specification ========================================\n",
      "\n",
      "I would like you to implement a module named TopModule with the following\n",
      "interface. All input and output ports are one bit unless otherwise\n",
      "specified.\n",
      "\n",
      " - output zero\n",
      "\n",
      "The module should always outputs a LOW.\n",
      "\n",
      "\n",
      "\n",
      "======================================== Chisel Code Generation ========================================\n",
      "[GENERATOR] Preparing testcase for code generation.\n",
      "[GENERATOR] Testcase:Testcase(prob_id=Prob001_zero, specification_dir=benchmarks/VerilogEval_Prob001/Prob001_zero_spec.txt, reference_dir=benchmarks/VerilogEval_Prob001/Prob001_zero_ref.sv, testbench_dir=benchmarks/VerilogEval_Prob001/Prob001_zero_tb.sv)\n",
      "[GENERATOR] Top module name: TopModule\n",
      "[GENERATOR] Preparing messages for initial Chisel code generation.\n",
      "[GENERATOR] Calling LLM for initial Chisel code generation with model gpt-4o.\n",
      "[GENERATOR] Initial Chisel code generation response received.\n",
      "[GENERATOR] Chisel code extracted.\n",
      "-------------------- Generated Chisel Code --------------------\n",
      "\n",
      "import chisel3._\n",
      "import chisel3.experimental._\n",
      "\n",
      "class TopModule extends RawModule {\n",
      "  // Declare the output port\n",
      "  val zero = IO(Output(Bool()))\n",
      "\n",
      "  // Always assign LOW to the output\n",
      "  zero := false.B\n",
      "}\n",
      "\n",
      "\n",
      "======================================== Verification ========================================\n",
      "[VERIFIER] Preparing the verification environment...\n",
      "[VERIFIER] Chisel code written to output/verifier/chisel/src/main/scala/Main.scala\n",
      "[VERIFIER] Preparing reference and testbench code in IV working directory...\n",
      "[VERIFIER] Written output/verifier/iv/Prob001_zero_ref.sv\n",
      "[VERIFIER] Written output/verifier/iv/Prob001_zero_tb.sv\n",
      "[VERIFIER] Compiling Chisel code to Verilog using SBT...\n",
      "[VERIFIER] SBT command executed under working directory: output/verifier/chisel\n",
      "[VERIFIER] SBT command executed with return code: 0\n",
      "[VERIFIER] Extracting generated Verilog code...\n",
      "[VERIFIER] Found generated Verilog file: output/verifier/chisel/generated/TopModule.v\n",
      "[VERIFIER] Compiling Verilog code using Icarus Verilog...\n",
      "[VERIFIER] Verilog code written to output/verifier/iv/top.v\n",
      "[VERIFIER] Icarus Verilog command executed under working directory: output/verifier/iv\n",
      "[VERIFIER] Found Verilog files for compilation: ['Prob001_zero_tb.sv', 'top.v', 'Prob001_zero_ref.sv']\n",
      "[VERIFIER] Icarus Verilog command executed with return code: 0\n",
      "[VERIFIER] Running Verilog simulation using VVP...\n",
      "[VERIFIER] VVP command executed under working directory: output/verifier/iv\n",
      "[VERIFIER] VVP command executed with return code: 0\n",
      "[VERIFIER] Evaluating functionality for benchmark type: verilog-eval\n",
      "[VERIFIER] Functionality evaluation result: Correct\n",
      "-------------------- Verification Result --------------------\n",
      "{'chisel_compile_to_verilog_success': True,\n",
      " 'functionality_correct': True,\n",
      " 'iv_cmd_exec_result': {'return_code': 0, 'stderr': '', 'stdout': ''},\n",
      " 'run_verilog_sim_success': True,\n",
      " 'sbt_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': '[success] Total time: 3 s, completed '\n",
      "                                   '2025年7月4日 下午2:22:04'},\n",
      " 'verilog_compile_success': True,\n",
      " 'vvp_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': 'VCD info: dumpfile wave.vcd opened for '\n",
      "                                   'output.\\n'\n",
      "                                   \"Hint: Output 'zero' has no mismatches.\\n\"\n",
      "                                   'Hint: Total mismatched samples is 0 out of '\n",
      "                                   '20 samples\\n'\n",
      "                                   '\\n'\n",
      "                                   'Simulation finished at 102 ps\\n'\n",
      "                                   'Mismatches: 0 in 20 samples\\n'}}\n"
     ]
    }
   ],
   "source": [
    "\n",
    "bmcase = Testcase(\n",
    "    'Prob001_zero', \n",
    "    'benchmarks/VerilogEval_Prob001/Prob001_zero_spec.txt',\n",
    "    'benchmarks/VerilogEval_Prob001/Prob001_zero_ref.sv',\n",
    "    'benchmarks/VerilogEval_Prob001/Prob001_zero_tb.sv'\n",
    ")\n",
    "\n",
    "code_gen_and_verify(bmcase, 'TopModule', bm_type='verilog-eval')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "89f667e3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "======================================== Specification ========================================\n",
      "I would like you to implement a module named `TopModule` with the following interface. \n",
      "All input and output ports are one bit wide unless otherwise specified.\n",
      "\n",
      "Module Name: `TopModule`\n",
      "Ports:\n",
      "  input a,\n",
      "  input b,\n",
      "  input c,\n",
      "  input d,\n",
      "  input e,\n",
      "  output [24:0] out\n",
      "\n",
      "Given five 1-bit signals (a, b, c, d, and e), compute all 25 pairwise one-bit comparisons in the 25-bit output vector. \n",
      "The output should be 1 if the two bits being compared are equal.\n",
      "\n",
      "Hint: \n",
      "out[24] = ~a ^ a;   // a == a, so out[24] is always 1.\n",
      "out[23] = ~a ^ b;\n",
      "out[22] = ~a ^ c;\n",
      "...\n",
      "\n",
      "======================================== Chisel Code Generation ========================================\n",
      "[GENERATOR] Preparing testcase for code generation.\n",
      "[GENERATOR] Testcase:Testcase(prob_id=AutoChip_Vector5, specification_dir=benchmarks/AutoChip_Vector5/Vector5_spec.txt, reference_dir=None, testbench_dir=benchmarks/AutoChip_Vector5/Vector5_0_tb.v)\n",
      "[GENERATOR] Top module name: TopModule\n",
      "[GENERATOR] Preparing messages for initial Chisel code generation.\n",
      "[GENERATOR] Calling LLM for initial Chisel code generation with model gpt-4o.\n",
      "[GENERATOR] Initial Chisel code generation response received.\n",
      "[GENERATOR] Chisel code extracted.\n",
      "-------------------- Generated Chisel Code --------------------\n",
      "\n",
      "import chisel3._\n",
      "import chisel3.util._\n",
      "\n",
      "class TopModule extends RawModule {\n",
      "  val a = IO(Input(Bool()))\n",
      "  val b = IO(Input(Bool()))\n",
      "  val c = IO(Input(Bool()))\n",
      "  val d = IO(Input(Bool()))\n",
      "  val e = IO(Input(Bool()))\n",
      "  \n",
      "  val out = IO(Output(UInt(25.W)))\n",
      "\n",
      "  out := Cat(\n",
      "    ~(a ^ a), // out[24], a == a\n",
      "    ~(a ^ b), // out[23], a == b\n",
      "    ~(a ^ c), // out[22], a == c\n",
      "    ~(a ^ d), // out[21], a == d\n",
      "    ~(a ^ e), // out[20], a == e\n",
      "    ~(b ^ a), // out[19], b == a\n",
      "    ~(b ^ b), // out[18], b == b\n",
      "    ~(b ^ c), // out[17], b == c\n",
      "    ~(b ^ d), // out[16], b == d\n",
      "    ~(b ^ e), // out[15], b == e\n",
      "    ~(c ^ a), // out[14], c == a\n",
      "    ~(c ^ b), // out[13], c == b\n",
      "    ~(c ^ c), // out[12], c == c\n",
      "    ~(c ^ d), // out[11], c == d\n",
      "    ~(c ^ e), // out[10], c == e\n",
      "    ~(d ^ a), // out[9], d == a\n",
      "    ~(d ^ b), // out[8], d == b\n",
      "    ~(d ^ c), // out[7], d == c\n",
      "    ~(d ^ d), // out[6], d == d\n",
      "    ~(d ^ e), // out[5], d == e\n",
      "    ~(e ^ a), // out[4], e == a\n",
      "    ~(e ^ b), // out[3], e == b\n",
      "    ~(e ^ c), // out[2], e == c\n",
      "    ~(e ^ d), // out[1], e == d\n",
      "    ~(e ^ e)  // out[0], e == e\n",
      "  )\n",
      "}\n",
      "\n",
      "\n",
      "======================================== Verification ========================================\n",
      "[VERIFIER] Preparing the verification environment...\n",
      "[VERIFIER] Chisel code written to output/verifier/chisel/src/main/scala/Main.scala\n",
      "[VERIFIER] Preparing reference and testbench code in IV working directory...\n",
      "[VERIFIER] Written output/verifier/iv/AutoChip_Vector5_tb.sv\n",
      "[VERIFIER] Compiling Chisel code to Verilog using SBT...\n",
      "[VERIFIER] SBT command executed under working directory: output/verifier/chisel\n",
      "[VERIFIER] SBT command executed with return code: 0\n",
      "[VERIFIER] Extracting generated Verilog code...\n",
      "[VERIFIER] Found generated Verilog file: output/verifier/chisel/generated/TopModule.v\n",
      "[VERIFIER] Compiling Verilog code using Icarus Verilog...\n",
      "[VERIFIER] Verilog code written to output/verifier/iv/top.v\n",
      "[VERIFIER] Icarus Verilog command executed under working directory: output/verifier/iv\n",
      "[VERIFIER] Found Verilog files for compilation: ['top.v', 'AutoChip_Vector5_tb.sv']\n",
      "[VERIFIER] Icarus Verilog command executed with return code: 0\n",
      "[VERIFIER] Running Verilog simulation using VVP...\n",
      "[VERIFIER] VVP command executed under working directory: output/verifier/iv\n",
      "[VERIFIER] VVP command executed with return code: 0\n",
      "[VERIFIER] Evaluating functionality for benchmark type: autochip\n",
      "[VERIFIER] Functionality evaluation result: Correct\n",
      "-------------------- Verification Result --------------------\n",
      "{'chisel_compile_to_verilog_success': True,\n",
      " 'functionality_correct': True,\n",
      " 'iv_cmd_exec_result': {'return_code': 0, 'stderr': '', 'stdout': ''},\n",
      " 'run_verilog_sim_success': True,\n",
      " 'sbt_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': '[success] Total time: 3 s, completed '\n",
      "                                   '2025年7月4日 下午2:23:53'},\n",
      " 'verilog_compile_success': True,\n",
      " 'vvp_cmd_exec_result': {'return_code': 0,\n",
      "                         'stderr': '',\n",
      "                         'stdout': 'Test 0 passed!\\n'\n",
      "                                   'Test 1 passed!\\n'\n",
      "                                   'Test 2 passed!\\n'\n",
      "                                   'Test 3 passed!\\n'\n",
      "                                   'Test 4 passed!\\n'\n",
      "                                   'Test 5 passed!\\n'\n",
      "                                   'Test 6 passed!\\n'\n",
      "                                   'Test 7 passed!\\n'\n",
      "                                   'All tests passed!\\n'}}\n"
     ]
    }
   ],
   "source": [
    "\n",
    "bmcase = Testcase(\n",
    "    'AutoChip_Vector5', \n",
    "    'benchmarks/AutoChip_Vector5/Vector5_spec.txt',\n",
    "    None,\n",
    "    'benchmarks/AutoChip_Vector5/Vector5_0_tb.v'\n",
    ")\n",
    "\n",
    "code_gen_and_verify(bmcase, 'TopModule', bm_type='autochip')\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
