### 📁 Getting Started
- 📄 [Getting Started](https://github.com/t-swami/HDL-Bits/tree/main/Getting%20Started/Getting%20Started)  
- 📄 [Output Zero](https://github.com/t-swami/HDL-Bits/tree/main/Getting%20Started/Output%20Zero)

### 📁 Verilog Language
- 📁 Basics  
  &nbsp;&nbsp;&nbsp;&nbsp;└── 📄 [Simple Wire](https://github.com/t-swami/HDL-Bits/blob/main/Verilog%20Language/Basics/Simple%20wire.v) <br>
  &nbsp;&nbsp;&nbsp;&nbsp;└── 📄 [Four Wires](https://github.com/t-swami/HDL-Bits/blob/main/Verilog%20Language/Basics/Four%20Wires.v) <br>
  &nbsp;&nbsp;&nbsp;&nbsp;└── 📄 [Inverter](https://github.com/t-swami/HDL-Bits/blob/main/Verilog%20Language/Basics/inverter.v.txt) <br>
  &nbsp;&nbsp;&nbsp;&nbsp;└── 📄 [Andgate](https://github.com/t-swami/HDL-Bits/blob/main/Verilog%20Language/Basics/Andgate.v.txt) <br>
  &nbsp;&nbsp;&nbsp;&nbsp;└── 📄 [NORgate](https://github.com/t-swami/HDL-Bits/blob/main/Verilog%20Language/Basics/NOR%20Gate.v) <br>
  &nbsp;&nbsp;&nbsp;&nbsp;└── 📄 [XNOR Gate](https://github.com/t-swami/HDL-Bits/blob/main/Verilog%20Language/Basics/XNOR%20gate.v) <br>
  &nbsp;&nbsp;&nbsp;&nbsp;└── 📄 [Declaring Wire](https://github.com/t-swami/HDL-Bits/blob/main/Verilog%20Language/Basics/Declaring%20wire.v) <br>



