# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Modulo6_updown_withReset.srcs/sim_1/new/Modulo6_updown_withReset.vhd" \
"../../../../Modulo6_updown_withReset.srcs/sources_1/new/Modulo6_updown_withReset.vhd" \

# Do not sort compile order
nosort
