
*** Running vivado
    with args -log ADC_Parallel_ADC_Stream_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_Parallel_ADC_Stream_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ADC_Parallel_ADC_Stream_0_0.tcl -notrace
Command: synth_design -top ADC_Parallel_ADC_Stream_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21176 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 353.801 ; gain = 99.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC_Parallel_ADC_Stream_0_0' [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ip/ADC_Parallel_ADC_Stream_0_0/synth/ADC_Parallel_ADC_Stream_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Parallel_ADC_Stream_v1_0' [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/2ccf/hdl/Parallel_ADC_Stream_v1_0.v:4]
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 16 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Parallel_ADC_Stream_v1_0_M00_AXIS' [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/2ccf/hdl/Parallel_ADC_Stream_v1_0_M00_AXIS.v:4]
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 16 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Parallel_ADC_Stream_v1_0_M00_AXIS' (1#1) [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/2ccf/hdl/Parallel_ADC_Stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-256] done synthesizing module 'Parallel_ADC_Stream_v1_0' (2#1) [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ipshared/2ccf/hdl/Parallel_ADC_Stream_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'ADC_Parallel_ADC_Stream_0_0' (3#1) [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/ADC/ip/ADC_Parallel_ADC_Stream_0_0/synth/ADC_Parallel_ADC_Stream_0_0.v:57]
WARNING: [Synth 8-3331] design Parallel_ADC_Stream_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 406.152 ; gain = 152.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 406.152 ; gain = 152.215
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 726.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 726.066 ; gain = 472.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 726.066 ; gain = 472.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 726.066 ; gain = 472.129
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sample" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 726.066 ; gain = 472.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Parallel_ADC_Stream_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/sample" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design ADC_Parallel_ADC_Stream_0_0 has port CS driven by constant 1
INFO: [Synth 8-3917] design ADC_Parallel_ADC_Stream_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design ADC_Parallel_ADC_Stream_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design ADC_Parallel_ADC_Stream_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design ADC_Parallel_ADC_Stream_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design ADC_Parallel_ADC_Stream_0_0 has unconnected port m00_axis_aclk
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[3]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[4]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[1]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/tx_done_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[14]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[15]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[16]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[17]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[18]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[19]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[20]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[21]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[22]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[23]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[24]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[25]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[26]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[27]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[28]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[29]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[30]' (FDE_1) to 'inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/Parallel_ADC_Stream_v1_0_M00_AXIS_inst/stream_data_out_reg[31]) is unused and will be removed from module ADC_Parallel_ADC_Stream_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 726.066 ; gain = 472.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 727.574 ; gain = 473.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 727.574 ; gain = 473.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 747.148 ; gain = 493.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 747.148 ; gain = 493.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 747.148 ; gain = 493.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 747.148 ; gain = 493.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 747.148 ; gain = 493.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 747.148 ; gain = 493.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 747.148 ; gain = 493.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     1|
|3     |LUT2   |     2|
|4     |LUT3   |    13|
|5     |LUT4   |     3|
|6     |LUT5   |     3|
|7     |LUT6   |     8|
|8     |FDRE   |    48|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |    89|
|2     |  inst                                     |Parallel_ADC_Stream_v1_0          |    89|
|3     |    Parallel_ADC_Stream_v1_0_M00_AXIS_inst |Parallel_ADC_Stream_v1_0_M00_AXIS |    89|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 747.148 ; gain = 493.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 747.148 ; gain = 173.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 747.148 ; gain = 493.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 747.148 ; gain = 504.430
INFO: [Common 17-1381] The checkpoint 'D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/ADC_Parallel_ADC_Stream_0_0_synth_1/ADC_Parallel_ADC_Stream_0_0.dcp' has been generated.
