<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.h' l='146' type='void llvm::ARMInstPrinter::printT2SOOperand(const llvm::MCInst * MI, unsigned int OpNum, const llvm::MCSubtargetInfo &amp; STI, llvm::raw_ostream &amp; O)'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmWriter.inc' l='10806' u='c' c='_ZN4llvm14ARMInstPrinter16printInstructionEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenAsmWriter.inc' l='11550' u='c' c='_ZN4llvm14ARMInstPrinter16printInstructionEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<def f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp' l='1160' ll='1173' type='void llvm::ARMInstPrinter::printT2SOOperand(const llvm::MCInst * MI, unsigned int OpNum, const llvm::MCSubtargetInfo &amp; STI, llvm::raw_ostream &amp; O)'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMInstPrinter.cpp' l='1156'>// Constant shifts t2_so_reg is a 2-operand unit corresponding to the Thumb2
// register with shift forms.
// REG 0   0           - e.g. R5
// REG IMM, SH_OPC     - e.g. R5, LSL #3</doc>
