Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Feb  9 15:23:13 2021
| Host         : pop-os running 64-bit Pop!_OS 20.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file rocketchip_wrapper_timing_summary_routed.rpt -rpx rocketchip_wrapper_timing_summary_routed.rpx
| Design       : rocketchip_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.287        0.000                      0                24592        0.036        0.000                      0                24592        2.000        0.000                       0                  9694  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin   {0.000 4.000}        8.000           125.000         
  gclk_fbout  {0.000 4.000}        8.000           125.000         
  host_clk_i  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  gclk_fbout                                                                                                                                                    6.751        0.000                       0                     2  
  host_clk_i        0.287        0.000                      0                24477        0.036        0.000                      0                24477        8.750        0.000                       0                  9691  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  host_clk_i         host_clk_i              15.159        0.000                      0                  115        0.419        0.000                      0                  115  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  gclk_fbout
  To Clock:  gclk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk_fbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.327ns  (logic 8.275ns (42.815%)  route 11.052ns (57.185%))
  Logic Levels:           33  (CARRY4=19 LUT2=2 LUT4=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.847ns = ( 25.847 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 r  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.191    22.697    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.124    22.821 f  top/target/adapter/address[2]_i_3/O
                         net (fo=6, routed)           0.472    23.292    top/target/adapter/address_reg[2]
    SLICE_X29Y20         LUT4 (Prop_lut4_I2_O)        0.119    23.411 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14__0/O
                         net (fo=4, routed)           0.844    24.255    top/target/adapter/ram_mask_reg_0_1_0_5_i_14__0_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I1_O)        0.332    24.587 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_8__1/O
                         net (fo=2, routed)           0.454    25.041    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[0]
    SLICE_X27Y17         LUT6 (Prop_lut6_I2_O)        0.124    25.165 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.640    25.805    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/DIA0
    SLICE_X28Y19         RAMD32                                       r  top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.491    25.847    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X28Y19         RAMD32                                       r  top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.484    26.331    
                         clock uncertainty           -0.079    26.252    
    SLICE_X28Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    26.091    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         26.091    
                         arrival time                         -25.805    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.177ns  (logic 8.268ns (43.113%)  route 10.909ns (56.887%))
  Logic Levels:           33  (CARRY4=19 LUT2=3 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 25.853 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 f  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.191    22.697    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  top/target/adapter/address[2]_i_3/O
                         net (fo=6, routed)           0.602    23.423    top/target/adapter/address_reg[2]
    SLICE_X26Y19         LUT2 (Prop_lut2_I0_O)        0.118    23.541 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_5__0/O
                         net (fo=2, routed)           0.576    24.118    top/target/adapter/ram_mask_reg_0_1_6_7_i_5__0_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I4_O)        0.326    24.444 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_3__1/O
                         net (fo=2, routed)           0.451    24.894    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[7]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    25.018 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.637    25.655    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/DIA1
    SLICE_X30Y14         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.497    25.853    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X30Y14         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.484    26.337    
                         clock uncertainty           -0.079    26.258    
    SLICE_X30Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    26.000    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         26.000    
                         arrival time                         -25.655    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 8.268ns (43.130%)  route 10.902ns (56.870%))
  Logic Levels:           33  (CARRY4=19 LUT2=3 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 f  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.191    22.697    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  top/target/adapter/address[2]_i_3/O
                         net (fo=6, routed)           0.602    23.423    top/target/adapter/address_reg[2]
    SLICE_X26Y19         LUT2 (Prop_lut2_I0_O)        0.118    23.541 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_5__0/O
                         net (fo=2, routed)           0.576    24.118    top/target/adapter/ram_mask_reg_0_1_6_7_i_5__0_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I4_O)        0.326    24.444 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_3__1/O
                         net (fo=2, routed)           0.459    24.903    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[7]
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124    25.027 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_1_6_7_i_1__0/O
                         net (fo=1, routed)           0.621    25.647    top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_6_7/DIA1
    SLICE_X32Y17         RAMD32                                       r  top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.495    25.851    top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_6_7/WCLK
    SLICE_X32Y17         RAMD32                                       r  top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_6_7/RAMA_D1/CLK
                         clock pessimism              0.484    26.335    
                         clock uncertainty           -0.079    26.256    
    SLICE_X32Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    25.998    top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         25.998    
                         arrival time                         -25.647    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.236ns  (logic 8.275ns (43.018%)  route 10.961ns (56.982%))
  Logic Levels:           33  (CARRY4=19 LUT2=2 LUT4=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 25.850 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 r  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.191    22.697    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.124    22.821 f  top/target/adapter/address[2]_i_3/O
                         net (fo=6, routed)           0.472    23.292    top/target/adapter/address_reg[2]
    SLICE_X29Y20         LUT4 (Prop_lut4_I2_O)        0.119    23.411 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14__0/O
                         net (fo=4, routed)           0.844    24.255    top/target/adapter/ram_mask_reg_0_1_0_5_i_14__0_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I1_O)        0.332    24.587 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_8__1/O
                         net (fo=2, routed)           0.454    25.041    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[0]
    SLICE_X27Y17         LUT6 (Prop_lut6_I2_O)        0.124    25.165 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.548    25.713    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/DIA0
    SLICE_X28Y17         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.494    25.850    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X28Y17         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.484    26.334    
                         clock uncertainty           -0.079    26.255    
    SLICE_X28Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    26.094    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         26.094    
                         arrival time                         -25.713    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.201ns  (logic 8.268ns (43.060%)  route 10.933ns (56.940%))
  Logic Levels:           33  (CARRY4=19 LUT2=3 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 25.850 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 f  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.437    22.943    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y22         LUT2 (Prop_lut2_I1_O)        0.118    23.061 r  top/target/adapter/address[1]_i_3/O
                         net (fo=3, routed)           0.481    23.542    top/target/adapter/address_reg[1]
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.326    23.868 f  top/target/adapter/ram_mask_reg_0_1_0_5_i_17/O
                         net (fo=2, routed)           0.475    24.343    top/target/adapter/ram_mask_reg_0_1_0_5_i_17_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I4_O)        0.124    24.467 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_10__1/O
                         net (fo=2, routed)           0.441    24.908    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[2]
    SLICE_X27Y19         LUT6 (Prop_lut6_I2_O)        0.124    25.032 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_5/O
                         net (fo=4, routed)           0.647    25.678    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/DIB0
    SLICE_X28Y17         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.494    25.850    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X28Y17         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.484    26.334    
                         clock uncertainty           -0.079    26.255    
    SLICE_X28Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    26.070    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         26.070    
                         arrival time                         -25.678    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.195ns  (logic 8.268ns (43.073%)  route 10.927ns (56.927%))
  Logic Levels:           33  (CARRY4=19 LUT2=3 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 f  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.437    22.943    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y22         LUT2 (Prop_lut2_I1_O)        0.118    23.061 r  top/target/adapter/address[1]_i_3/O
                         net (fo=3, routed)           0.481    23.542    top/target/adapter/address_reg[1]
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.326    23.868 f  top/target/adapter/ram_mask_reg_0_1_0_5_i_17/O
                         net (fo=2, routed)           0.475    24.343    top/target/adapter/ram_mask_reg_0_1_0_5_i_17_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I4_O)        0.124    24.467 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_10__1/O
                         net (fo=2, routed)           0.441    24.908    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[2]
    SLICE_X27Y19         LUT6 (Prop_lut6_I2_O)        0.124    25.032 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_5/O
                         net (fo=4, routed)           0.641    25.673    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/DIB0
    SLICE_X28Y16         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.495    25.851    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X28Y16         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.484    26.335    
                         clock uncertainty           -0.079    26.256    
    SLICE_X28Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    26.071    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         26.071    
                         arrival time                         -25.673    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 8.275ns (43.126%)  route 10.913ns (56.874%))
  Logic Levels:           33  (CARRY4=19 LUT2=2 LUT4=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.851ns = ( 25.851 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 r  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 r  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.191    22.697    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.124    22.821 f  top/target/adapter/address[2]_i_3/O
                         net (fo=6, routed)           0.472    23.292    top/target/adapter/address_reg[2]
    SLICE_X29Y20         LUT4 (Prop_lut4_I2_O)        0.119    23.411 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_14__0/O
                         net (fo=4, routed)           0.844    24.255    top/target/adapter/ram_mask_reg_0_1_0_5_i_14__0_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I1_O)        0.332    24.587 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_8__1/O
                         net (fo=2, routed)           0.454    25.041    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[0]
    SLICE_X27Y17         LUT6 (Prop_lut6_I2_O)        0.124    25.165 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.500    25.665    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/DIA0
    SLICE_X28Y16         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.495    25.851    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/WCLK
    SLICE_X28Y16         RAMD32                                       r  top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.484    26.335    
                         clock uncertainty           -0.079    26.256    
    SLICE_X28Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    26.095    top/target/bh/TLBroadcastTracker_3/o_data/ram_mask_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         26.095    
                         arrival time                         -25.665    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.074ns  (logic 8.268ns (43.348%)  route 10.806ns (56.652%))
  Logic Levels:           33  (CARRY4=19 LUT2=3 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 25.850 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 f  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.191    22.697    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  top/target/adapter/address[2]_i_3/O
                         net (fo=6, routed)           0.602    23.423    top/target/adapter/address_reg[2]
    SLICE_X26Y19         LUT2 (Prop_lut2_I0_O)        0.118    23.541 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_5__0/O
                         net (fo=2, routed)           0.576    24.118    top/target/adapter/ram_mask_reg_0_1_6_7_i_5__0_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I4_O)        0.326    24.444 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_3__1/O
                         net (fo=2, routed)           0.451    24.894    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[7]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    25.018 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.533    25.551    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/DIA1
    SLICE_X30Y17         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.494    25.850    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X30Y17         RAMD32                                       r  top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.484    26.334    
                         clock uncertainty           -0.079    26.255    
    SLICE_X30Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    25.997    top/target/bh/TLBroadcastTracker/o_data/ram_mask_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         25.997    
                         arrival time                         -25.551    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.038ns  (logic 8.268ns (43.430%)  route 10.770ns (56.570%))
  Logic Levels:           33  (CARRY4=19 LUT2=3 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns = ( 25.852 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 f  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.191    22.697    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  top/target/adapter/address[2]_i_3/O
                         net (fo=6, routed)           0.602    23.423    top/target/adapter/address_reg[2]
    SLICE_X26Y19         LUT2 (Prop_lut2_I0_O)        0.118    23.541 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_5__0/O
                         net (fo=2, routed)           0.576    24.118    top/target/adapter/ram_mask_reg_0_1_6_7_i_5__0_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I4_O)        0.326    24.444 r  top/target/adapter/ram_mask_reg_0_1_6_7_i_3__1/O
                         net (fo=2, routed)           0.451    24.894    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[7]
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    25.018 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_7_6_7_i_1/O
                         net (fo=4, routed)           0.497    25.515    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/DIA1
    SLICE_X30Y15         RAMD32                                       r  top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.496    25.852    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/WCLK
    SLICE_X30Y15         RAMD32                                       r  top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.484    26.336    
                         clock uncertainty           -0.079    26.257    
    SLICE_X30Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    25.999    top/target/bh/TLBroadcastTracker_2/o_data/ram_mask_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         25.999    
                         arrival time                         -25.515    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 top/target/adapter/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 8.268ns (43.388%)  route 10.788ns (56.612%))
  Logic Levels:           33  (CARRY4=19 LUT2=3 LUT4=3 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns = ( 25.852 - 20.000 ) 
    Source Clock Delay      (SCD):    6.477ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.752     6.477    top/target/adapter/CLK
    SLICE_X41Y13         FDRE                                         r  top/target/adapter/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     6.933 r  top/target/adapter/addr_reg[4]/Q
                         net (fo=5, routed)           0.443     7.377    top/target/adapter/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_address[3]
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.033 r  top/target/adapter/addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.033    top/target/adapter/addr_reg[7]_i_3_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  top/target/adapter/addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.147    top/target/adapter/addr_reg[11]_i_2_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  top/target/adapter/addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.261    top/target/adapter/addr_reg[15]_i_3_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  top/target/adapter/addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    top/target/adapter/addr_reg[19]_i_2_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.489 r  top/target/adapter/addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.489    top/target/adapter/addr_reg[23]_i_3_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.603 r  top/target/adapter/addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.603    top/target/adapter/addr_reg[27]_i_2_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.937 r  top/target/adapter/addr_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.592     9.529    top/target/adapter/p_1_in[29]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.303     9.832 r  top/target/adapter/ram_address_reg_0_1_0_5_i_178/O
                         net (fo=1, routed)           0.000     9.832    top/target/adapter/ram_address_reg_0_1_0_5_i_178_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.382 r  top/target/adapter/ram_address_reg_0_1_0_5_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.382    top/target/adapter/ram_address_reg_0_1_0_5_i_105_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.496 r  top/target/adapter/ram_address_reg_0_1_0_5_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.496    top/target/adapter/ram_address_reg_0_1_0_5_i_109_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.610 r  top/target/adapter/ram_size_reg_0_1_0_3_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.610    top/target/adapter/ram_size_reg_0_1_0_3_i_96_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  top/target/adapter/ram_size_reg_0_1_0_3_i_92/CO[3]
                         net (fo=1, routed)           0.000    10.724    top/target/adapter/ram_size_reg_0_1_0_3_i_92_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  top/target/adapter/ram_size_reg_0_1_0_3_i_89/CO[3]
                         net (fo=1, routed)           0.000    10.838    top/target/adapter/ram_size_reg_0_1_0_3_i_89_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  top/target/adapter/ram_size_reg_0_1_0_3_i_51/CO[3]
                         net (fo=1, routed)           0.009    10.961    top/target/adapter/ram_size_reg_0_1_0_3_i_51_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  top/target/adapter/ram_size_reg_0_1_0_3_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.075    top/target/adapter/ram_size_reg_0_1_0_3_i_48_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.189 r  top/target/adapter/ram_size_reg_0_1_0_3_i_45/CO[3]
                         net (fo=1, routed)           0.000    11.189    top/target/adapter/ram_size_reg_0_1_0_3_i_45_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.523 r  top/target/adapter/ram_size_reg_0_1_0_3_i_25/O[1]
                         net (fo=7, routed)           0.951    12.474    target/adapter/_GEN_56[61]
    SLICE_X35Y24         LUT4 (Prop_lut4_I3_O)        0.303    12.777 r  ram_size_reg_0_1_0_3_i_67/O
                         net (fo=1, routed)           0.000    12.777    top/target/adapter/len_reg[63]_0[1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.327 r  top/target/adapter/ram_size_reg_0_1_0_3_i_26/CO[3]
                         net (fo=177, routed)         1.228    14.555    top/target/adapter/_T_151
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.119    14.674 r  top/target/adapter/ram_address_reg_0_1_0_5_i_231/O
                         net (fo=1, routed)           0.953    15.627    top/target/adapter/ram_address_reg_0_1_0_5_i_231_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.332    15.959 f  top/target/adapter/ram_address_reg_0_1_0_5_i_171/O
                         net (fo=3, routed)           0.725    16.684    top/target/adapter/ram_address_reg_0_1_0_5_i_171_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I4_O)        0.150    16.834 r  top/target/adapter/ram_address_reg_0_1_0_5_i_130/O
                         net (fo=4, routed)           0.849    17.682    top/target/adapter/ram_address_reg_0_1_0_5_i_130_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.358    18.040 r  top/target/adapter/ram_address_reg_0_1_0_5_i_67/O
                         net (fo=5, routed)           1.000    19.041    top/target/adapter/ram_address_reg_0_1_0_5_i_67_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I1_O)        0.372    19.413 r  top/target/adapter/ram_address_reg_0_1_0_5_i_44/O
                         net (fo=4, routed)           0.667    20.079    top/target/adapter/ram_address_reg_0_1_0_5_i_44_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I2_O)        0.328    20.407 r  top/target/adapter/ram_address_reg_0_1_0_5_i_31/O
                         net (fo=1, routed)           0.322    20.729    top/target/adapter/ram_address_reg_0_1_0_5_i_31_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.127 r  top/target/adapter/ram_address_reg_0_1_0_5_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.127    top/target/adapter/ram_address_reg_0_1_0_5_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.355 f  top/target/adapter/ram_address_reg_0_1_0_5_i_23/CO[2]
                         net (fo=1, routed)           0.422    21.777    top/target/pbus/sync_xing/Queue/_T_294[6]
    SLICE_X27Y19         LUT4 (Prop_lut4_I2_O)        0.313    22.090 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25/O
                         net (fo=1, routed)           0.291    22.381    top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_25_n_0
    SLICE_X27Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.505 f  top/target/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5_i_22/O
                         net (fo=5, routed)           0.437    22.943    top/target/adapter/addr_reg[0]_0
    SLICE_X27Y22         LUT2 (Prop_lut2_I1_O)        0.118    23.061 r  top/target/adapter/address[1]_i_3/O
                         net (fo=3, routed)           0.481    23.542    top/target/adapter/address_reg[1]
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.326    23.868 f  top/target/adapter/ram_mask_reg_0_1_0_5_i_17/O
                         net (fo=2, routed)           0.472    24.340    top/target/adapter/ram_mask_reg_0_1_0_5_i_17_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I4_O)        0.124    24.464 r  top/target/adapter/ram_mask_reg_0_1_0_5_i_9__1/O
                         net (fo=2, routed)           0.594    25.058    top/target/sbus/system_bus_xbar/sbus_auto_coupler_from_port_named_serialadapter_passthru_in_a_bits_mask[3]
    SLICE_X27Y16         LUT6 (Prop_lut6_I2_O)        0.124    25.182 r  top/target/sbus/system_bus_xbar/ram_mask_reg_0_1_0_5_i_3__0/O
                         net (fo=1, routed)           0.352    25.533    top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/DIB1
    SLICE_X28Y15         RAMD32                                       r  top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.496    25.852    top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/WCLK
    SLICE_X28Y15         RAMD32                                       r  top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism              0.484    26.336    
                         clock uncertainty           -0.079    26.257    
    SLICE_X28Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    26.029    top/target/pbus/sync_xing/Queue/ram_mask_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         26.029    
                         arrival time                         -25.533    
  -------------------------------------------------------------------
                         slack                                  0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top/target/tile/sync_xing/Queue_3/value_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.562     1.819    top/target/tile/sync_xing/Queue_3/CLK
    SLICE_X33Y12         FDRE                                         r  top/target/tile/sync_xing/Queue_3/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  top/target/tile/sync_xing/Queue_3/value_reg/Q
                         net (fo=164, routed)         0.218     2.178    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/ADDRD0
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.829     2.366    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/WCLK
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.534     1.832    
    SLICE_X32Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.142    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top/target/tile/sync_xing/Queue_3/value_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.562     1.819    top/target/tile/sync_xing/Queue_3/CLK
    SLICE_X33Y12         FDRE                                         r  top/target/tile/sync_xing/Queue_3/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  top/target/tile/sync_xing/Queue_3/value_reg/Q
                         net (fo=164, routed)         0.218     2.178    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/ADDRD0
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.829     2.366    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/WCLK
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.534     1.832    
    SLICE_X32Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.142    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top/target/tile/sync_xing/Queue_3/value_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.562     1.819    top/target/tile/sync_xing/Queue_3/CLK
    SLICE_X33Y12         FDRE                                         r  top/target/tile/sync_xing/Queue_3/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  top/target/tile/sync_xing/Queue_3/value_reg/Q
                         net (fo=164, routed)         0.218     2.178    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/ADDRD0
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.829     2.366    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/WCLK
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMB/CLK
                         clock pessimism             -0.534     1.832    
    SLICE_X32Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.142    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top/target/tile/sync_xing/Queue_3/value_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.562     1.819    top/target/tile/sync_xing/Queue_3/CLK
    SLICE_X33Y12         FDRE                                         r  top/target/tile/sync_xing/Queue_3/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  top/target/tile/sync_xing/Queue_3/value_reg/Q
                         net (fo=164, routed)         0.218     2.178    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/ADDRD0
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.829     2.366    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/WCLK
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMB_D1/CLK
                         clock pessimism             -0.534     1.832    
    SLICE_X32Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.142    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top/target/tile/sync_xing/Queue_3/value_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.562     1.819    top/target/tile/sync_xing/Queue_3/CLK
    SLICE_X33Y12         FDRE                                         r  top/target/tile/sync_xing/Queue_3/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  top/target/tile/sync_xing/Queue_3/value_reg/Q
                         net (fo=164, routed)         0.218     2.178    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/ADDRD0
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.829     2.366    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/WCLK
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.534     1.832    
    SLICE_X32Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.142    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top/target/tile/sync_xing/Queue_3/value_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.562     1.819    top/target/tile/sync_xing/Queue_3/CLK
    SLICE_X33Y12         FDRE                                         r  top/target/tile/sync_xing/Queue_3/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  top/target/tile/sync_xing/Queue_3/value_reg/Q
                         net (fo=164, routed)         0.218     2.178    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/ADDRD0
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.829     2.366    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/WCLK
    SLICE_X32Y12         RAMD32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism             -0.534     1.832    
    SLICE_X32Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.142    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top/target/tile/sync_xing/Queue_3/value_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.562     1.819    top/target/tile/sync_xing/Queue_3/CLK
    SLICE_X33Y12         FDRE                                         r  top/target/tile/sync_xing/Queue_3/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  top/target/tile/sync_xing/Queue_3/value_reg/Q
                         net (fo=164, routed)         0.218     2.178    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/ADDRD0
    SLICE_X32Y12         RAMS32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.829     2.366    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/WCLK
    SLICE_X32Y12         RAMS32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMD/CLK
                         clock pessimism             -0.534     1.832    
    SLICE_X32Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.142    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top/target/tile/sync_xing/Queue_3/value_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.562     1.819    top/target/tile/sync_xing/Queue_3/CLK
    SLICE_X33Y12         FDRE                                         r  top/target/tile/sync_xing/Queue_3/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     1.960 r  top/target/tile/sync_xing/Queue_3/value_reg/Q
                         net (fo=164, routed)         0.218     2.178    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/ADDRD0
    SLICE_X32Y12         RAMS32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.829     2.366    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/WCLK
    SLICE_X32Y12         RAMS32                                       r  top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMD_D1/CLK
                         clock pessimism             -0.534     1.832    
    SLICE_X32Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.142    top/target/tile/sync_xing/Queue_3/ram_data_reg_0_1_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top/target/tile/frontend/s2_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/tile/frontend/s1_speculative_reg/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.413%)  route 0.214ns (50.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.556     1.813    top/target/tile/frontend/CLK
    SLICE_X20Y55         FDRE                                         r  top/target/tile/frontend/s2_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDRE (Prop_fdre_C_Q)         0.164     1.977 r  top/target/tile/frontend/s2_valid_reg/Q
                         net (fo=3, routed)           0.214     2.191    top/target/tile/frontend/icache/s2_valid
    SLICE_X24Y56         LUT6 (Prop_lut6_I2_O)        0.045     2.236 r  top/target/tile/frontend/icache/s1_speculative_i_1/O
                         net (fo=1, routed)           0.000     2.236    top/target/tile/frontend/icache_n_87
    SLICE_X24Y56         FDRE                                         r  top/target/tile/frontend/s1_speculative_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.825     2.362    top/target/tile/frontend/CLK
    SLICE_X24Y56         FDRE                                         r  top/target/tile/frontend/s1_speculative_reg/C
                         clock pessimism             -0.285     2.077    
    SLICE_X24Y56         FDRE (Hold_fdre_C_D)         0.120     2.197    top/target/tile/frontend/s1_speculative_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top/target/pbus/coupler_from_sbus/buffer/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/pbus/coupler_from_sbus/buffer/Queue_1/ram_data_reg_0_1_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.558     1.815    top/target/pbus/coupler_from_sbus/buffer/Queue_1/CLK
    SLICE_X7Y28          FDRE                                         r  top/target/pbus/coupler_from_sbus/buffer/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.956 r  top/target/pbus/coupler_from_sbus/buffer/Queue_1/value_reg/Q
                         net (fo=122, routed)         0.230     2.185    top/target/pbus/coupler_from_sbus/buffer/Queue_1/ram_data_reg_0_1_18_23/ADDRD0
    SLICE_X6Y28          RAMD32                                       r  top/target/pbus/coupler_from_sbus/buffer/Queue_1/ram_data_reg_0_1_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.824     2.361    top/target/pbus/coupler_from_sbus/buffer/Queue_1/ram_data_reg_0_1_18_23/WCLK
    SLICE_X6Y28          RAMD32                                       r  top/target/pbus/coupler_from_sbus/buffer/Queue_1/ram_data_reg_0_1_18_23/RAMA/CLK
                         clock pessimism             -0.533     1.828    
    SLICE_X6Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.138    top/target/pbus/coupler_from_sbus/buffer/Queue_1/ram_data_reg_0_1_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.138    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y20     top/target/tile/dcache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y20     top/target/tile/dcache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y8      top/target/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y8      top/target/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y8      top/target/tile/frontend/icache/data_arrays_1_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y8      top/target/tile/frontend/icache/data_arrays_1_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20     top/target/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y20     top/target/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4      top/target/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3      top/target/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y18      top/adapter/core/bdev_data_fifo/ram_reg_0_15_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y18      top/adapter/core/bdev_data_fifo/ram_reg_0_15_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y18      top/adapter/core/bdev_data_fifo/ram_reg_0_15_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y18      top/adapter/core/bdev_data_fifo/ram_reg_0_15_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y18      top/adapter/core/bdev_data_fifo/ram_reg_0_15_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y18      top/adapter/core/bdev_data_fifo/ram_reg_0_15_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y18      top/adapter/core/bdev_data_fifo/ram_reg_0_15_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X0Y18      top/adapter/core/bdev_data_fifo/ram_reg_0_15_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y10     top/target/bh/TLBroadcastTracker_3/o_data/ram_data_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y10     top/target/bh/TLBroadcastTracker_3/o_data/ram_data_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y25     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_48_53/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y25     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_48_53/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y25     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_48_53/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y25     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_48_53/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y25     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_48_53/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y25     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_48_53/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y25     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_48_53/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y25     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_48_53/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y24     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_54_59/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X24Y24     top/target/tile/sync_xing/Queue/ram_data_reg_0_1_54_59/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       15.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.159ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.518ns (12.366%)  route 3.671ns (87.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 25.857 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.684     6.409    top/adapter/core/CLK
    SLICE_X12Y45         FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDSE (Prop_fdse_C_Q)         0.518     6.927 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=989, routed)         3.671    10.598    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/SR[0]
    SLICE_X33Y40         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.501    25.857    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/CLK
    SLICE_X33Y40         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/C
                         clock pessimism              0.384    26.241    
                         clock uncertainty           -0.079    26.162    
    SLICE_X33Y40         FDCE (Recov_fdce_C_CLR)     -0.405    25.757    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         25.757    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                 15.159    

Slack (MET) :             15.539ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.518ns (13.305%)  route 3.375ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 25.856 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.684     6.409    top/adapter/core/CLK
    SLICE_X12Y45         FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDSE (Prop_fdse_C_Q)         0.518     6.927 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=989, routed)         3.375    10.303    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/SR[0]
    SLICE_X28Y40         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.500    25.856    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/CLK
    SLICE_X28Y40         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.384    26.240    
                         clock uncertainty           -0.079    26.161    
    SLICE_X28Y40         FDCE (Recov_fdce_C_CLR)     -0.319    25.842    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         25.842    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 15.539    

Slack (MET) :             15.586ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.518ns (13.422%)  route 3.341ns (86.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.684     6.409    top/adapter/core/CLK
    SLICE_X12Y45         FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDSE (Prop_fdse_C_Q)         0.518     6.927 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=989, routed)         3.341    10.269    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/SR[0]
    SLICE_X21Y37         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.498    25.854    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/CLK
    SLICE_X21Y37         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/C
                         clock pessimism              0.484    26.338    
                         clock uncertainty           -0.079    26.259    
    SLICE_X21Y37         FDCE (Recov_fdce_C_CLR)     -0.405    25.854    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         25.854    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                 15.586    

Slack (MET) :             16.516ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.674ns (24.897%)  route 2.033ns (75.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.732     6.457    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y1           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.390     8.365    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X8Y2           LUT2 (Prop_lut2_I0_O)        0.156     8.521 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.643     9.164    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X10Y2          FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.511    25.867    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y2          FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.484    26.351    
                         clock uncertainty           -0.079    26.272    
    SLICE_X10Y2          FDPE (Recov_fdpe_C_PRE)     -0.592    25.680    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.680    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 16.516    

Slack (MET) :             16.516ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.674ns (24.897%)  route 2.033ns (75.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.732     6.457    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y1           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.518     6.975 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.390     8.365    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X8Y2           LUT2 (Prop_lut2_I0_O)        0.156     8.521 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.643     9.164    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X10Y2          FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.511    25.867    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y2          FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.484    26.351    
                         clock uncertainty           -0.079    26.272    
    SLICE_X10Y2          FDPE (Recov_fdpe_C_PRE)     -0.592    25.680    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.680    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 16.516    

Slack (MET) :             16.519ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.518ns (18.330%)  route 2.308ns (81.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 25.854 - 20.000 ) 
    Source Clock Delay      (SCD):    6.409ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.684     6.409    top/adapter/core/CLK
    SLICE_X12Y45         FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDSE (Prop_fdse_C_Q)         0.518     6.927 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=989, routed)         2.308     9.235    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/SR[0]
    SLICE_X22Y43         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.498    25.854    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/CLK
    SLICE_X22Y43         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.384    26.238    
                         clock uncertainty           -0.079    26.159    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.405    25.754    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         25.754    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                 16.519    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.606ns (25.499%)  route 1.771ns (74.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 25.906 - 20.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.732     6.457    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y2           FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     6.913 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.620     7.533    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y3           LUT1 (Prop_lut1_I0_O)        0.150     7.683 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=150, routed)         1.151     8.834    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y6           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.550    25.906    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y6           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.484    26.390    
                         clock uncertainty           -0.079    26.311    
    SLICE_X1Y6           FDPE (Recov_fdpe_C_PRE)     -0.561    25.750    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.606ns (25.499%)  route 1.771ns (74.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 25.906 - 20.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.732     6.457    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y2           FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     6.913 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.620     7.533    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y3           LUT1 (Prop_lut1_I0_O)        0.150     7.683 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=150, routed)         1.151     8.834    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y6           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.550    25.906    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y6           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.484    26.390    
                         clock uncertainty           -0.079    26.311    
    SLICE_X1Y6           FDPE (Recov_fdpe_C_PRE)     -0.561    25.750    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.606ns (25.499%)  route 1.771ns (74.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 25.906 - 20.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.732     6.457    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y2           FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     6.913 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.620     7.533    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y3           LUT1 (Prop_lut1_I0_O)        0.150     7.683 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=150, routed)         1.151     8.834    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y6           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.550    25.906    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y6           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.484    26.390    
                         clock uncertainty           -0.079    26.311    
    SLICE_X1Y6           FDPE (Recov_fdpe_C_PRE)     -0.561    25.750    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.606ns (25.499%)  route 1.771ns (74.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 25.906 - 20.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.491     1.491 r  ibufg_gclk/O
                         net (fo=1, routed)           1.285     2.776    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.732     6.457    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y2           FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     6.913 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.620     7.533    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y3           LUT1 (Prop_lut1_I0_O)        0.150     7.683 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=150, routed)         1.151     8.834    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y6           FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       1.421    21.421 r  ibufg_gclk/O
                         net (fo=1, routed)           1.162    22.583    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.666 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.265    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.356 r  bufg_host_clk/O
                         net (fo=9691, routed)        1.550    25.906    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y6           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.484    26.390    
                         clock uncertainty           -0.079    26.311    
    SLICE_X1Y6           FDPE (Recov_fdpe_C_PRE)     -0.561    25.750    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                 16.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.149%)  route 0.183ns (58.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.569     1.826    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y0          FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDPE (Prop_fdpe_C_Q)         0.128     1.954 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.183     2.137    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y2          FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.837     2.374    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y2          FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.532     1.842    
    SLICE_X12Y2          FDPE (Remov_fdpe_C_PRE)     -0.124     1.718    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.095%)  route 0.202ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.566     1.823    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y0          FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.202     2.166    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X14Y0          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.834     2.371    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y0          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.535     1.836    
    SLICE_X14Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.744    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.095%)  route 0.202ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.566     1.823    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y0          FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.202     2.166    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X14Y0          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.834     2.371    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y0          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.535     1.836    
    SLICE_X14Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.744    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.095%)  route 0.202ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.566     1.823    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y0          FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.202     2.166    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X14Y0          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.834     2.371    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y0          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.535     1.836    
    SLICE_X14Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.744    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.095%)  route 0.202ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.566     1.823    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y0          FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.964 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.202     2.166    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X14Y0          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.834     2.371    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y0          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.535     1.836    
    SLICE_X14Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.744    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.088%)  route 0.239ns (62.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.568     1.825    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.239     2.205    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X11Y3          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.836     2.373    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y3          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.513     1.860    
    SLICE_X11Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.768    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.088%)  route 0.239ns (62.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.568     1.825    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.239     2.205    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X11Y3          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.836     2.373    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y3          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.513     1.860    
    SLICE_X11Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.768    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.088%)  route 0.239ns (62.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.568     1.825    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y4           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDPE (Prop_fdpe_C_Q)         0.141     1.966 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.239     2.205    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X11Y3          FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.836     2.373    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y3          FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.513     1.860    
    SLICE_X11Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.768    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.419%)  route 0.232ns (58.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.586     1.843    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.164     2.007 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.232     2.239    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X2Y2           FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.856     2.393    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y2           FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.513     1.880    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.788    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.419%)  route 0.232ns (58.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.259     0.259 r  ibufg_gclk/O
                         net (fo=1, routed)           0.440     0.699    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.586     1.843    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y0           FDPE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.164     2.007 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.232     2.239    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X2Y2           FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUFG (Prop_ibufg_I_O)       0.447     0.447 r  ibufg_gclk/O
                         net (fo=1, routed)           0.480     0.927    gclk_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  bufg_host_clk/O
                         net (fo=9691, routed)        0.856     2.393    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y2           FDCE                                         r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.513     1.880    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.788    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.451    





