{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676671958584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676671958585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 17:12:38 2023 " "Processing started: Fri Feb 17 17:12:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676671958585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676671958585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676671958585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1676671958869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32_bit " "Found entity 1: sub_32_bit" {  } { { "sub_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/sub_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right_32_bit " "Found entity 1: rotate_right_32_bit" {  } { { "rotate_right_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/rotate_right_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left_32_bit " "Found entity 1: rotate_left_32_bit" {  } { { "rotate_left_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/rotate_left_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bit " "Found entity 1: reg_32_bit" {  } { { "reg_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/reg_32_bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_bit " "Found entity 1: not_32_bit" {  } { { "not_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/not_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_32_bit " "Found entity 1: negate_32_bit" {  } { { "negate_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/negate_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication_32_bit " "Found entity 1: multiplication_32_bit" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/multiplication_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/encoder_32_to_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file division_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 division_32_bit " "Found entity 1: division_32_bit" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpudesignproject.v 1 1 " "Found 1 design units, including 1 entities, in source file cpudesignproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDesignProject " "Found entity 1: CPUDesignProject" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958936 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(43) " "Verilog HDL information at and_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/and_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/and_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IncPC incPC alu.v(2) " "Verilog HDL Declaration information at alu.v(2): object \"IncPC\" differs only in case from object \"incPC\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1676671958941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_bit.v 3 3 " "Found 3 design units, including 3 entities, in source file adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "adder_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958943 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "adder_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/adder_32_bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958943 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "adder_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/adder_32_bit.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_tb.v(43) " "Verilog HDL information at add_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "add_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/add_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/add_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incpc_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file incpc_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 IncPC_32_bit " "Found entity 1: IncPC_32_bit" {  } { { "IncPC_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/IncPC_32_bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958950 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(43) " "Verilog HDL information at or_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/or_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/or_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_tb.v(43) " "Verilog HDL information at sub_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "sub_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/sub_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/sub_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958955 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_tb.v(46) " "Verilog HDL information at mul_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "mul_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mul_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mul_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958958 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_tb.v(46) " "Verilog HDL information at div_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "div_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/div_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/div_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958960 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr_tb.v(43) " "Verilog HDL information at shr_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "shr_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/shr_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/shr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_tb.v(43) " "Verilog HDL information at shra_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "shra_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/shra_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/shra_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shl_tb.v(43) " "Verilog HDL information at shl_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "shl_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/shl_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/shl_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958967 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_tb.v(43) " "Verilog HDL information at rol_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "rol_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/rol_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/rol_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958969 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_tb.v(43) " "Verilog HDL information at ror_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "ror_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/ror_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/ror_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_tb.v(42) " "Verilog HDL information at not_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "not_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/not_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676671958974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/not_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676671958975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp negate_32_bit.v(11) " "Verilog HDL Implicit Net warning at negate_32_bit.v(11): created implicit net for \"temp\"" {  } { { "negate_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/negate_32_bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in CPUDesignProject.v(111) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(111): created implicit net for \"R1in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in CPUDesignProject.v(112) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(112): created implicit net for \"R2in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in CPUDesignProject.v(113) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(113): created implicit net for \"R3in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in CPUDesignProject.v(114) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(114): created implicit net for \"R4in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in CPUDesignProject.v(115) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(115): created implicit net for \"R5in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in CPUDesignProject.v(118) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(118): created implicit net for \"R8in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in CPUDesignProject.v(119) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(119): created implicit net for \"R9in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in CPUDesignProject.v(120) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(120): created implicit net for \"R10in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958975 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in CPUDesignProject.v(121) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(121): created implicit net for \"R11in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in CPUDesignProject.v(122) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(122): created implicit net for \"R12in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in CPUDesignProject.v(123) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(123): created implicit net for \"R13in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in CPUDesignProject.v(124) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(124): created implicit net for \"R14in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in CPUDesignProject.v(125) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(125): created implicit net for \"R15in\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR_data_out CPUDesignProject.v(132) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(132): created implicit net for \"IR_data_out\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst CPUDesignProject.v(141) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(141): created implicit net for \"rst\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Inport_data_out CPUDesignProject.v(167) " "Verilog HDL Implicit Net warning at CPUDesignProject.v(167): created implicit net for \"Inport_data_out\"" {  } { { "CPUDesignProject.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RPC alu.v(88) " "Verilog HDL Implicit Net warning at alu.v(88): created implicit net for \"RPC\"" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_out alu.v(88) " "Verilog HDL Implicit Net warning at alu.v(88): created implicit net for \"PC_out\"" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676671958977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUDesignProject " "Elaborating entity \"CPUDesignProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676671959014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:encoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:encoder\"" {  } { { "CPUDesignProject.v" "encoder" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959055 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_to_5.v(7) " "Verilog HDL Case Statement warning at encoder_32_to_5.v(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1676671959056 "|CPUDesignProject|encoder_32_to_5:encoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_to_5.v(7) " "Verilog HDL Case Statement information at encoder_32_to_5.v(7): all case item expressions in this case statement are onehot" {  } { { "encoder_32_to_5.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/encoder_32_to_5.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1676671959056 "|CPUDesignProject|encoder_32_to_5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_bit reg_32_bit:R0 " "Elaborating entity \"reg_32_bit\" for hierarchy \"reg_32_bit:R0\"" {  } { { "CPUDesignProject.v" "R0" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncPC_32_bit IncPC_32_bit:PC_reg " "Elaborating entity \"IncPC_32_bit\" for hierarchy \"IncPC_32_bit:PC_reg\"" {  } { { "CPUDesignProject.v" "PC_reg" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:MDMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:MDMux\"" {  } { { "CPUDesignProject.v" "MDMux" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1 mux_32_to_1:BusMux " "Elaborating entity \"mux_32_to_1\" for hierarchy \"mux_32_to_1:BusMux\"" {  } { { "CPUDesignProject.v" "BusMux" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959115 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_32_to_1.v(31) " "Verilog HDL Case Statement warning at mux_32_to_1.v(31): incomplete case statement has no default case item" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676671959117 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusMuxOut mux_32_to_1.v(31) " "Verilog HDL Always Construct warning at mux_32_to_1.v(31): inferring latch(es) for variable \"BusMuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676671959117 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[0\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[0\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959118 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[1\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[1\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959118 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[2\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[2\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959118 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[3\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[3\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[4\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[4\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[5\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[5\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[6\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[6\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[7\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[7\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[8\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[8\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[9\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[9\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[10\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[10\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[11\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[11\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[12\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[12\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[13\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[13\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[14\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[14\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959119 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[15\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[15\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[16\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[16\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[17\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[17\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[18\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[18\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[19\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[19\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[20\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[20\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[21\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[21\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[22\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[22\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[23\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[23\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[24\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[24\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959120 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[25\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[25\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959121 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[26\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[26\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959121 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[27\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[27\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959121 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[28\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[28\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959121 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[29\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[29\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959121 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[30\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[30\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959121 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusMuxOut\[31\] mux_32_to_1.v(31) " "Inferred latch for \"BusMuxOut\[31\]\" at mux_32_to_1.v(31)" {  } { { "mux_32_to_1.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/mux_32_to_1.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959121 "|CPUDesignProject|mux_32_to_1:BusMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:the_alu " "Elaborating entity \"alu\" for hierarchy \"alu:the_alu\"" {  } { { "CPUDesignProject.v" "the_alu" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/CPUDesignProject.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959136 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(21) " "Verilog HDL Case Statement warning at alu.v(21): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676671959138 "|CPUDesignProject|alu:the_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C alu.v(21) " "Verilog HDL Always Construct warning at alu.v(21): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676671959138 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] alu.v(21) " "Inferred latch for \"C\[0\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959141 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] alu.v(21) " "Inferred latch for \"C\[1\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959141 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] alu.v(21) " "Inferred latch for \"C\[2\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] alu.v(21) " "Inferred latch for \"C\[3\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] alu.v(21) " "Inferred latch for \"C\[4\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] alu.v(21) " "Inferred latch for \"C\[5\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] alu.v(21) " "Inferred latch for \"C\[6\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] alu.v(21) " "Inferred latch for \"C\[7\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] alu.v(21) " "Inferred latch for \"C\[8\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] alu.v(21) " "Inferred latch for \"C\[9\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] alu.v(21) " "Inferred latch for \"C\[10\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] alu.v(21) " "Inferred latch for \"C\[11\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] alu.v(21) " "Inferred latch for \"C\[12\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959142 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] alu.v(21) " "Inferred latch for \"C\[13\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] alu.v(21) " "Inferred latch for \"C\[14\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] alu.v(21) " "Inferred latch for \"C\[15\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] alu.v(21) " "Inferred latch for \"C\[16\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] alu.v(21) " "Inferred latch for \"C\[17\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] alu.v(21) " "Inferred latch for \"C\[18\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] alu.v(21) " "Inferred latch for \"C\[19\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] alu.v(21) " "Inferred latch for \"C\[20\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] alu.v(21) " "Inferred latch for \"C\[21\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] alu.v(21) " "Inferred latch for \"C\[22\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] alu.v(21) " "Inferred latch for \"C\[23\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959143 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] alu.v(21) " "Inferred latch for \"C\[24\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] alu.v(21) " "Inferred latch for \"C\[25\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] alu.v(21) " "Inferred latch for \"C\[26\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] alu.v(21) " "Inferred latch for \"C\[27\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] alu.v(21) " "Inferred latch for \"C\[28\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] alu.v(21) " "Inferred latch for \"C\[29\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] alu.v(21) " "Inferred latch for \"C\[30\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] alu.v(21) " "Inferred latch for \"C\[31\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[32\] alu.v(21) " "Inferred latch for \"C\[32\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[33\] alu.v(21) " "Inferred latch for \"C\[33\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959144 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[34\] alu.v(21) " "Inferred latch for \"C\[34\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[35\] alu.v(21) " "Inferred latch for \"C\[35\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[36\] alu.v(21) " "Inferred latch for \"C\[36\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[37\] alu.v(21) " "Inferred latch for \"C\[37\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[38\] alu.v(21) " "Inferred latch for \"C\[38\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[39\] alu.v(21) " "Inferred latch for \"C\[39\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[40\] alu.v(21) " "Inferred latch for \"C\[40\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[41\] alu.v(21) " "Inferred latch for \"C\[41\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[42\] alu.v(21) " "Inferred latch for \"C\[42\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[43\] alu.v(21) " "Inferred latch for \"C\[43\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[44\] alu.v(21) " "Inferred latch for \"C\[44\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959145 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[45\] alu.v(21) " "Inferred latch for \"C\[45\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[46\] alu.v(21) " "Inferred latch for \"C\[46\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[47\] alu.v(21) " "Inferred latch for \"C\[47\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[48\] alu.v(21) " "Inferred latch for \"C\[48\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[49\] alu.v(21) " "Inferred latch for \"C\[49\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[50\] alu.v(21) " "Inferred latch for \"C\[50\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[51\] alu.v(21) " "Inferred latch for \"C\[51\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[52\] alu.v(21) " "Inferred latch for \"C\[52\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[53\] alu.v(21) " "Inferred latch for \"C\[53\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[54\] alu.v(21) " "Inferred latch for \"C\[54\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[55\] alu.v(21) " "Inferred latch for \"C\[55\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[56\] alu.v(21) " "Inferred latch for \"C\[56\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959146 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[57\] alu.v(21) " "Inferred latch for \"C\[57\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959147 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[58\] alu.v(21) " "Inferred latch for \"C\[58\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959147 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[59\] alu.v(21) " "Inferred latch for \"C\[59\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959147 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[60\] alu.v(21) " "Inferred latch for \"C\[60\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959147 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[61\] alu.v(21) " "Inferred latch for \"C\[61\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959147 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[62\] alu.v(21) " "Inferred latch for \"C\[62\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959147 "|CPUDesignProject|alu:the_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[63\] alu.v(21) " "Inferred latch for \"C\[63\]\" at alu.v(21)" {  } { { "alu.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959147 "|CPUDesignProject|alu:the_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32_bit alu:the_alu\|adder_32_bit:adder " "Elaborating entity \"adder_32_bit\" for hierarchy \"alu:the_alu\|adder_32_bit:adder\"" {  } { { "alu.v" "adder" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16 alu:the_alu\|adder_32_bit:adder\|CLA16:adder1 " "Elaborating entity \"CLA16\" for hierarchy \"alu:the_alu\|adder_32_bit:adder\|CLA16:adder1\"" {  } { { "adder_32_bit.v" "adder1" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/adder_32_bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 alu:the_alu\|adder_32_bit:adder\|CLA16:adder1\|CLA4:adder1 " "Elaborating entity \"CLA4\" for hierarchy \"alu:the_alu\|adder_32_bit:adder\|CLA16:adder1\|CLA4:adder1\"" {  } { { "adder_32_bit.v" "adder1" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/adder_32_bit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_32_bit alu:the_alu\|sub_32_bit:subtraction " "Elaborating entity \"sub_32_bit\" for hierarchy \"alu:the_alu\|sub_32_bit:subtraction\"" {  } { { "alu.v" "subtraction" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_32_bit alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG " "Elaborating entity \"negate_32_bit\" for hierarchy \"alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG\"" {  } { { "sub_32_bit.v" "NEG" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/sub_32_bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32_bit alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG\|not_32_bit:NOT " "Elaborating entity \"not_32_bit\" for hierarchy \"alu:the_alu\|sub_32_bit:subtraction\|negate_32_bit:NEG\|not_32_bit:NOT\"" {  } { { "negate_32_bit.v" "NOT" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/negate_32_bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication_32_bit alu:the_alu\|multiplication_32_bit:mutlipication " "Elaborating entity \"multiplication_32_bit\" for hierarchy \"alu:the_alu\|multiplication_32_bit:mutlipication\"" {  } { { "alu.v" "mutlipication" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959264 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplication_32_bit.v(22) " "Verilog HDL Case Statement warning at multiplication_32_bit.v(22): case item expression never matches the case expression" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/multiplication_32_bit.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676671959266 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplication_32_bit.v(24) " "Verilog HDL Case Statement warning at multiplication_32_bit.v(24): case item expression never matches the case expression" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/multiplication_32_bit.v" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676671959266 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplication_32_bit.v(26) " "Verilog HDL Case Statement warning at multiplication_32_bit.v(26): case item expression never matches the case expression" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/multiplication_32_bit.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676671959266 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "runningSum multiplication_32_bit.v(30) " "Verilog HDL Always Construct warning at multiplication_32_bit.v(30): variable \"runningSum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplication_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/multiplication_32_bit.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676671959266 "|CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division_32_bit alu:the_alu\|division_32_bit:divison " "Elaborating entity \"division_32_bit\" for hierarchy \"alu:the_alu\|division_32_bit:divison\"" {  } { { "alu.v" "divison" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "absB division_32_bit.v(7) " "Verilog HDL or VHDL warning at division_32_bit.v(7): object \"absB\" assigned a value but never read" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676671959319 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "absA division_32_bit.v(12) " "Verilog HDL Always Construct warning at division_32_bit.v(12): inferring latch(es) for variable \"absA\", which holds its previous value in one or more paths through the always construct" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676671959321 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[0\] division_32_bit.v(17) " "Inferred latch for \"absA\[0\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959323 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[1\] division_32_bit.v(17) " "Inferred latch for \"absA\[1\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959323 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[2\] division_32_bit.v(17) " "Inferred latch for \"absA\[2\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959323 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[3\] division_32_bit.v(17) " "Inferred latch for \"absA\[3\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959323 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[4\] division_32_bit.v(17) " "Inferred latch for \"absA\[4\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959323 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[5\] division_32_bit.v(17) " "Inferred latch for \"absA\[5\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959323 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[6\] division_32_bit.v(17) " "Inferred latch for \"absA\[6\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959323 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[7\] division_32_bit.v(17) " "Inferred latch for \"absA\[7\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959323 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[8\] division_32_bit.v(17) " "Inferred latch for \"absA\[8\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[9\] division_32_bit.v(17) " "Inferred latch for \"absA\[9\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[10\] division_32_bit.v(17) " "Inferred latch for \"absA\[10\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[11\] division_32_bit.v(17) " "Inferred latch for \"absA\[11\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[12\] division_32_bit.v(17) " "Inferred latch for \"absA\[12\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[13\] division_32_bit.v(17) " "Inferred latch for \"absA\[13\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[14\] division_32_bit.v(17) " "Inferred latch for \"absA\[14\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[15\] division_32_bit.v(17) " "Inferred latch for \"absA\[15\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[16\] division_32_bit.v(17) " "Inferred latch for \"absA\[16\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[17\] division_32_bit.v(17) " "Inferred latch for \"absA\[17\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959324 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[18\] division_32_bit.v(17) " "Inferred latch for \"absA\[18\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[19\] division_32_bit.v(17) " "Inferred latch for \"absA\[19\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[20\] division_32_bit.v(17) " "Inferred latch for \"absA\[20\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[21\] division_32_bit.v(17) " "Inferred latch for \"absA\[21\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[22\] division_32_bit.v(17) " "Inferred latch for \"absA\[22\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[23\] division_32_bit.v(17) " "Inferred latch for \"absA\[23\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[24\] division_32_bit.v(17) " "Inferred latch for \"absA\[24\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[25\] division_32_bit.v(17) " "Inferred latch for \"absA\[25\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[26\] division_32_bit.v(17) " "Inferred latch for \"absA\[26\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[27\] division_32_bit.v(17) " "Inferred latch for \"absA\[27\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[28\] division_32_bit.v(17) " "Inferred latch for \"absA\[28\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[29\] division_32_bit.v(17) " "Inferred latch for \"absA\[29\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[30\] division_32_bit.v(17) " "Inferred latch for \"absA\[30\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "absA\[31\] division_32_bit.v(17) " "Inferred latch for \"absA\[31\]\" at division_32_bit.v(17)" {  } { { "division_32_bit.v" "" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/division_32_bit.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676671959325 "|CPUDesignProject|alu:the_alu|division_32_bit:divison"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left_32_bit alu:the_alu\|rotate_left_32_bit:rotateL " "Elaborating entity \"rotate_left_32_bit\" for hierarchy \"alu:the_alu\|rotate_left_32_bit:rotateL\"" {  } { { "alu.v" "rotateL" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right_32_bit alu:the_alu\|rotate_right_32_bit:rotateR " "Elaborating entity \"rotate_right_32_bit\" for hierarchy \"alu:the_alu\|rotate_right_32_bit:rotateR\"" {  } { { "alu.v" "rotateR" { Text "C:/Users/19lg26/Documents/CPU-Design-main/QuartusProject/ELEC_374/alu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676671959361 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a ADD 1 32 " "Port \"a\" on the entity instantiation of \"ADD\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "negate_3