Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Gabriel\Documents\GPU\gpu_qsys.qsys --block-symbol-file --output-directory=C:\Users\Gabriel\Documents\GPU\gpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GPU/gpu_qsys.qsys
Progress: Reading input file
Progress: Adding address_span_extender [altera_address_span_extender 18.1]
Progress: Parameterizing module address_span_extender
Progress: Adding gpu_main [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module gpu_main
Progress: Adding hps [altera_hps 18.1]
Progress: Parameterizing module hps
Progress: Adding instr_fifo [altera_avalon_fifo 18.1]
Progress: Parameterizing module instr_fifo
Progress: Adding pixel_dma [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module pixel_dma
Progress: Adding pixel_fifo_mod [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module pixel_fifo_mod
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding prim_assembly_fifo [altera_avalon_fifo 18.1]
Progress: Parameterizing module prim_assembly_fifo
Progress: Adding raster_fifo [altera_avalon_fifo 18.1]
Progress: Parameterizing module raster_fifo
Progress: Adding vert_processing_fifo [altera_avalon_fifo 18.1]
Progress: Parameterizing module vert_processing_fifo
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module vga_controller
Progress: Adding video_pll [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: gpu_qsys.hps: HPS Main PLL counter settings: n = 0  m = 73
Info: gpu_qsys.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: gpu_qsys.hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: gpu_qsys.hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: gpu_qsys.hps: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: gpu_qsys.hps: set_interface_assignment: Interface "hps_io" does not exist
Info: gpu_qsys.instr_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: gpu_qsys.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: gpu_qsys.pll: Able to implement PLL with user settings
Info: gpu_qsys.vga_controller: Video Output Stream: Format: 800 x 600 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: gpu_qsys.hps: hps.f2h_sdram0_data must be connected to an Avalon-MM master
Warning: gpu_qsys.instr_fifo: instr_fifo.out_csr must be connected to an Avalon-MM master
Warning: gpu_qsys.prim_assembly_fifo: prim_assembly_fifo.in_csr must be connected to an Avalon-MM master
Warning: gpu_qsys.raster_fifo: raster_fifo.in_csr must be connected to an Avalon-MM master
Warning: gpu_qsys.vert_processing_fifo: vert_processing_fifo.in_csr must be connected to an Avalon-MM master
Warning: gpu_qsys.: You have exported the interface instr_fifo.out but not its associated clock interface.  Export instr_fifo.clk_out
Warning: gpu_qsys.: You have exported the interface instr_fifo.out but not its associated reset interface.  Export instr_fifo.reset_out
Warning: gpu_qsys.: You have exported the interface prim_assembly_fifo.in but not its associated clock interface.  Export the driver of prim_assembly_fifo.clk_in
Warning: gpu_qsys.: You have exported the interface prim_assembly_fifo.in but not its associated reset interface.  Export the driver(s) of prim_assembly_fifo.reset_in
Warning: gpu_qsys.: You have exported the interface prim_assembly_fifo.out but not its associated clock interface.  Export prim_assembly_fifo.clk_out
Warning: gpu_qsys.: You have exported the interface prim_assembly_fifo.out but not its associated reset interface.  Export prim_assembly_fifo.reset_out
Warning: gpu_qsys.: You have exported the interface raster_fifo.in but not its associated clock interface.  Export the driver of raster_fifo.clk_in
Warning: gpu_qsys.: You have exported the interface raster_fifo.in but not its associated reset interface.  Export the driver(s) of raster_fifo.reset_in
Warning: gpu_qsys.: You have exported the interface raster_fifo.out but not its associated clock interface.  Export raster_fifo.clk_out
Warning: gpu_qsys.: You have exported the interface raster_fifo.out but not its associated reset interface.  Export raster_fifo.reset_out
Warning: gpu_qsys.: You have exported the interface vert_processing_fifo.in but not its associated clock interface.  Export the driver of vert_processing_fifo.clk_in
Warning: gpu_qsys.: You have exported the interface vert_processing_fifo.in but not its associated reset interface.  Export the driver(s) of vert_processing_fifo.reset_in
Warning: gpu_qsys.: You have exported the interface vert_processing_fifo.out but not its associated clock interface.  Export vert_processing_fifo.clk_out
Warning: gpu_qsys.: You have exported the interface vert_processing_fifo.out but not its associated reset interface.  Export vert_processing_fifo.reset_out
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Gabriel\Documents\GPU\gpu_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\Gabriel\Documents\GPU\gpu\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading GPU/gpu_qsys.qsys
Progress: Reading input file
Progress: Adding address_span_extender [altera_address_span_extender 18.1]
Progress: Parameterizing module address_span_extender
Progress: Adding gpu_main [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module gpu_main
Progress: Adding hps [altera_hps 18.1]
Progress: Parameterizing module hps
Progress: Adding instr_fifo [altera_avalon_fifo 18.1]
Progress: Parameterizing module instr_fifo
Progress: Adding pixel_dma [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module pixel_dma
Progress: Adding pixel_fifo_mod [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module pixel_fifo_mod
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding prim_assembly_fifo [altera_avalon_fifo 18.1]
Progress: Parameterizing module prim_assembly_fifo
Progress: Adding raster_fifo [altera_avalon_fifo 18.1]
Progress: Parameterizing module raster_fifo
Progress: Adding vert_processing_fifo [altera_avalon_fifo 18.1]
Progress: Parameterizing module vert_processing_fifo
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module vga_controller
Progress: Adding video_pll [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: gpu_qsys.hps: HPS Main PLL counter settings: n = 0  m = 73
Info: gpu_qsys.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: gpu_qsys.hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: gpu_qsys.hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: gpu_qsys.hps: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: gpu_qsys.hps: set_interface_assignment: Interface "hps_io" does not exist
Info: gpu_qsys.instr_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: gpu_qsys.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: gpu_qsys.pll: Able to implement PLL with user settings
Info: gpu_qsys.vga_controller: Video Output Stream: Format: 800 x 600 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Warning: gpu_qsys.hps: hps.f2h_sdram0_data must be connected to an Avalon-MM master
Warning: gpu_qsys.instr_fifo: instr_fifo.out_csr must be connected to an Avalon-MM master
Warning: gpu_qsys.prim_assembly_fifo: prim_assembly_fifo.in_csr must be connected to an Avalon-MM master
Warning: gpu_qsys.raster_fifo: raster_fifo.in_csr must be connected to an Avalon-MM master
Warning: gpu_qsys.vert_processing_fifo: vert_processing_fifo.in_csr must be connected to an Avalon-MM master
Warning: gpu_qsys.: You have exported the interface instr_fifo.out but not its associated clock interface.  Export instr_fifo.clk_out
Warning: gpu_qsys.: You have exported the interface instr_fifo.out but not its associated reset interface.  Export instr_fifo.reset_out
Warning: gpu_qsys.: You have exported the interface prim_assembly_fifo.in but not its associated clock interface.  Export the driver of prim_assembly_fifo.clk_in
Warning: gpu_qsys.: You have exported the interface prim_assembly_fifo.in but not its associated reset interface.  Export the driver(s) of prim_assembly_fifo.reset_in
Warning: gpu_qsys.: You have exported the interface prim_assembly_fifo.out but not its associated clock interface.  Export prim_assembly_fifo.clk_out
Warning: gpu_qsys.: You have exported the interface prim_assembly_fifo.out but not its associated reset interface.  Export prim_assembly_fifo.reset_out
Warning: gpu_qsys.: You have exported the interface raster_fifo.in but not its associated clock interface.  Export the driver of raster_fifo.clk_in
Warning: gpu_qsys.: You have exported the interface raster_fifo.in but not its associated reset interface.  Export the driver(s) of raster_fifo.reset_in
Warning: gpu_qsys.: You have exported the interface raster_fifo.out but not its associated clock interface.  Export raster_fifo.clk_out
Warning: gpu_qsys.: You have exported the interface raster_fifo.out but not its associated reset interface.  Export raster_fifo.reset_out
Warning: gpu_qsys.: You have exported the interface vert_processing_fifo.in but not its associated clock interface.  Export the driver of vert_processing_fifo.clk_in
Warning: gpu_qsys.: You have exported the interface vert_processing_fifo.in but not its associated reset interface.  Export the driver(s) of vert_processing_fifo.reset_in
Warning: gpu_qsys.: You have exported the interface vert_processing_fifo.out but not its associated clock interface.  Export vert_processing_fifo.clk_out
Warning: gpu_qsys.: You have exported the interface vert_processing_fifo.out but not its associated reset interface.  Export vert_processing_fifo.reset_out
Info: gpu_qsys: Generating gpu_qsys "gpu_qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master gpu_main.avalon_master and slave address_span_extender.windowed_slave because the master has address signal 30 bit wide, but the slave is 28 bit wide.
Info: address_span_extender: "gpu_qsys" instantiated altera_address_span_extender "address_span_extender"
Info: gpu_main: Starting Generation of External Bus to Avalon Bridge
Info: gpu_main: "gpu_qsys" instantiated altera_up_external_bus_to_avalon_bridge "gpu_main"
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 73
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps: set_interface_assignment: Interface "hps_io" does not exist
Info: hps: "gpu_qsys" instantiated altera_hps "hps"
Info: instr_fifo: Starting RTL generation for module 'gpu_qsys_instr_fifo'
Info: instr_fifo:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=gpu_qsys_instr_fifo --dir=C:/Users/Gabriel/AppData/Local/Temp/alt8369_7016190884356208098.dir/0004_instr_fifo_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt8369_7016190884356208098.dir/0004_instr_fifo_gen//gpu_qsys_instr_fifo_component_configuration.pl  --do_build_sim=0  ]
Info: instr_fifo: Done RTL generation for module 'gpu_qsys_instr_fifo'
Info: instr_fifo: "gpu_qsys" instantiated altera_avalon_fifo "instr_fifo"
Info: pixel_dma: Starting Generation of VGA Pixel Buffer
Info: pixel_dma: "gpu_qsys" instantiated altera_up_avalon_video_pixel_buffer_dma "pixel_dma"
Info: pixel_fifo_mod: Starting Generation of the Dual Clock Buffer
Info: pixel_fifo_mod: "gpu_qsys" instantiated altera_up_avalon_video_dual_clock_buffer "pixel_fifo_mod"
Info: pll: "gpu_qsys" instantiated altera_pll "pll"
Info: prim_assembly_fifo: Starting RTL generation for module 'gpu_qsys_prim_assembly_fifo'
Info: prim_assembly_fifo:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=gpu_qsys_prim_assembly_fifo --dir=C:/Users/Gabriel/AppData/Local/Temp/alt8369_7016190884356208098.dir/0008_prim_assembly_fifo_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt8369_7016190884356208098.dir/0008_prim_assembly_fifo_gen//gpu_qsys_prim_assembly_fifo_component_configuration.pl  --do_build_sim=0  ]
Info: prim_assembly_fifo: Done RTL generation for module 'gpu_qsys_prim_assembly_fifo'
Info: prim_assembly_fifo: "gpu_qsys" instantiated altera_avalon_fifo "prim_assembly_fifo"
Info: vga_controller: Starting Generation of VGA Controller
Info: vga_controller: "gpu_qsys" instantiated altera_up_avalon_video_vga_controller "vga_controller"
Info: video_pll: "gpu_qsys" instantiated altera_up_avalon_video_pll "video_pll"
Info: mm_interconnect_0: "gpu_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "gpu_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "gpu_qsys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: rst_controller: "gpu_qsys" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: video_pll: "video_pll" instantiated altera_pll "video_pll"
Info: reset_from_locked: "video_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: gpu_main_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "gpu_main_avalon_master_translator"
Info: address_span_extender_windowed_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "address_span_extender_windowed_slave_translator"
Info: pixel_dma_avalon_pixel_dma_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "pixel_dma_avalon_pixel_dma_master_agent"
Info: hps_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_f2h_axi_slave_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: pixel_dma_avalon_pixel_dma_master_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "pixel_dma_avalon_pixel_dma_master_limiter"
Info: Reusing file C:/Users/Gabriel/Documents/GPU/gpu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Gabriel/Documents/GPU/gpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_h2f_axi_master_agent: "mm_interconnect_2" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: Reusing file C:/Users/Gabriel/Documents/GPU/gpu/synthesis/submodules/altera_merlin_address_alignment.sv
Info: pixel_dma_avalon_control_slave_agent: "mm_interconnect_2" instantiated altera_merlin_slave_agent "pixel_dma_avalon_control_slave_agent"
Info: Reusing file C:/Users/Gabriel/Documents/GPU/gpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: pixel_dma_avalon_control_slave_agent_rsp_fifo: "mm_interconnect_2" instantiated altera_avalon_sc_fifo "pixel_dma_avalon_control_slave_agent_rsp_fifo"
Info: Reusing file C:/Users/Gabriel/Documents/GPU/gpu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: pixel_dma_avalon_control_slave_burst_adapter: "mm_interconnect_2" instantiated altera_merlin_burst_adapter "pixel_dma_avalon_control_slave_burst_adapter"
Info: Reusing file C:/Users/Gabriel/Documents/GPU/gpu/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Gabriel/Documents/GPU/gpu/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Gabriel/Documents/GPU/gpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Gabriel/Documents/GPU/gpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: gpu_qsys: Done "gpu_qsys" with 43 modules, 105 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
