Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec 12 12:26:15 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Principal_timing_summary_routed.rpt -pb Principal_timing_summary_routed.pb -rpx Principal_timing_summary_routed.rpx -warn_on_violation
| Design       : Principal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               136         
SYNTH-10   Warning           Wide multiplier                           3           
SYNTH-14   Warning           DSP cannot absorb non-zero init register  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (304)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 117 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Inst_DECODER/aux_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (304)
--------------------------------------------------
 There are 304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  323          inf        0.000                      0                  323           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.784ns  (logic 7.540ns (63.985%)  route 4.244ns (36.015%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.444    11.784    Inst_PSWRD_BOTON/sel
    SLICE_X11Y87         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.784ns  (logic 7.540ns (63.985%)  route 4.244ns (36.015%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.444    11.784    Inst_PSWRD_BOTON/sel
    SLICE_X11Y87         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.784ns  (logic 7.540ns (63.985%)  route 4.244ns (36.015%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.444    11.784    Inst_PSWRD_BOTON/sel
    SLICE_X11Y87         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.784ns  (logic 7.540ns (63.985%)  route 4.244ns (36.015%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.444    11.784    Inst_PSWRD_BOTON/sel
    SLICE_X11Y87         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 7.540ns (64.760%)  route 4.103ns (35.240%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.303    11.643    Inst_PSWRD_BOTON/sel
    SLICE_X11Y86         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 7.540ns (64.760%)  route 4.103ns (35.240%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.303    11.643    Inst_PSWRD_BOTON/sel
    SLICE_X11Y86         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 7.540ns (64.760%)  route 4.103ns (35.240%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.303    11.643    Inst_PSWRD_BOTON/sel
    SLICE_X11Y86         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/segundos_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.643ns  (logic 7.540ns (64.760%)  route 4.103ns (35.240%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.303    11.643    Inst_PSWRD_BOTON/sel
    SLICE_X11Y86         FDRE                                         r  Inst_PSWRD_BOTON/segundos_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/tempo_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.624ns  (logic 7.540ns (64.866%)  route 4.084ns (35.134%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.284    11.624    Inst_PSWRD_BOTON/sel
    SLICE_X3Y84          FDRE                                         r  Inst_PSWRD_BOTON/tempo_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/segundos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/tempo_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.624ns  (logic 7.540ns (64.866%)  route 4.084ns (35.134%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/segundos_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_PSWRD_BOTON/segundos_reg[15]/Q
                         net (fo=3, routed)           0.702     1.158    Inst_PSWRD_BOTON/segundos_reg[15]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     5.009 r  Inst_PSWRD_BOTON/segundos1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    Inst_PSWRD_BOTON/segundos1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.529 r  Inst_PSWRD_BOTON/segundos1__1/P[4]
                         net (fo=2, routed)           1.292     7.822    Inst_PSWRD_BOTON/segundos1__1_n_101
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.946 r  Inst_PSWRD_BOTON/segundos1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.946    Inst_PSWRD_BOTON/segundos1_carry__0_i_3_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.479 r  Inst_PSWRD_BOTON/segundos1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.479    Inst_PSWRD_BOTON/segundos1_carry__0_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.596 r  Inst_PSWRD_BOTON/segundos1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.596    Inst_PSWRD_BOTON/segundos1_carry__1_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.835 f  Inst_PSWRD_BOTON/segundos1_carry__2/O[2]
                         net (fo=1, routed)           0.804     9.638    Inst_PSWRD_BOTON/segundos1_carry__2_n_5
    SLICE_X13Y84         LUT2 (Prop_lut2_I0_O)        0.301     9.939 r  Inst_PSWRD_BOTON/segundos0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.939    Inst_PSWRD_BOTON/segundos0_carry__2_i_4_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.340 r  Inst_PSWRD_BOTON/segundos0_carry__2/CO[3]
                         net (fo=36, routed)          1.284    11.624    Inst_PSWRD_BOTON/sel
    SLICE_X3Y84          FDRE                                         r  Inst_PSWRD_BOTON/tempo_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.141ns (60.127%)  route 0.094ns (39.873%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDPE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/C
    SLICE_X1Y96          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.094     0.235    Inst_estado_caja/Q[0]
    SLICE_X1Y96          FDCE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.844%)  route 0.164ns (56.156%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.164     0.292    Inst_estado_caja/Q[1]
    SLICE_X1Y96          FDCE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/numero_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.748%)  route 0.171ns (57.252%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/cnt_reg[0]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_PSWRD_BOTON/cnt_reg[0]/Q
                         net (fo=9, routed)           0.171     0.299    Inst_PSWRD_BOTON/cnt_reg[0]
    SLICE_X4Y85          FDRE                                         r  Inst_PSWRD_BOTON/numero_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_estado_caja/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.227ns (72.248%)  route 0.087ns (27.752%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE                         0.000     0.000 r  Inst_estado_caja/FSM_onehot_current_state_reg[1]/C
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  Inst_estado_caja/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.087     0.215    Inst_estado_caja/Q[1]
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.099     0.314 r  Inst_estado_caja/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    Inst_estado_caja/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X1Y96          FDPE                                         r  Inst_estado_caja/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_syncron/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_syncron/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  Inst_syncron/sreg_reg[1]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_syncron/sreg_reg[1]/Q
                         net (fo=2, routed)           0.180     0.321    Inst_syncron/sreg[1]
    SLICE_X5Y88          FDRE                                         r  Inst_syncron/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_syncron/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_syncron/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.062%)  route 0.186ns (56.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  Inst_syncron/sreg_reg[0]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_syncron/sreg_reg[0]/Q
                         net (fo=2, routed)           0.186     0.327    Inst_syncron/sreg[0]
    SLICE_X5Y88          FDRE                                         r  Inst_syncron/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_DECODER/bucle_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_DECODER/bucle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.164ns (49.936%)  route 0.164ns (50.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  Inst_DECODER/bucle_reg[5]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_DECODER/bucle_reg[5]/Q
                         net (fo=11, routed)          0.164     0.328    Inst_DECODER/bucle[5]
    SLICE_X2Y87          FDRE                                         r  Inst_DECODER/bucle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/numero_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.832%)  route 0.196ns (58.168%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/cnt_reg[3]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_PSWRD_BOTON/cnt_reg[3]/Q
                         net (fo=12, routed)          0.196     0.337    Inst_PSWRD_BOTON/cnt_reg[3]
    SLICE_X4Y85          FDRE                                         r  Inst_PSWRD_BOTON/numero_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_DECODER/bucle_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_DECODER/bucle_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.148ns (42.298%)  route 0.202ns (57.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  Inst_DECODER/bucle_reg[4]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_DECODER/bucle_reg[4]/Q
                         net (fo=11, routed)          0.202     0.350    Inst_DECODER/bucle[4]
    SLICE_X2Y87          FDRE                                         r  Inst_DECODER/bucle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_PSWRD_BOTON/ok_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_PSWRD_BOTON/ok_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  Inst_PSWRD_BOTON/ok_reg/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_PSWRD_BOTON/ok_reg/Q
                         net (fo=2, routed)           0.167     0.308    Inst_PSWRD_BOTON/ok_reg_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I1_O)        0.045     0.353 r  Inst_PSWRD_BOTON/ok_i_1/O
                         net (fo=1, routed)           0.000     0.353    Inst_PSWRD_BOTON/ok_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  Inst_PSWRD_BOTON/ok_reg/D
  -------------------------------------------------------------------    -------------------





