<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8291</identifier><datestamp>2013-11-25T04:10:56Z</datestamp><dc:title>Device design and optimization considerations for bulk FinFETs</dc:title><dc:creator>MANOJ, CR</dc:creator><dc:creator>NAGPAL, M</dc:creator><dc:creator>VARGHESE, D</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>double-gate</dc:subject><dc:subject>mosfets</dc:subject><dc:subject>simulation</dc:subject><dc:subject>nm</dc:subject><dc:subject>bulk finfet</dc:subject><dc:subject>device parasitics</dc:subject><dc:subject>fringe capacitance</dc:subject><dc:subject>inverter delay</dc:subject><dc:subject>soi finfet</dc:subject><dc:description>Fabrication of FinFETs using bulk CMOS instead of silicon on insulator (SOI) technology is of utmost interest as it reduces the process costs. Using well-calibrated device models and 3-D mixed mode simulations, we show that bulk FinFETs can be optimized with identical performances as that of SOI FinFETs. Optimized bulk FinFETs are compared with the corresponding SOI FinFETs for a range of technology nodes using an extensive simulation and design methodology. Further, we extend the concept of body doping in bulk FinFETs to the case of lightly doped fins unlike the heavily doped fin cases reported earlier. The optimum body doping required for bulk FinFETs, and its multiple advantages are also systematically evaluated. We also show that device parasitics play a crucial role in the optimization of nanoscale bulk FinFETs.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-08-01T00:35:08Z</dc:date><dc:date>2011-12-26T12:53:12Z</dc:date><dc:date>2011-12-27T05:40:25Z</dc:date><dc:date>2011-08-01T00:35:08Z</dc:date><dc:date>2011-12-26T12:53:12Z</dc:date><dc:date>2011-12-27T05:40:25Z</dc:date><dc:date>2008</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 55(2), 609-615</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2007.912996</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8291</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8291</dc:identifier><dc:language>en</dc:language></oai_dc:dc>