 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : fme
Version: L-2016.03-SP1
Date   : Tue Nov 14 17:08:29 2017
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc_ccs
Wire Load Model Mode: Inactive.

  Startpoint: fme_con/state_reg_1_
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: out_13[6] (output port clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock CLOCK (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.69       0.69
  fme_con/state_reg_1_/CP (EDFCNQD1BWP)                   0.30      0.00 #     0.69 r
  fme_con/state_reg_1_/Q (EDFCNQD1BWP)                    0.05      0.13       0.82 r
  fme_con/state[1] (net)                        9                   0.00       0.82 r
  fme_con/U7/ZN (NR2XD0BWP)                               0.03      0.03 *     0.84 f
  fme_con/n9 (net)                              2                   0.00       0.84 f
  fme_con/U8/ZN (ND2D0BWP)                                0.10      0.07 *     0.91 r
  fme_con/n29 (net)                             8                   0.00       0.91 r
  fme_con/U11/ZN (ND2D0BWP)                               0.04      0.04 *     0.95 f
  fme_con/direction_buffer_int (net)            2                   0.00       0.95 f
  fme_con/U12/ZN (INVD0BWP)                               0.04      0.04 *     0.99 r
  fme_con/n36 (net)                             3                   0.00       0.99 r
  fme_con/U20/ZN (ND2D0BWP)                               0.09      0.06 *     1.05 f
  fme_con/direction_buffer_b (net)              2                   0.00       1.05 f
  fme_con/direction_buffer_b (fme_controle_DATA_WIDTH8)             0.00       1.05 f
  direction_buffer_b (net)                                          0.00       1.05 f
  U3/Z (BUFFD6BWP)                                        0.18      0.14 *     1.18 f
  n7 (net)                                    154                   0.00       1.18 f
  fme_op/direction_buffer_a (fme_operativo_DATA_WIDTH8)             0.00       1.18 f
  fme_op/direction_buffer_a (net)                                   0.00       1.18 f
  fme_op/buffer_a_superior/direction (buffer_ah_DATA_WIDTH8_5)      0.00       1.18 f
  fme_op/buffer_a_superior/direction (net)                          0.00       1.18 f
  fme_op/buffer_a_superior/U18/Z (BUFFD1BWP)              0.10      0.18 *     1.36 f
  fme_op/buffer_a_superior/n54 (net)           24                   0.00       1.36 f
  fme_op/buffer_a_superior/U19/ZN (INVD0BWP)              0.15      0.11 *     1.48 r
  fme_op/buffer_a_superior/n55 (net)           13                   0.00       1.48 r
  fme_op/buffer_a_superior/U42/Z (OA22D0BWP)              0.09      0.09 *     1.57 r
  fme_op/buffer_a_superior/out_4[8] (net)       9                   0.00       1.57 r
  fme_op/buffer_a_superior/out_4[8] (buffer_ah_DATA_WIDTH8_5)       0.00       1.57 r
  fme_op/out_a_sup_4[8] (net)                                       0.00       1.57 r
  fme_op/U396/ZN (IAO21D1BWP)                             0.21      0.14 *     1.71 r
  fme_op/out_13[6] (net)                        1                   0.00       1.71 r
  fme_op/out_13[6] (fme_operativo_DATA_WIDTH8)                      0.00       1.71 r
  out_13[6] (net)                                                   0.00       1.71 r
  out_13[6] (out)                                         0.21      0.00 *     1.71 r
  data arrival time                                                            1.71

  clock CLOCK (rise edge)                                           9.89       9.89
  clock network delay (ideal)                                       0.69      10.58
  clock uncertainty                                                -0.99       9.60
  output external delay                                            -5.94       3.66
  data required time                                                           3.66
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           3.66
  data arrival time                                                           -1.71
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.95


1
