{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 14:50:12 2022 " "Info: Processing started: Sat Nov 05 14:50:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalho_ula -c trabalho_ula " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho_ula -c trabalho_ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores_8_bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_registradores_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores_8_bits-Behavior " "Info: Found design unit 1: banco_registradores_8_bits-Behavior" {  } { { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/banco_registradores_8_bits.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores_8_bits " "Info: Found entity 1: banco_registradores_8_bits" {  } { { "banco_registradores_8_bits.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/banco_registradores_8_bits.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trabalho_ula.vhd 2 1 " "Warning: Using design file trabalho_ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trabalho_ula-ula " "Info: Found design unit 1: trabalho_ula-ula" {  } { { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 trabalho_ula " "Info: Found entity 1: trabalho_ula" {  } { { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "trabalho_ula " "Info: Elaborating entity \"trabalho_ula\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Info: Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Info: Implemented 110 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 14:50:14 2022 " "Info: Processing ended: Sat Nov 05 14:50:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 14:50:14 2022 " "Info: Processing started: Sat Nov 05 14:50:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trabalho_ula -c trabalho_ula " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off trabalho_ula -c trabalho_ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "trabalho_ula EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"trabalho_ula\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Critical Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Info: Pin result\[0\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { result[0] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 12 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Info: Pin result\[1\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { result[1] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 12 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Info: Pin result\[2\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { result[2] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 12 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Info: Pin result\[3\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { result[3] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 12 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Info: Pin result\[4\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { result[4] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 12 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Info: Pin result\[5\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { result[5] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 12 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Info: Pin result\[6\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { result[6] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 12 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Info: Pin result\[7\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { result[7] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 12 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "carry_out " "Info: Pin carry_out not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { carry_out } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 13 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zero_out " "Info: Pin zero_out not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { zero_out } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 14 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zero_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operator\[2\] " "Info: Pin operator\[2\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { operator[2] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 9 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operator[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_a\[1\] " "Info: Pin input_a\[1\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_a[1] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operator\[0\] " "Info: Pin operator\[0\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { operator[0] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 9 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operator[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "carry_in " "Info: Pin carry_in not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { carry_in } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 10 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { carry_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_a\[7\] " "Info: Pin input_a\[7\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_a[7] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operator\[1\] " "Info: Pin operator\[1\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { operator[1] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 9 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operator[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_b\[0\] " "Info: Pin input_b\[0\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_b[0] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_a\[0\] " "Info: Pin input_a\[0\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_a[0] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operator\[3\] " "Info: Pin operator\[3\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { operator[3] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 9 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operator[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_a\[2\] " "Info: Pin input_a\[2\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_a[2] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_b\[1\] " "Info: Pin input_b\[1\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_b[1] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_b\[2\] " "Info: Pin input_b\[2\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_b[2] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_a\[3\] " "Info: Pin input_a\[3\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_a[3] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_a\[4\] " "Info: Pin input_a\[4\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_a[4] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_b\[3\] " "Info: Pin input_b\[3\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_b[3] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_b\[4\] " "Info: Pin input_b\[4\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_b[4] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_a\[5\] " "Info: Pin input_a\[5\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_a[5] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_a\[6\] " "Info: Pin input_a\[6\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_a[6] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_b\[5\] " "Info: Pin input_b\[5\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_b[5] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_b\[6\] " "Info: Pin input_b\[6\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_b[6] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_b\[7\] " "Info: Pin input_b\[7\] not assigned to an exact location on the device" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/pedro/downloads/altera/91sp2/quartus/bin/pin_planner.ppl" { input_b[7] } } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 21 10 0 " "Info: Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 21 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y24 X43_Y36 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Info: Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Info: Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Info: Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Info: Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Info: Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Info: Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Info: Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Info: Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "carry_out 0 " "Info: Pin \"carry_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "zero_out 0 " "Info: Pin \"zero_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 14:50:19 2022 " "Info: Processing ended: Sat Nov 05 14:50:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 14:50:20 2022 " "Info: Processing started: Sat Nov 05 14:50:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trabalho_ula -c trabalho_ula " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off trabalho_ula -c trabalho_ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 14:50:22 2022 " "Info: Processing ended: Sat Nov 05 14:50:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 14:50:23 2022 " "Info: Processing started: Sat Nov 05 14:50:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off trabalho_ula -c trabalho_ula --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off trabalho_ula -c trabalho_ula --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input_a\[0\] zero_out 20.435 ns Longest " "Info: Longest tpd from source pin \"input_a\[0\]\" to destination pin \"zero_out\" is 20.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns input_a\[0\] 1 PIN PIN_B9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B9; Fanout = 8; PIN Node = 'input_a\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_a[0] } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.728 ns) + CELL(0.504 ns) 7.082 ns Add0~1 2 COMB LCCOMB_X33_Y24_N14 2 " "Info: 2: + IC(5.728 ns) + CELL(0.504 ns) = 7.082 ns; Loc. = LCCOMB_X33_Y24_N14; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.232 ns" { input_a[0] Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.492 ns Add0~2 3 COMB LCCOMB_X33_Y24_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 7.492 ns; Loc. = LCCOMB_X33_Y24_N16; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~1 Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.438 ns) 9.380 ns Add1~8 4 COMB LCCOMB_X43_Y25_N28 2 " "Info: 4: + IC(1.450 ns) + CELL(0.438 ns) = 9.380 ns; Loc. = LCCOMB_X43_Y25_N28; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { Add0~2 Add1~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.414 ns) 10.494 ns Add1~10 5 COMB LCCOMB_X42_Y25_N16 2 " "Info: 5: + IC(0.700 ns) + CELL(0.414 ns) = 10.494 ns; Loc. = LCCOMB_X42_Y25_N16; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Add1~8 Add1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.565 ns Add1~14 6 COMB LCCOMB_X42_Y25_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 10.565 ns; Loc. = LCCOMB_X42_Y25_N18; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.636 ns Add1~18 7 COMB LCCOMB_X42_Y25_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 10.636 ns; Loc. = LCCOMB_X42_Y25_N20; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.707 ns Add1~22 8 COMB LCCOMB_X42_Y25_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 10.707 ns; Loc. = LCCOMB_X42_Y25_N22; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.117 ns Add1~25 9 COMB LCCOMB_X42_Y25_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 11.117 ns; Loc. = LCCOMB_X42_Y25_N24; Fanout = 1; COMB Node = 'Add1~25'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~22 Add1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.420 ns) 11.977 ns Mux2~4 10 COMB LCCOMB_X43_Y25_N22 1 " "Info: 10: + IC(0.440 ns) + CELL(0.420 ns) = 11.977 ns; Loc. = LCCOMB_X43_Y25_N22; Fanout = 1; COMB Node = 'Mux2~4'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Add1~25 Mux2~4 } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.419 ns) 14.104 ns Mux2~5 11 COMB LCCOMB_X29_Y24_N16 1 " "Info: 11: + IC(1.708 ns) + CELL(0.419 ns) = 14.104 ns; Loc. = LCCOMB_X29_Y24_N16; Fanout = 1; COMB Node = 'Mux2~5'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { Mux2~4 Mux2~5 } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 14.812 ns Mux2~6 12 COMB LCCOMB_X29_Y24_N10 2 " "Info: 12: + IC(0.270 ns) + CELL(0.438 ns) = 14.812 ns; Loc. = LCCOMB_X29_Y24_N10; Fanout = 2; COMB Node = 'Mux2~6'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Mux2~5 Mux2~6 } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.398 ns) 15.485 ns Equal0~1 13 COMB LCCOMB_X29_Y24_N28 1 " "Info: 13: + IC(0.275 ns) + CELL(0.398 ns) = 15.485 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux2~6 Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.385 ns) 16.118 ns Equal0~2 14 COMB LCCOMB_X29_Y24_N22 1 " "Info: 14: + IC(0.248 ns) + CELL(0.385 ns) = 16.118 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/users/pedro/downloads/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(2.788 ns) 20.435 ns zero_out 15 PIN PIN_E12 0 " "Info: 15: + IC(1.529 ns) + CELL(2.788 ns) = 20.435 ns; Loc. = PIN_E12; Fanout = 0; PIN Node = 'zero_out'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Equal0~2 zero_out } "NODE_NAME" } } { "trabalho_ula.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/trabalho_ula/trabalho_ula.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.087 ns ( 39.57 % ) " "Info: Total cell delay = 8.087 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.348 ns ( 60.43 % ) " "Info: Total interconnect delay = 12.348 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.435 ns" { input_a[0] Add0~1 Add0~2 Add1~8 Add1~10 Add1~14 Add1~18 Add1~22 Add1~25 Mux2~4 Mux2~5 Mux2~6 Equal0~1 Equal0~2 zero_out } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.435 ns" { input_a[0] {} input_a[0]~combout {} Add0~1 {} Add0~2 {} Add1~8 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~25 {} Mux2~4 {} Mux2~5 {} Mux2~6 {} Equal0~1 {} Equal0~2 {} zero_out {} } { 0.000ns 0.000ns 5.728ns 0.000ns 1.450ns 0.700ns 0.000ns 0.000ns 0.000ns 0.000ns 0.440ns 1.708ns 0.270ns 0.275ns 0.248ns 1.529ns } { 0.000ns 0.850ns 0.504ns 0.410ns 0.438ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.419ns 0.438ns 0.398ns 0.385ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 05 14:50:23 2022 " "Info: Processing ended: Sat Nov 05 14:50:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
