// import cpu.PuaMips
// import chisel3.stage.ChiselStage
// import firrtl.options.TargetDirAnnotation
// import cpu.CpuConfig

// object Elaborate extends App {
//   implicit val config = new CpuConfig()
//   (new ChiselStage).emitVerilog(new PuaMips(), Array("--target-dir", "generated"))
// }
