ARM GAS  /tmp/ccmkbrD9.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_hal_cortex.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  19              		.align	2
  20              		.global	HAL_NVIC_SetPriorityGrouping
  21              		.thumb
  22              		.thumb_func
  24              	HAL_NVIC_SetPriorityGrouping:
  25              	.LFB63:
  26              		.file 1 "../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c"
   1:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
   2:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ******************************************************************************
   3:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @file    stm32f1xx_hal_cortex.c
   4:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @author  MCD Application Team
   5:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @version V1.1.1
   6:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @date    12-May-2017
   7:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   8:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   9:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          functionalities of the CORTEX:
  10:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
  11:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           + Peripheral Control functions 
  12:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  13:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   @verbatim  
  14:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
  15:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                         ##### How to use this driver #####
  16:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
  17:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  18:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]  
  19:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  20:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     ===========================================================
  21:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]     
  22:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  23:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     The Cortex-M3 exceptions are managed by CMSIS functions.
  24:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    
  25:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  26:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         function according to the following table.
  27:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
  28:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  29:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  30:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       
  31:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
  32:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
ARM GAS  /tmp/ccmkbrD9.s 			page 2


  33:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    
  34:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  35:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (+@) Lowest preemption priority
  36:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (+@) Lowest sub priority
  37:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  38:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****  
  39:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]  
  40:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  41:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     ========================================================
  42:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]
  43:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  44:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****            
  45:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config()function calls the SysTick_Config() function which
  46:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        is a CMSIS function that:
  47:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  48:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  49:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  50:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  51:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  52:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  53:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     
  54:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  55:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  56:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  57:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        inside the stm32f1xx_hal_cortex.h file.
  58:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  59:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  60:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  61:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  62:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  63:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  64:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                             
  65:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  66:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  67:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  68:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    
  69:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   @endverbatim
  70:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ******************************************************************************
  71:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @attention
  72:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  73:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  74:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  75:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  76:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * are permitted provided that the following conditions are met:
  77:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  78:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer.
  79:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  80:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer in the documentation
  81:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      and/or other materials provided with the distribution.
  82:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  83:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      may be used to endorse or promote products derived from this software
  84:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      without specific prior written permission.
  85:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  86:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  87:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  88:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  89:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  /tmp/ccmkbrD9.s 			page 3


  90:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  91:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  92:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  93:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  94:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  95:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  96:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  97:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ******************************************************************************
  98:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
  99:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 100:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 101:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #include "stm32f1xx_hal.h"
 102:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 103:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @addtogroup STM32F1xx_HAL_Driver
 104:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 105:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 106:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 107:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
 108:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
 109:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 110:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 111:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 112:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 113:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 114:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 115:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 116:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 117:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 118:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 119:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 120:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 121:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 122:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 123:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 124:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 125:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 126:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 127:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *  @brief    Initialization and Configuration functions 
 128:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
 129:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @verbatim    
 130:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 131:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 132:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 133:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]
 134:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 135:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       Systick functionalities 
 136:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 137:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @endverbatim
 138:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 139:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 140:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 141:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 142:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 143:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 144:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         using the required unlock sequence.
 145:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length. 
 146:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be one of the following values:
ARM GAS  /tmp/ccmkbrD9.s 			page 4


 147:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 148:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    4 bits for subpriority
 149:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 150:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    3 bits for subpriority
 151:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 152:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    2 bits for subpriority
 153:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 154:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    1 bits for subpriority
 155:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 156:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    0 bits for subpriority
 157:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 158:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 159:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 160:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 161:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 162:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
  27              		.loc 1 162 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33              	.LBB40:
  34              	.LBB41:
  35              		.file 2 "../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h"
   1:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  * @version  V4.30
   5:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  * @date     20. October 2015
   6:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
   9:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    All rights reserved.
  10:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  17:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****      to endorse or promote products derived from this software without
  19:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****      specific prior written permission.
  20:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    *
  21:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    ---------------------------------------------------------------------------*/
ARM GAS  /tmp/ccmkbrD9.s 			page 5


  33:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  34:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  35:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
  40:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  41:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  44:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  45:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  46:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  47:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  48:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
  49:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  50:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
  51:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  54:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  57:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  59:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  60:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  62:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
  63:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  64:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  65:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  66:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  67:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  68:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
  69:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  70:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
  71:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
  72:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  73:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  74:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  77:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  79:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  80:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  81:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  82:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __CC_ARM )
  83:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  86:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  87:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
ARM GAS  /tmp/ccmkbrD9.s 			page 6


  90:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  91:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  92:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  93:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  96:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
  97:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  98:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 101:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 102:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
 103:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 105:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 106:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 107:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 110:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 111:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 112:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __packed
 113:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 116:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 117:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #else
 118:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #error Unknown compiler
 119:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
 120:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 121:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
 123:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** */
 124:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
 125:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 126:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
 127:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 128:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 130:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 131:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
 133:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 135:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 136:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
 137:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 140:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 141:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
 142:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
 143:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 145:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 146:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
ARM GAS  /tmp/ccmkbrD9.s 			page 7


 147:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 148:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 150:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 151:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 152:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 153:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 155:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 156:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 157:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 158:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 160:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 161:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
 162:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 163:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 166:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 167:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
 168:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 170:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 171:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 172:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 173:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 174:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 175:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 176:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 177:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 178:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 179:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
 180:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 181:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 182:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 183:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 184:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 185:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 186:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 187:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 188:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 189:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 190:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 192:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 193:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 194:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
 195:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 196:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 197:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 198:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 199:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 200:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 201:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 202:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
 203:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccmkbrD9.s 			page 8


 204:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 205:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 206:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 207:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 208:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 209:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 210:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 211:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** */
 212:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 213:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 214:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #else
 215:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 216:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
 217:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 218:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 219:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 220:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 221:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 222:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 223:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 224:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 225:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 226:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 227:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 228:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 229:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 230:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 231:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 232:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 233:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 234:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 235:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 236:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 237:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 238:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 239:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 240:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 241:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 242:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** */
 243:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 244:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 245:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 246:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 247:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 248:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
 249:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 250:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 251:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 252:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 253:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 254:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef union
 255:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 256:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   struct
 257:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
 258:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 259:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 260:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  /tmp/ccmkbrD9.s 			page 9


 261:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 262:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 263:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 264:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 265:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 266:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 267:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 268:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 269:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 270:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 271:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 272:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 273:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 274:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 275:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 276:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 277:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 278:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 279:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 280:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 281:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 282:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 283:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 284:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 285:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 286:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 288:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef union
 289:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 290:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   struct
 291:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
 292:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 295:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 297:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 298:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 299:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 302:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 303:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 304:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 306:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef union
 307:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 308:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   struct
 309:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
 310:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 314:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 315:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 316:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 317:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  /tmp/ccmkbrD9.s 			page 10


 318:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 319:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 320:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 322:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 323:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 324:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 325:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 326:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 327:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 328:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 329:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 330:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 331:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 332:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 333:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 334:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 335:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 336:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 337:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 338:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 339:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 340:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 341:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 342:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 343:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 344:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 345:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 346:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 347:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 348:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 349:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 350:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 351:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 352:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef union
 353:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 354:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   struct
 355:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
 356:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 357:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 358:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 359:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 360:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 361:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 362:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 363:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 364:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 365:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 366:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 367:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 368:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 369:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 370:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 371:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 372:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 373:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 374:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
ARM GAS  /tmp/ccmkbrD9.s 			page 11


 375:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 376:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 377:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
 378:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 379:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 380:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 381:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 382:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 383:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 384:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 385:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 386:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 387:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 388:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 389:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 390:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 391:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 392:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 393:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 394:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 395:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 396:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 397:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 398:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 399:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 400:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 401:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 402:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 403:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 404:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 405:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 406:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 407:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 408:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 409:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 410:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 411:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
 412:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 413:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 414:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 415:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 416:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 417:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 418:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 419:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 420:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 421:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 422:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 423:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 424:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 425:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 426:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 427:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 428:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 429:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 430:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 431:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
ARM GAS  /tmp/ccmkbrD9.s 			page 12


 432:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 433:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 434:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 435:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 436:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 437:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 438:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 439:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 440:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 441:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 442:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 443:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 444:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 445:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 446:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 447:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 448:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 449:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 450:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 451:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 452:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 453:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 454:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 455:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 456:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 457:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 458:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 459:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 460:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 461:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 462:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 463:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 464:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 465:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 466:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 467:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 468:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 469:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 470:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 471:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 472:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 473:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 474:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 475:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 476:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 477:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 478:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 479:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 480:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 481:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 482:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 483:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 484:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 485:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 486:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 487:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 488:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccmkbrD9.s 			page 13


 489:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 490:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 491:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 492:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 493:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 494:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 495:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 496:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #else
 497:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 498:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 499:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
 500:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 501:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 502:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 503:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 504:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 505:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 506:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 507:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 508:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 509:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 510:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 511:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 512:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 513:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 514:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 515:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 516:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 517:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 518:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 519:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 520:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 521:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 522:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 523:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 524:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 525:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 526:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 527:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 528:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 529:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 530:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 531:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 532:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 533:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 534:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 535:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 536:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 537:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 538:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 539:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 540:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 541:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 542:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 543:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 544:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 545:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccmkbrD9.s 			page 14


 546:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 547:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 548:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 549:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 550:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 551:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 552:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 553:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 554:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 555:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 556:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 557:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 558:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 559:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 560:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 561:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 562:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 563:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 564:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 565:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 566:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 567:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 568:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 569:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 570:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 571:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 572:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 573:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 574:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 575:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 576:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 577:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 578:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 579:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 580:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 581:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 582:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 583:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 584:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 585:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 586:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 587:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 588:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 589:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 590:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 591:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 592:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 593:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 594:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 595:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 596:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 597:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 598:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 599:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 600:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 601:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 602:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
ARM GAS  /tmp/ccmkbrD9.s 			page 15


 603:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 604:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 605:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 606:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 607:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 608:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 609:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 610:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 611:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 612:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 613:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 614:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 615:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 616:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 617:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 618:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 619:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 620:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 621:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 622:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 623:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 624:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 625:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 626:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 627:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 628:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 629:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 630:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 631:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 632:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 633:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 634:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 635:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 636:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 637:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 638:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
 639:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 640:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 641:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 642:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 643:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 644:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 645:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 646:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 647:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 648:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 649:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 650:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #else
 651:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 652:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
 653:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 654:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 655:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 656:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 657:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 658:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 659:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
ARM GAS  /tmp/ccmkbrD9.s 			page 16


 660:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 661:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 662:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 663:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 664:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 665:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 666:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 667:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 668:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 669:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 670:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 671:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 672:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 673:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 674:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 675:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 676:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 677:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
 678:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 679:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 680:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 681:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 682:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 683:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 684:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 685:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 686:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 687:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 688:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 689:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 690:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 691:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 692:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 693:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 694:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 695:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 696:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 697:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 698:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 699:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 700:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 701:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 702:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 703:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 704:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 705:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 706:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 707:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 708:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 709:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 710:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 711:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 712:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 713:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 714:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 715:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 716:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
ARM GAS  /tmp/ccmkbrD9.s 			page 17


 717:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 718:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 719:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 720:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 721:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 722:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 723:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 724:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 725:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 726:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 727:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 728:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 729:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
 730:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 731:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 732:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 733:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 734:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 735:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 736:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 737:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 738:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
 739:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 740:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 741:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 742:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 743:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 744:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 745:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 746:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 747:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 748:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 749:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 750:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 751:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 752:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 753:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 754:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 755:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 756:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 757:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 758:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 759:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 760:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 761:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 762:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 763:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 764:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 765:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 766:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 767:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 768:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 769:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 770:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 771:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 772:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 773:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
ARM GAS  /tmp/ccmkbrD9.s 			page 18


 774:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 775:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 776:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 777:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 778:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 779:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 780:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 781:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 782:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 783:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 784:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 785:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 786:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 787:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 788:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 789:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 790:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 791:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 792:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 793:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 794:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 795:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 796:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 797:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 798:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 799:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 800:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 801:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 802:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 803:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 804:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 805:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 806:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 807:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 808:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 809:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 810:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 811:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 812:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 813:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 814:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 815:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 816:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 817:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 818:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 819:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 820:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 821:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 822:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 823:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 824:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 825:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 826:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 827:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 828:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 829:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 830:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
ARM GAS  /tmp/ccmkbrD9.s 			page 19


 831:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 832:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
 833:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 834:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 835:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 836:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 837:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 838:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 839:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 840:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 841:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 842:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 843:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 844:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 845:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 846:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 847:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 848:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 849:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 850:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 851:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 852:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 853:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 854:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 855:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 856:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 857:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 858:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 859:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 860:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 861:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 862:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 863:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 864:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 865:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 866:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 867:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 868:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 869:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 870:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 871:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 872:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 873:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 874:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 875:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 876:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 877:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 878:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 879:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 880:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 881:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 882:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 883:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 884:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 885:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 886:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 887:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
ARM GAS  /tmp/ccmkbrD9.s 			page 20


 888:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 889:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 890:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 891:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 892:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 893:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 894:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 895:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 896:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 897:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 898:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 899:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 900:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 901:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 902:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 903:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 904:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 905:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 906:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 907:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 908:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 909:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 910:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 911:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 912:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 913:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 914:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 915:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 916:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 917:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 918:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 919:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 920:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 921:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 922:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 923:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 924:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 925:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 926:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 927:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 928:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 929:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 930:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 931:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 932:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 933:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 934:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 935:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 936:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 937:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 938:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 939:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 940:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 941:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 942:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 943:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 944:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
ARM GAS  /tmp/ccmkbrD9.s 			page 21


 945:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 946:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 947:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 948:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 949:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 950:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 951:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 952:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 953:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 954:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 955:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 956:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 957:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 958:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 959:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 960:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 961:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 962:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 963:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 964:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 965:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 966:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 967:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 968:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 969:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 970:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 971:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 972:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 973:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 974:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 975:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 976:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 977:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 978:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 979:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
 980:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 981:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 982:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
 983:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 984:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
 985:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 986:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
 987:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 988:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 989:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
 990:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 991:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
 992:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 993:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
 994:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 995:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 996:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 997:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
 998:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 999:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1000:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1001:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
ARM GAS  /tmp/ccmkbrD9.s 			page 22


1002:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1003:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1004:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1005:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1006:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1007:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1008:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1009:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1010:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1011:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1012:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1013:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1014:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1015:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1016:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1017:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1018:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1019:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1020:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1021:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1022:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1023:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1024:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1025:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1026:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1027:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1028:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1029:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1030:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1031:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1032:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1033:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1034:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1035:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1036:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1037:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1038:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1039:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1040:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1041:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1042:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1043:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1044:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1045:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1046:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1047:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1048:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1049:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1050:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1051:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1052:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1053:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1054:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1055:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1056:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1057:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1058:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
ARM GAS  /tmp/ccmkbrD9.s 			page 23


1059:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1060:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1061:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1062:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1063:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1064:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1065:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1066:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1067:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1068:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1069:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1070:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1071:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1072:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1073:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1074:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1075:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1076:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1077:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1078:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1079:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1080:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1081:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1082:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1083:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1084:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1085:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1086:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1087:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1088:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1089:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1090:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1091:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1092:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1093:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1094:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1095:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1096:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1097:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1098:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1099:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1100:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1101:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1102:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1103:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1104:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1105:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1106:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1107:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1108:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1109:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1110:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1111:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1112:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1113:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1114:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1115:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
ARM GAS  /tmp/ccmkbrD9.s 			page 24


1116:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1117:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1118:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1119:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1120:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1121:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1122:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1123:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1124:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1125:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1126:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1127:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1128:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1129:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1130:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1131:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1132:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1133:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1134:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1135:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
1136:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1137:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1138:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1139:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1140:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1141:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1142:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1143:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1144:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1145:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1146:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1147:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1148:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1149:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1150:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1151:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1152:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1153:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1154:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1155:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1156:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1157:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1158:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1159:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1160:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1161:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1162:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1163:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1164:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1165:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1166:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1167:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1168:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1169:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1170:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1171:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1172:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccmkbrD9.s 			page 25


1173:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1174:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1175:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1176:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1177:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1178:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1179:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1180:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1181:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1182:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1183:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1184:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1185:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1186:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1187:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1188:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1189:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1190:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1191:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1192:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1193:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1194:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1195:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1196:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1197:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1198:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1199:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1200:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1201:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1202:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1203:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1204:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1205:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1206:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1207:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1208:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1209:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1210:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1211:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1212:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1213:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1214:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1215:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1216:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1217:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1218:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1219:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1220:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1221:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1222:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
1223:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1224:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1225:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1226:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1227:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1228:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1229:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
ARM GAS  /tmp/ccmkbrD9.s 			page 26


1230:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1231:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1232:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1233:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1234:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1235:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1236:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1237:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1238:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1239:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1240:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1241:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1242:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1243:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1244:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1245:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1246:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1247:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1248:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1249:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1250:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1251:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1252:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1253:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1254:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1255:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1256:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1257:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1258:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1259:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1260:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1261:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1262:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1263:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1264:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1265:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1266:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1267:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1268:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1269:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1270:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1271:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1272:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1273:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1274:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1275:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1276:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1277:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1278:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1279:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1280:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1281:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1282:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1283:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1284:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1285:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1286:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccmkbrD9.s 			page 27


1287:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1288:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1289:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1290:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1291:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1292:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1293:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1294:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1295:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1296:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1297:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1298:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1299:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1300:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1301:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1302:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1303:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1304:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1305:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1306:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1307:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1308:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1309:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1310:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1311:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1312:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1313:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1314:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1315:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1316:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1317:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1318:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1319:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1320:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1321:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1322:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1323:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1324:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1325:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1326:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1327:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1328:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1329:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1330:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1331:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1332:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1333:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1334:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
1335:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1336:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1337:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1338:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1339:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1340:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field.
1341:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1342:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** */
1343:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
ARM GAS  /tmp/ccmkbrD9.s 			page 28


1344:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1345:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1346:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1347:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register.
1349:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1350:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** */
1351:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1352:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1353:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1354:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1355:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1356:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1357:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1358:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1359:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1360:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
1361:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1362:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1363:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1364:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1365:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1366:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1367:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1368:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1369:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1370:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1371:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1372:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1373:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1374:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1375:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1376:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1377:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1378:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1379:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1380:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1381:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1382:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1383:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1384:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1385:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #endif
1386:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1387:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1388:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1389:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1390:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1391:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1392:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1393:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1394:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1395:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1396:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1397:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1398:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1399:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1400:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
ARM GAS  /tmp/ccmkbrD9.s 			page 29


1401:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** */
1402:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1403:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1404:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1405:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1406:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1407:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1408:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1409:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1410:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
1411:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1412:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1413:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1414:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1415:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1416:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1417:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1418:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1419:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1420:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1421:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1422:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1423:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1424:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1425:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  36              		.loc 2 1425 0
  37 0000 00F00700 		and	r0, r0, #7
  38              	.LVL1:
1426:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1427:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  39              		.loc 2 1427 0
  40 0004 064A     		ldr	r2, .L2
  41 0006 D368     		ldr	r3, [r2, #12]
  42              	.LVL2:
1428:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  43              		.loc 2 1428 0
  44 0008 23F4E063 		bic	r3, r3, #1792
  45              	.LVL3:
  46 000c 1B04     		lsls	r3, r3, #16
  47 000e 1B0C     		lsrs	r3, r3, #16
  48              	.LVL4:
1429:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1430:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  49              		.loc 2 1430 0
  50 0010 43EA0020 		orr	r0, r3, r0, lsl #8
  51              	.LVL5:
1429:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
  52              		.loc 2 1429 0
  53 0014 40F0BF60 		orr	r0, r0, #100139008
  54 0018 40F40030 		orr	r0, r0, #131072
  55              	.LVL6:
1431:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1432:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
  56              		.loc 2 1432 0
  57 001c D060     		str	r0, [r2, #12]
  58 001e 7047     		bx	lr
  59              	.L3:
ARM GAS  /tmp/ccmkbrD9.s 			page 30


  60              		.align	2
  61              	.L2:
  62 0020 00ED00E0 		.word	-536810240
  63              	.LBE41:
  64              	.LBE40:
  65              		.cfi_endproc
  66              	.LFE63:
  68              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  69              		.align	2
  70              		.global	HAL_NVIC_SetPriority
  71              		.thumb
  72              		.thumb_func
  74              	HAL_NVIC_SetPriority:
  75              	.LFB64:
 163:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 164:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 165:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 166:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 167:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 168:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 169:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 170:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 171:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 172:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 173:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 174:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 175:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  PreemptPriority: The preemption priority for the IRQn channel.
 176:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 177:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 178:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
 179:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 180:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 181:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 182:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 183:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 184:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** { 
  76              		.loc 1 184 0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.LVL7:
  82 0000 30B4     		push	{r4, r5}
  83              	.LCFI0:
  84              		.cfi_def_cfa_offset 8
  85              		.cfi_offset 4, -8
  86              		.cfi_offset 5, -4
  87              	.LVL8:
  88              	.LBB42:
  89              	.LBB43:
1433:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1434:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1435:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1436:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1437:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1438:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1439:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
ARM GAS  /tmp/ccmkbrD9.s 			page 31


1440:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1441:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1442:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1443:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  90              		.loc 2 1443 0
  91 0002 164B     		ldr	r3, .L10
  92 0004 DC68     		ldr	r4, [r3, #12]
  93              	.LVL9:
  94              	.LBE43:
  95              	.LBE42:
  96              	.LBB44:
  97              	.LBB45:
1444:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1445:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1446:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1447:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1448:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable External Interrupt
1449:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1450:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1452:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1454:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1455:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1456:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1457:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1458:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1459:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable External Interrupt
1460:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1461:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1462:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1463:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1464:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1465:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1466:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1467:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1468:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1469:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1470:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1471:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1472:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1473:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1474:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1475:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1476:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1477:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1478:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1479:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1480:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1481:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1482:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1483:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1484:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of an external interrupt.
1485:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1486:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1487:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1488:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  /tmp/ccmkbrD9.s 			page 32


1489:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1490:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1491:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1492:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1493:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1494:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1495:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of an external interrupt.
1496:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1497:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1498:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1499:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1500:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1501:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1502:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1503:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1504:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1505:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1506:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in NVIC and returns the active bit.
1507:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1508:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1509:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1510:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1511:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1512:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1513:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1514:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1515:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1516:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1517:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1518:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1519:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of an interrupt.
1520:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every core interrupt.
1521:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1522:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1523:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1524:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1525:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1526:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1527:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
1528:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1529:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
1530:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   else
1531:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
1532:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1533:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
1534:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1535:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1536:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1537:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1538:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1539:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of an interrupt.
1540:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1541:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify an internal (core) interrupt.
1542:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1543:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1544:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1545:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  /tmp/ccmkbrD9.s 			page 33


1546:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1547:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1548:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1549:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1550:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
1551:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1552:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
1553:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   else
1554:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
1555:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1556:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
1557:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1558:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1559:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1560:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1561:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1562:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1563:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1564:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1565:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1566:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1567:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1568:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1569:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1570:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1571:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1572:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1573:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  98              		.loc 2 1573 0
  99 0006 C4F30224 		ubfx	r4, r4, #8, #3
 100              	.LVL10:
1574:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1575:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1576:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1577:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 101              		.loc 2 1577 0
 102 000a C4F10705 		rsb	r5, r4, #7
 103 000e 042D     		cmp	r5, #4
 104 0010 28BF     		it	cs
 105 0012 0425     		movcs	r5, #4
 106              	.LVL11:
1578:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 107              		.loc 2 1578 0
 108 0014 231D     		adds	r3, r4, #4
 109 0016 062B     		cmp	r3, #6
 110 0018 01D9     		bls	.L8
 111 001a 033C     		subs	r4, r4, #3
 112              	.LVL12:
 113 001c 00E0     		b	.L5
 114              	.LVL13:
 115              	.L8:
 116 001e 0024     		movs	r4, #0
 117              	.LVL14:
 118              	.L5:
1579:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1580:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   return (
1581:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
ARM GAS  /tmp/ccmkbrD9.s 			page 34


 119              		.loc 2 1581 0
 120 0020 0123     		movs	r3, #1
 121              	.LVL15:
 122 0022 03FA05F5 		lsl	r5, r3, r5
 123              	.LVL16:
 124 0026 013D     		subs	r5, r5, #1
 125 0028 2940     		ands	r1, r1, r5
 126              	.LVL17:
 127 002a A140     		lsls	r1, r1, r4
1582:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 128              		.loc 2 1582 0
 129 002c A340     		lsls	r3, r3, r4
 130 002e 013B     		subs	r3, r3, #1
 131 0030 1A40     		ands	r2, r2, r3
 132              	.LVL18:
1580:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 133              		.loc 2 1580 0
 134 0032 0A43     		orrs	r2, r2, r1
 135              	.LVL19:
 136              	.LBE45:
 137              	.LBE44:
 138              	.LBB46:
 139              	.LBB47:
1526:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
 140              		.loc 2 1526 0
 141 0034 0028     		cmp	r0, #0
 142 0036 06DA     		bge	.L6
1528:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
 143              		.loc 2 1528 0
 144 0038 00F00F00 		and	r0, r0, #15
 145              	.LVL20:
 146 003c 1201     		lsls	r2, r2, #4
 147              	.LVL21:
 148 003e D2B2     		uxtb	r2, r2
 149 0040 074B     		ldr	r3, .L10+4
 150              	.LVL22:
 151 0042 1A54     		strb	r2, [r3, r0]
 152 0044 07E0     		b	.L4
 153              	.LVL23:
 154              	.L6:
1532:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
 155              		.loc 2 1532 0
 156 0046 1201     		lsls	r2, r2, #4
 157              	.LVL24:
 158 0048 D2B2     		uxtb	r2, r2
 159 004a 00F16040 		add	r0, r0, #-536870912
 160              	.LVL25:
 161 004e 00F56140 		add	r0, r0, #57600
 162 0052 80F80023 		strb	r2, [r0, #768]
 163              	.LVL26:
 164              	.L4:
 165              	.LBE47:
 166              	.LBE46:
 185:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 186:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 187:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 188:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
ARM GAS  /tmp/ccmkbrD9.s 			page 35


 189:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 190:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 191:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 192:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 193:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 194:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 167              		.loc 1 194 0
 168 0056 30BC     		pop	{r4, r5}
 169              	.LCFI1:
 170              		.cfi_restore 5
 171              		.cfi_restore 4
 172              		.cfi_def_cfa_offset 0
 173              	.LVL27:
 174 0058 7047     		bx	lr
 175              	.L11:
 176 005a 00BF     		.align	2
 177              	.L10:
 178 005c 00ED00E0 		.word	-536810240
 179 0060 14ED00E0 		.word	-536810220
 180              		.cfi_endproc
 181              	.LFE64:
 183              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 184              		.align	2
 185              		.global	HAL_NVIC_EnableIRQ
 186              		.thumb
 187              		.thumb_func
 189              	HAL_NVIC_EnableIRQ:
 190              	.LFB65:
 195:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 196:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 197:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 198:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 199:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         function should be called before. 
 200:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 201:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 202:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 203:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 204:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 205:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 206:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 191              		.loc 1 206 0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 196              	.LVL28:
 197              	.LBB48:
 198              	.LBB49:
1454:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
 199              		.loc 2 1454 0
 200 0000 4109     		lsrs	r1, r0, #5
 201 0002 00F01F00 		and	r0, r0, #31
 202              	.LVL29:
 203 0006 0123     		movs	r3, #1
 204 0008 8340     		lsls	r3, r3, r0
 205 000a 024A     		ldr	r2, .L13
 206 000c 42F82130 		str	r3, [r2, r1, lsl #2]
ARM GAS  /tmp/ccmkbrD9.s 			page 36


 207 0010 7047     		bx	lr
 208              	.L14:
 209 0012 00BF     		.align	2
 210              	.L13:
 211 0014 00E100E0 		.word	-536813312
 212              	.LBE49:
 213              	.LBE48:
 214              		.cfi_endproc
 215              	.LFE65:
 217              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 218              		.align	2
 219              		.global	HAL_NVIC_DisableIRQ
 220              		.thumb
 221              		.thumb_func
 223              	HAL_NVIC_DisableIRQ:
 224              	.LFB66:
 207:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 208:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 209:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 210:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Enable interrupt */
 211:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 212:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 213:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 214:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 215:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 216:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 217:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 218:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 219:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 220:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 221:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 222:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 225              		.loc 1 222 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 230              	.LVL30:
 231              	.LBB50:
 232              	.LBB51:
1465:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
 233              		.loc 2 1465 0
 234 0000 4309     		lsrs	r3, r0, #5
 235 0002 00F01F00 		and	r0, r0, #31
 236              	.LVL31:
 237 0006 0122     		movs	r2, #1
 238 0008 8240     		lsls	r2, r2, r0
 239 000a 2033     		adds	r3, r3, #32
 240 000c 0149     		ldr	r1, .L16
 241 000e 41F82320 		str	r2, [r1, r3, lsl #2]
 242 0012 7047     		bx	lr
 243              	.L17:
 244              		.align	2
 245              	.L16:
 246 0014 00E100E0 		.word	-536813312
 247              	.LBE51:
 248              	.LBE50:
ARM GAS  /tmp/ccmkbrD9.s 			page 37


 249              		.cfi_endproc
 250              	.LFE66:
 252              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 253              		.align	2
 254              		.global	HAL_NVIC_SystemReset
 255              		.thumb
 256              		.thumb_func
 258              	HAL_NVIC_SystemReset:
 259              	.LFB67:
 223:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 224:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 225:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 226:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Disable interrupt */
 227:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 228:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 229:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 230:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 231:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 232:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 233:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 234:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 235:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 260              		.loc 1 235 0
 261              		.cfi_startproc
 262              		@ Volatile: function does not return.
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 266              	.LBB60:
 267              	.LBB61:
 268              	.LBB62:
 269              	.LBB63:
 270              		.file 3 "../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
ARM GAS  /tmp/ccmkbrD9.s 			page 38


  25:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccmkbrD9.s 			page 39


  82:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
ARM GAS  /tmp/ccmkbrD9.s 			page 40


 139:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
ARM GAS  /tmp/ccmkbrD9.s 			page 41


 196:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
ARM GAS  /tmp/ccmkbrD9.s 			page 42


 253:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccmkbrD9.s 			page 43


 310:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
ARM GAS  /tmp/ccmkbrD9.s 			page 44


 367:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
ARM GAS  /tmp/ccmkbrD9.s 			page 45


 424:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 271              		.loc 3 429 0
 272              	@ 429 "../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 273 0000 BFF34F8F 		dsb 0xF
 274              	@ 0 "" 2
 275              		.thumb
 276              	.LBE63:
 277              	.LBE62:
1583:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****          );
1584:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1585:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1586:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1587:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1588:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1589:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1590:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1591:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1592:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1593:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1594:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1595:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1596:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1597:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1598:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1599:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1600:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1601:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1602:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1603:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1604:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1605:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1606:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1607:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1608:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1609:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1610:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1611:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1612:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1613:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1614:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1615:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1616:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1617:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1618:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1619:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1620:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1621:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 278              		.loc 2 1621 0
 279 0004 0549     		ldr	r1, .L20
 280 0006 CA68     		ldr	r2, [r1, #12]
 281 0008 02F4E062 		and	r2, r2, #1792
1620:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
ARM GAS  /tmp/ccmkbrD9.s 			page 46


 282              		.loc 2 1620 0
 283 000c 044B     		ldr	r3, .L20+4
 284 000e 1343     		orrs	r3, r3, r2
 285 0010 CB60     		str	r3, [r1, #12]
 286              	.LBB64:
 287              	.LBB65:
 288              		.loc 3 429 0
 289              	@ 429 "../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 290 0012 BFF34F8F 		dsb 0xF
 291              	@ 0 "" 2
 292              		.thumb
 293              	.L19:
 294              	.LBE65:
 295              	.LBE64:
 296              	.LBB66:
 297              	.LBB67:
 375:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 298              		.loc 3 375 0
 299              	@ 375 "../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 300 0016 00BF     		nop
 301              	@ 0 "" 2
 302              		.thumb
 303 0018 FDE7     		b	.L19
 304              	.L21:
 305 001a 00BF     		.align	2
 306              	.L20:
 307 001c 00ED00E0 		.word	-536810240
 308 0020 0400FA05 		.word	100270084
 309              	.LBE67:
 310              	.LBE66:
 311              	.LBE61:
 312              	.LBE60:
 313              		.cfi_endproc
 314              	.LFE67:
 316              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 317              		.align	2
 318              		.global	HAL_SYSTICK_Config
 319              		.thumb
 320              		.thumb_func
 322              	HAL_SYSTICK_Config:
 323              	.LFB68:
 236:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* System Reset */
 237:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SystemReset();
 238:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 239:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 240:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 241:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 242:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 243:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 244:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 245:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                  - 1  Function failed.
 246:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 247:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 248:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 324              		.loc 1 248 0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccmkbrD9.s 			page 47


 327              		@ frame_needed = 0, uses_anonymous_args = 0
 328              		@ link register save eliminated.
 329              	.LVL32:
 330              	.LBB68:
 331              	.LBB69:
1622:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1623:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1624:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1625:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1626:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
1627:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
1628:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
1629:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
1630:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1631:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1632:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1633:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1634:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1635:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1636:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1637:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1638:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1639:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1640:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   @{
1641:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1642:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1643:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** #if (__Vendor_SysTickConfig == 0U)
1644:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1645:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** /**
1646:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1647:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1648:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1649:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1650:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1651:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1652:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1653:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1654:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1655:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****  */
1656:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1657:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** {
1658:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 332              		.loc 2 1658 0
 333 0000 0138     		subs	r0, r0, #1
 334              	.LVL33:
 335 0002 B0F1807F 		cmp	r0, #16777216
 336 0006 0AD2     		bcs	.L24
1659:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
1660:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1661:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
1662:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
1663:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 337              		.loc 2 1663 0
 338 0008 064B     		ldr	r3, .L25
 339 000a 5860     		str	r0, [r3, #4]
 340              	.LVL34:
 341              	.LBB70:
ARM GAS  /tmp/ccmkbrD9.s 			page 48


 342              	.LBB71:
1528:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
 343              		.loc 2 1528 0
 344 000c F021     		movs	r1, #240
 345 000e 064A     		ldr	r2, .L25+4
 346 0010 82F82310 		strb	r1, [r2, #35]
 347              	.LBE71:
 348              	.LBE70:
1664:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1665:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 349              		.loc 2 1665 0
 350 0014 0020     		movs	r0, #0
 351              	.LVL35:
 352 0016 9860     		str	r0, [r3, #8]
1666:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 353              		.loc 2 1666 0
 354 0018 0722     		movs	r2, #7
 355 001a 1A60     		str	r2, [r3]
 356 001c 7047     		bx	lr
 357              	.LVL36:
 358              	.L24:
1660:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
 359              		.loc 2 1660 0
 360 001e 0120     		movs	r0, #1
 361              	.LBE69:
 362              	.LBE68:
 249:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 250:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 363              		.loc 1 250 0
 364 0020 7047     		bx	lr
 365              	.L26:
 366 0022 00BF     		.align	2
 367              	.L25:
 368 0024 10E000E0 		.word	-536813552
 369 0028 00ED00E0 		.word	-536810240
 370              		.cfi_endproc
 371              	.LFE68:
 373              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 374              		.align	2
 375              		.global	HAL_NVIC_GetPriorityGrouping
 376              		.thumb
 377              		.thumb_func
 379              	HAL_NVIC_GetPriorityGrouping:
 380              	.LFB69:
 251:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 252:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @}
 253:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 254:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 255:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 256:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *  @brief   Cortex control functions 
 257:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
 258:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @verbatim   
 259:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 260:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 261:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 262:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]
 263:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
ARM GAS  /tmp/ccmkbrD9.s 			page 49


 264:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 265:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****  
 266:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       
 267:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @endverbatim
 268:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 269:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 270:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 271:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 272:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 273:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Disables the MPU
 274:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 275:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 276:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 277:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 278:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 279:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   __DMB();
 280:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 281:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Disable fault exceptions */
 282:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 283:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 284:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 285:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   MPU->CTRL = 0U;
 286:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 287:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 288:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 289:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Enable the MPU.
 290:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, 
 291:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
 292:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 293:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 294:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 295:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 296:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 297:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 298:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 299:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 300:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 301:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Enable the MPU */
 302:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 303:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 304:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Enable fault exceptions */
 305:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 306:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 307:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 308:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   __DSB();
 309:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   __ISB();
 310:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 311:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 312:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 313:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 314:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains
 315:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                the initialization and configuration information.
 316:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 317:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 318:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 319:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 320:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
ARM GAS  /tmp/ccmkbrD9.s 			page 50


 321:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 322:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 323:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 324:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Set the Region number */
 325:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 326:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 327:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 328:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 329:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     /* Check the parameters */
 330:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 331:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 332:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 333:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 334:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 335:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 336:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 337:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 338:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     
 339:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 340:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 341:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 342:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 343:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 344:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 345:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 346:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 347:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 348:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 349:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 350:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   else
 351:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 352:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 353:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 354:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 355:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 356:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 357:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 358:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 359:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 360:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 361:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 362:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 363:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 381              		.loc 1 363 0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385              		@ link register save eliminated.
 386              	.LBB72:
 387              	.LBB73:
1443:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
 388              		.loc 2 1443 0
 389 0000 024B     		ldr	r3, .L28
 390 0002 D868     		ldr	r0, [r3, #12]
 391              	.LBE73:
 392              	.LBE72:
 364:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
ARM GAS  /tmp/ccmkbrD9.s 			page 51


 365:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 366:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 393              		.loc 1 366 0
 394 0004 C0F30220 		ubfx	r0, r0, #8, #3
 395 0008 7047     		bx	lr
 396              	.L29:
 397 000a 00BF     		.align	2
 398              	.L28:
 399 000c 00ED00E0 		.word	-536810240
 400              		.cfi_endproc
 401              	.LFE69:
 403              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 404              		.align	2
 405              		.global	HAL_NVIC_GetPriority
 406              		.thumb
 407              		.thumb_func
 409              	HAL_NVIC_GetPriority:
 410              	.LFB70:
 367:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 368:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 369:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 370:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 371:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 372:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 373:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 374:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 375:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 376:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      4 bits for subpriority
 377:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 378:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      3 bits for subpriority
 379:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 380:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      2 bits for subpriority
 381:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 382:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      1 bits for subpriority
 383:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 384:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      0 bits for subpriority
 385:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
 386:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 387:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 388:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 389:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 390:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 411              		.loc 1 390 0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		@ link register save eliminated.
 416              	.LVL37:
 417 0000 F0B4     		push	{r4, r5, r6, r7}
 418              	.LCFI2:
 419              		.cfi_def_cfa_offset 16
 420              		.cfi_offset 4, -16
 421              		.cfi_offset 5, -12
 422              		.cfi_offset 6, -8
 423              		.cfi_offset 7, -4
 424              	.LVL38:
 425              	.LBB74:
ARM GAS  /tmp/ccmkbrD9.s 			page 52


 426              	.LBB75:
1549:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   {
 427              		.loc 2 1549 0
 428 0002 0028     		cmp	r0, #0
 429              	.LVL39:
 430 0004 05DA     		bge	.L31
1551:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
 431              		.loc 2 1551 0
 432 0006 00F00F00 		and	r0, r0, #15
 433 000a 134C     		ldr	r4, .L36
 434 000c 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 435 000e 0509     		lsrs	r5, r0, #4
 436 0010 06E0     		b	.L32
 437              	.L31:
1555:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   }
 438              		.loc 2 1555 0
 439 0012 00F16040 		add	r0, r0, #-536870912
 440 0016 00F56140 		add	r0, r0, #57600
 441 001a 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
 442 001e 0509     		lsrs	r5, r0, #4
 443              	.L32:
 444              	.LVL40:
 445              	.LBE75:
 446              	.LBE74:
 447              	.LBB76:
 448              	.LBB77:
1600:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
 449              		.loc 2 1600 0
 450 0020 01F00701 		and	r1, r1, #7
 451              	.LVL41:
1604:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 452              		.loc 2 1604 0
 453 0024 C1F10706 		rsb	r6, r1, #7
 454 0028 042E     		cmp	r6, #4
 455 002a 28BF     		it	cs
 456 002c 0426     		movcs	r6, #4
 457              	.LVL42:
1605:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** 
 458              		.loc 2 1605 0
 459 002e 081D     		adds	r0, r1, #4
 460 0030 0628     		cmp	r0, #6
 461 0032 01D9     		bls	.L34
 462 0034 0339     		subs	r1, r1, #3
 463              	.LVL43:
 464 0036 00E0     		b	.L33
 465              	.LVL44:
 466              	.L34:
 467 0038 0021     		movs	r1, #0
 468              	.LVL45:
 469              	.L33:
1607:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 470              		.loc 2 1607 0
 471 003a 25FA01F7 		lsr	r7, r5, r1
 472 003e 0120     		movs	r0, #1
 473              	.LVL46:
 474 0040 00FA06F4 		lsl	r4, r0, r6
 475 0044 013C     		subs	r4, r4, #1
ARM GAS  /tmp/ccmkbrD9.s 			page 53


 476 0046 3C40     		ands	r4, r4, r7
 477 0048 1460     		str	r4, [r2]
1608:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
 478              		.loc 2 1608 0
 479 004a 8840     		lsls	r0, r0, r1
 480 004c 0138     		subs	r0, r0, #1
 481 004e 2840     		ands	r0, r0, r5
 482 0050 1860     		str	r0, [r3]
 483              	.LBE77:
 484              	.LBE76:
 391:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 392:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 393:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 394:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 395:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 485              		.loc 1 395 0
 486 0052 F0BC     		pop	{r4, r5, r6, r7}
 487              	.LCFI3:
 488              		.cfi_restore 7
 489              		.cfi_restore 6
 490              		.cfi_restore 5
 491              		.cfi_restore 4
 492              		.cfi_def_cfa_offset 0
 493              	.LVL47:
 494 0054 7047     		bx	lr
 495              	.L37:
 496 0056 00BF     		.align	2
 497              	.L36:
 498 0058 14ED00E0 		.word	-536810220
 499              		.cfi_endproc
 500              	.LFE70:
 502              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 503              		.align	2
 504              		.global	HAL_NVIC_SetPendingIRQ
 505              		.thumb
 506              		.thumb_func
 508              	HAL_NVIC_SetPendingIRQ:
 509              	.LFB71:
 396:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 397:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 398:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 399:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 400:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 401:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 402:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 403:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 404:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 405:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 510              		.loc 1 405 0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 515              	.LVL48:
 516              	.LBB78:
 517              	.LBB79:
1489:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  /tmp/ccmkbrD9.s 			page 54


 518              		.loc 2 1489 0
 519 0000 4309     		lsrs	r3, r0, #5
 520 0002 00F01F00 		and	r0, r0, #31
 521              	.LVL49:
 522 0006 0122     		movs	r2, #1
 523 0008 8240     		lsls	r2, r2, r0
 524 000a 4033     		adds	r3, r3, #64
 525 000c 0149     		ldr	r1, .L39
 526 000e 41F82320 		str	r2, [r1, r3, lsl #2]
 527 0012 7047     		bx	lr
 528              	.L40:
 529              		.align	2
 530              	.L39:
 531 0014 00E100E0 		.word	-536813312
 532              	.LBE79:
 533              	.LBE78:
 534              		.cfi_endproc
 535              	.LFE71:
 537              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 538              		.align	2
 539              		.global	HAL_NVIC_GetPendingIRQ
 540              		.thumb
 541              		.thumb_func
 543              	HAL_NVIC_GetPendingIRQ:
 544              	.LFB72:
 406:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 407:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 408:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 409:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Set interrupt pending */
 410:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 411:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 412:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 413:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 414:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 415:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 416:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 417:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 418:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 419:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 420:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 421:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 422:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 423:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 545              		.loc 1 423 0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 550              	.LVL50:
 551              	.LBB80:
 552              	.LBB81:
1478:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
 553              		.loc 2 1478 0
 554 0000 4309     		lsrs	r3, r0, #5
 555 0002 4033     		adds	r3, r3, #64
 556 0004 044A     		ldr	r2, .L42
 557 0006 52F82320 		ldr	r2, [r2, r3, lsl #2]
ARM GAS  /tmp/ccmkbrD9.s 			page 55


 558 000a 00F01F03 		and	r3, r0, #31
 559 000e 22FA03F0 		lsr	r0, r2, r3
 560              	.LVL51:
 561              	.LBE81:
 562              	.LBE80:
 424:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 425:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 426:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 427:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 428:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 429:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 563              		.loc 1 429 0
 564 0012 00F00100 		and	r0, r0, #1
 565 0016 7047     		bx	lr
 566              	.L43:
 567              		.align	2
 568              	.L42:
 569 0018 00E100E0 		.word	-536813312
 570              		.cfi_endproc
 571              	.LFE72:
 573              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 574              		.align	2
 575              		.global	HAL_NVIC_ClearPendingIRQ
 576              		.thumb
 577              		.thumb_func
 579              	HAL_NVIC_ClearPendingIRQ:
 580              	.LFB73:
 430:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 431:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 432:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 433:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 434:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 435:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 436:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 437:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 438:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 439:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 581              		.loc 1 439 0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585              		@ link register save eliminated.
 586              	.LVL52:
 587              	.LBB82:
 588              	.LBB83:
1500:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
 589              		.loc 2 1500 0
 590 0000 4309     		lsrs	r3, r0, #5
 591 0002 00F01F00 		and	r0, r0, #31
 592              	.LVL53:
 593 0006 0122     		movs	r2, #1
 594 0008 8240     		lsls	r2, r2, r0
 595 000a 6033     		adds	r3, r3, #96
 596 000c 0149     		ldr	r1, .L45
 597 000e 41F82320 		str	r2, [r1, r3, lsl #2]
 598 0012 7047     		bx	lr
 599              	.L46:
ARM GAS  /tmp/ccmkbrD9.s 			page 56


 600              		.align	2
 601              	.L45:
 602 0014 00E100E0 		.word	-536813312
 603              	.LBE83:
 604              	.LBE82:
 605              		.cfi_endproc
 606              	.LFE73:
 608              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 609              		.align	2
 610              		.global	HAL_NVIC_GetActive
 611              		.thumb
 612              		.thumb_func
 614              	HAL_NVIC_GetActive:
 615              	.LFB74:
 440:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 441:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 442:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 443:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Clear pending interrupt */
 444:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 445:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 446:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 447:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 448:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 449:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param IRQn External interrupt number
 450:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 451:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 452:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 453:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 454:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 455:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 456:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 616              		.loc 1 456 0
 617              		.cfi_startproc
 618              		@ args = 0, pretend = 0, frame = 0
 619              		@ frame_needed = 0, uses_anonymous_args = 0
 620              		@ link register save eliminated.
 621              	.LVL54:
 622              	.LBB84:
 623              	.LBB85:
1513:../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h **** }
 624              		.loc 2 1513 0
 625 0000 4309     		lsrs	r3, r0, #5
 626 0002 8033     		adds	r3, r3, #128
 627 0004 044A     		ldr	r2, .L48
 628 0006 52F82320 		ldr	r2, [r2, r3, lsl #2]
 629 000a 00F01F03 		and	r3, r0, #31
 630 000e 22FA03F0 		lsr	r0, r2, r3
 631              	.LVL55:
 632              	.LBE85:
 633              	.LBE84:
 457:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 458:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 459:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 460:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 461:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 462:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 634              		.loc 1 462 0
ARM GAS  /tmp/ccmkbrD9.s 			page 57


 635 0012 00F00100 		and	r0, r0, #1
 636 0016 7047     		bx	lr
 637              	.L49:
 638              		.align	2
 639              	.L48:
 640 0018 00E100E0 		.word	-536813312
 641              		.cfi_endproc
 642              	.LFE74:
 644              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 645              		.align	2
 646              		.global	HAL_SYSTICK_CLKSourceConfig
 647              		.thumb
 648              		.thumb_func
 650              	HAL_SYSTICK_CLKSourceConfig:
 651              	.LFB75:
 463:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 464:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 465:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 466:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 467:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 468:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 469:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 470:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 471:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 472:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 473:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 652              		.loc 1 473 0
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 0
 655              		@ frame_needed = 0, uses_anonymous_args = 0
 656              		@ link register save eliminated.
 657              	.LVL56:
 474:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 475:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 476:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 658              		.loc 1 476 0
 659 0000 0428     		cmp	r0, #4
 660 0002 05D1     		bne	.L51
 477:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 478:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 661              		.loc 1 478 0
 662 0004 054A     		ldr	r2, .L53
 663 0006 1368     		ldr	r3, [r2]
 664 0008 43F00403 		orr	r3, r3, #4
 665 000c 1360     		str	r3, [r2]
 666 000e 7047     		bx	lr
 667              	.L51:
 479:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 480:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   else
 481:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 482:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 668              		.loc 1 482 0
 669 0010 024A     		ldr	r2, .L53
 670 0012 1368     		ldr	r3, [r2]
 671 0014 23F00403 		bic	r3, r3, #4
 672 0018 1360     		str	r3, [r2]
 673 001a 7047     		bx	lr
ARM GAS  /tmp/ccmkbrD9.s 			page 58


 674              	.L54:
 675              		.align	2
 676              	.L53:
 677 001c 10E000E0 		.word	-536813552
 678              		.cfi_endproc
 679              	.LFE75:
 681              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 682              		.align	2
 683              		.weak	HAL_SYSTICK_Callback
 684              		.thumb
 685              		.thumb_func
 687              	HAL_SYSTICK_Callback:
 688              	.LFB77:
 483:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 484:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 485:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 486:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 487:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 488:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 489:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 490:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 491:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 492:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 493:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 494:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 495:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 496:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 497:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 498:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 499:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 500:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 689              		.loc 1 500 0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 0
 692              		@ frame_needed = 0, uses_anonymous_args = 0
 693              		@ link register save eliminated.
 694 0000 7047     		bx	lr
 695              		.cfi_endproc
 696              	.LFE77:
 698 0002 00BF     		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 699              		.align	2
 700              		.global	HAL_SYSTICK_IRQHandler
 701              		.thumb
 702              		.thumb_func
 704              	HAL_SYSTICK_IRQHandler:
 705              	.LFB76:
 491:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 706              		.loc 1 491 0
 707              		.cfi_startproc
 708              		@ args = 0, pretend = 0, frame = 0
 709              		@ frame_needed = 0, uses_anonymous_args = 0
 491:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 710              		.loc 1 491 0
 711 0000 08B5     		push	{r3, lr}
 712              	.LCFI4:
 713              		.cfi_def_cfa_offset 8
 714              		.cfi_offset 3, -8
ARM GAS  /tmp/ccmkbrD9.s 			page 59


 715              		.cfi_offset 14, -4
 492:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 716              		.loc 1 492 0
 717 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 718              	.LVL57:
 719 0006 08BD     		pop	{r3, pc}
 720              		.cfi_endproc
 721              	.LFE76:
 723              		.text
 724              	.Letext0:
 725              		.file 4 "../../shared/firmware/Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f105xc.h"
 726              		.file 5 "/usr/include/newlib/machine/_default_types.h"
 727              		.file 6 "/usr/include/newlib/sys/_stdint.h"
ARM GAS  /tmp/ccmkbrD9.s 			page 60


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_cortex.c
     /tmp/ccmkbrD9.s:19     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/ccmkbrD9.s:24     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/ccmkbrD9.s:62     .text.HAL_NVIC_SetPriorityGrouping:0000000000000020 $d
     /tmp/ccmkbrD9.s:69     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/ccmkbrD9.s:74     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/ccmkbrD9.s:178    .text.HAL_NVIC_SetPriority:000000000000005c $d
     /tmp/ccmkbrD9.s:184    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccmkbrD9.s:189    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/ccmkbrD9.s:211    .text.HAL_NVIC_EnableIRQ:0000000000000014 $d
     /tmp/ccmkbrD9.s:218    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccmkbrD9.s:223    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/ccmkbrD9.s:246    .text.HAL_NVIC_DisableIRQ:0000000000000014 $d
     /tmp/ccmkbrD9.s:253    .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/ccmkbrD9.s:258    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/ccmkbrD9.s:307    .text.HAL_NVIC_SystemReset:000000000000001c $d
     /tmp/ccmkbrD9.s:317    .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/ccmkbrD9.s:322    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/ccmkbrD9.s:368    .text.HAL_SYSTICK_Config:0000000000000024 $d
     /tmp/ccmkbrD9.s:374    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/ccmkbrD9.s:379    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/ccmkbrD9.s:399    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
     /tmp/ccmkbrD9.s:404    .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/ccmkbrD9.s:409    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/ccmkbrD9.s:498    .text.HAL_NVIC_GetPriority:0000000000000058 $d
     /tmp/ccmkbrD9.s:503    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/ccmkbrD9.s:508    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccmkbrD9.s:531    .text.HAL_NVIC_SetPendingIRQ:0000000000000014 $d
     /tmp/ccmkbrD9.s:538    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccmkbrD9.s:543    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccmkbrD9.s:569    .text.HAL_NVIC_GetPendingIRQ:0000000000000018 $d
     /tmp/ccmkbrD9.s:574    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/ccmkbrD9.s:579    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccmkbrD9.s:602    .text.HAL_NVIC_ClearPendingIRQ:0000000000000014 $d
     /tmp/ccmkbrD9.s:609    .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/ccmkbrD9.s:614    .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/ccmkbrD9.s:640    .text.HAL_NVIC_GetActive:0000000000000018 $d
     /tmp/ccmkbrD9.s:645    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/ccmkbrD9.s:650    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccmkbrD9.s:677    .text.HAL_SYSTICK_CLKSourceConfig:000000000000001c $d
     /tmp/ccmkbrD9.s:682    .text.HAL_SYSTICK_Callback:0000000000000000 $t
     /tmp/ccmkbrD9.s:687    .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/ccmkbrD9.s:699    .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/ccmkbrD9.s:704    .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
