{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 1.03129,
	"cts__clock__skew__setup__pre_repair": 2.7721,
	"cts__clock__skew__hold__pre_repair": 0.31163,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.105845,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.537839,
	"cts__timing__drv__max_cap__pre_repair": 22,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 27371,
	"cts__power__internal__total__pre_repair": 0.1284,
	"cts__power__switching__total__pre_repair": 0.0481966,
	"cts__power__leakage__total__pre_repair": 0.0311029,
	"cts__power__total__pre_repair": 0.2077,
	"cts__design__io__pre_repair": 495,
	"cts__design__die__area__pre_repair": 2.25e+06,
	"cts__design__core__area__pre_repair": 2.06342e+06,
	"cts__design__instance__count__pre_repair": 176142,
	"cts__design__instance__area__pre_repair": 787391,
	"cts__design__instance__count__stdcell__pre_repair": 176006,
	"cts__design__instance__area__stdcell__pre_repair": 358307,
	"cts__design__instance__count__macros__pre_repair": 136,
	"cts__design__instance__area__macros__pre_repair": 429084,
	"cts__design__instance__utilization__pre_repair": 0.381596,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.219238,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 1.03129,
	"cts__clock__skew__setup__post_repair": 2.7721,
	"cts__clock__skew__hold__post_repair": 0.31163,
	"cts__timing__drv__max_slew_limit__post_repair": 0.105845,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.537839,
	"cts__timing__drv__max_cap__post_repair": 22,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 27789,
	"cts__power__internal__total__post_repair": 0.128406,
	"cts__power__switching__total__post_repair": 0.0482107,
	"cts__power__leakage__total__post_repair": 0.031103,
	"cts__power__total__post_repair": 0.20772,
	"cts__design__io__post_repair": 495,
	"cts__design__die__area__post_repair": 2.25e+06,
	"cts__design__core__area__post_repair": 2.06342e+06,
	"cts__design__instance__count__post_repair": 176143,
	"cts__design__instance__area__post_repair": 787394,
	"cts__design__instance__count__stdcell__post_repair": 176007,
	"cts__design__instance__area__stdcell__post_repair": 358311,
	"cts__design__instance__count__macros__post_repair": 136,
	"cts__design__instance__area__macros__post_repair": 429084,
	"cts__design__instance__utilization__post_repair": 0.381597,
	"cts__design__instance__utilization__stdcell__post_repair": 0.21924,
	"cts__design__instance__displacement__total": 4342.31,
	"cts__design__instance__displacement__mean": 0.0245,
	"cts__design__instance__displacement__max": 23.028,
	"cts__route__wirelength__estimated": 5.53249e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 4323,
	"cts__design__instance__displacement__total": 28947.7,
	"cts__design__instance__displacement__mean": 0.16,
	"cts__design__instance__displacement__max": 41.3235,
	"cts__route__wirelength__estimated": 5.59419e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.957922,
	"cts__clock__skew__setup": 2.77424,
	"cts__clock__skew__hold": 0.356077,
	"cts__timing__drv__max_slew_limit": 0.105226,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.537555,
	"cts__timing__drv__max_cap": 23,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.128409,
	"cts__power__switching__total": 0.0482243,
	"cts__power__leakage__total": 0.0311966,
	"cts__power__total": 0.20783,
	"cts__design__io": 495,
	"cts__design__die__area": 2.25e+06,
	"cts__design__core__area": 2.06342e+06,
	"cts__design__instance__count": 180466,
	"cts__design__instance__area": 791405,
	"cts__design__instance__count__stdcell": 180330,
	"cts__design__instance__area__stdcell": 362322,
	"cts__design__instance__count__macros": 136,
	"cts__design__instance__area__macros": 429084,
	"cts__design__instance__utilization": 0.383541,
	"cts__design__instance__utilization__stdcell": 0.221694
}