Starting…
Running 'Verilator.Lint' at 'runs/RUN_2025-06-12_04-15-59/01-verilator-lint'…
Logging subprocess to [repr.filename]'runs/RUN_2025-06-12_04-15-59/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/RUN_2025-06-12_04-15-59/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/RUN_2025-06-12_04-15-59/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/RUN_2025-06-12_04-15-59/04-checker-lintwarnings'…
456 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/RUN_2025-06-12_04-15-59/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/RUN_2025-06-12_04-15-59/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_pe.v
/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/src/viterbi_pe.v:9: ERROR: syntax error, unexpected '[', expecting ',' or '=' or ')'

Full log file: 'runs/RUN_2025-06-12_04-15-59/05-yosys-jsonheader/yosys-jsonheader.log'
