	component system is
		port (
			clk_clk              : in    std_logic                     := 'X';             -- clk
			reset_reset_n        : in    std_logic                     := 'X';             -- reset_n
			sdram_addr           : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba             : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n          : out   std_logic;                                        -- cas_n
			sdram_cke            : out   std_logic;                                        -- cke
			sdram_cs_n           : out   std_logic;                                        -- cs_n
			sdram_dq             : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm            : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n          : out   std_logic;                                        -- ras_n
			sdram_we_n           : out   std_logic;                                        -- we_n
			uart_0_rxd           : in    std_logic                     := 'X';             -- rxd
			uart_0_txd           : out   std_logic;                                        -- txd
			pio_led_export       : out   std_logic_vector(6 downto 0);                     -- export
			pio_key_export       : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			pio_sw_export        : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_motor_rst_export : out   std_logic;                                        -- export
			rs232_motor_RXD      : in    std_logic                     := 'X';             -- RXD
			rs232_motor_TXD      : out   std_logic                                         -- TXD
		);
	end component system;

