<profile>

<section name = "Vitis HLS Report for 'bicg'" level="0">
<item name = "Date">Mon Dec  2 12:52:44 2024
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">19695, 19695, 0.197 ms, 0.197 ms, 19696, 19696, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_bicg_Pipeline_lprd_2_fu_1096">bicg_Pipeline_lprd_2, 34, 34, 0.340 us, 0.340 us, 34, 34, no</column>
<column name="grp_bicg_Pipeline_lp1_fu_1107">bicg_Pipeline_lp1, 201, 201, 2.010 us, 2.010 us, 201, 201, no</column>
<column name="grp_bicg_Pipeline_lpwr_fu_1247">bicg_Pipeline_lpwr, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
<column name="grp_bicg_Pipeline_lp4_fu_1259">bicg_Pipeline_lp4, 262, 262, 2.620 us, 2.620 us, 262, 262, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- lprd_1">2368, 2368, 37, -, -, 64, no</column>
<column name="- lp3">17024, 17024, 266, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 90, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 110, 14448, 11444, -</column>
<column name="Memory">90, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1804, -</column>
<column name="Register">-, -, 2183, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 4, 3, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_bicg_Pipeline_lp1_fu_1107">bicg_Pipeline_lp1, 0, 105, 13720, 10721, 0</column>
<column name="grp_bicg_Pipeline_lp4_fu_1259">bicg_Pipeline_lp4, 0, 0, 275, 184, 0</column>
<column name="grp_bicg_Pipeline_lprd_2_fu_1096">bicg_Pipeline_lprd_2, 0, 0, 21, 52, 0</column>
<column name="grp_bicg_Pipeline_lpwr_fu_1247">bicg_Pipeline_lpwr, 0, 0, 77, 138, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U199">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U200">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_A_U">buff_A_RAM_1WNR_AUTO_1R1W, 40, 0, 0, 0, 2048, 32, 1, 65536</column>
<column name="buff_A_1_U">buff_A_RAM_1WNR_AUTO_1R1W, 40, 0, 0, 0, 2048, 32, 1, 65536</column>
<column name="buff_p_U">buff_p_RAM_AUTO_1R1W, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="buff_p_1_U">buff_p_RAM_AUTO_1R1W, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="buff_r_U">buff_p_RAM_AUTO_1R1W, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="buff_r_1_U">buff_p_RAM_AUTO_1R1W, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="buff_q_out_U">buff_p_RAM_AUTO_1R1W, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="buff_q_out_1_U">buff_p_RAM_AUTO_1R1W, 1, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="buff_s_out_U">buff_s_out_RAM_AUTO_1R1W, 2, 0, 0, 0, 32, 32, 1, 1024</column>
<column name="buff_s_out_1_U">buff_s_out_RAM_AUTO_1R1W, 2, 0, 0, 0, 32, 32, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_1288_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln29_fu_1615_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln13_fu_1282_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="icmp_ln29_fu_1609_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="select_ln31_fu_1641_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">196, 43, 1, 43</column>
<column name="buff_A_1_address0">20, 4, 11, 44</column>
<column name="buff_A_1_ce0">20, 4, 1, 4</column>
<column name="buff_A_1_ce1">9, 2, 1, 2</column>
<column name="buff_A_1_ce10">9, 2, 1, 2</column>
<column name="buff_A_1_ce2">9, 2, 1, 2</column>
<column name="buff_A_1_ce3">9, 2, 1, 2</column>
<column name="buff_A_1_ce4">9, 2, 1, 2</column>
<column name="buff_A_1_ce5">9, 2, 1, 2</column>
<column name="buff_A_1_ce6">9, 2, 1, 2</column>
<column name="buff_A_1_ce7">9, 2, 1, 2</column>
<column name="buff_A_1_ce8">9, 2, 1, 2</column>
<column name="buff_A_1_ce9">9, 2, 1, 2</column>
<column name="buff_A_1_we0">9, 2, 1, 2</column>
<column name="buff_A_address0">20, 4, 11, 44</column>
<column name="buff_A_ce0">20, 4, 1, 4</column>
<column name="buff_A_ce1">9, 2, 1, 2</column>
<column name="buff_A_ce10">9, 2, 1, 2</column>
<column name="buff_A_ce2">9, 2, 1, 2</column>
<column name="buff_A_ce3">9, 2, 1, 2</column>
<column name="buff_A_ce4">9, 2, 1, 2</column>
<column name="buff_A_ce5">9, 2, 1, 2</column>
<column name="buff_A_ce6">9, 2, 1, 2</column>
<column name="buff_A_ce7">9, 2, 1, 2</column>
<column name="buff_A_ce8">9, 2, 1, 2</column>
<column name="buff_A_ce9">9, 2, 1, 2</column>
<column name="buff_A_we0">9, 2, 1, 2</column>
<column name="buff_p_1_address0">14, 3, 5, 15</column>
<column name="buff_p_1_ce0">14, 3, 1, 3</column>
<column name="buff_p_address0">14, 3, 5, 15</column>
<column name="buff_p_ce0">14, 3, 1, 3</column>
<column name="buff_q_out_1_address0">26, 5, 5, 25</column>
<column name="buff_q_out_1_ce0">14, 3, 1, 3</column>
<column name="buff_q_out_1_d0">14, 3, 32, 96</column>
<column name="buff_q_out_address0">26, 5, 5, 25</column>
<column name="buff_q_out_ce0">14, 3, 1, 3</column>
<column name="buff_q_out_d0">14, 3, 32, 96</column>
<column name="buff_r_1_address0">14, 3, 5, 15</column>
<column name="buff_r_1_ce0">14, 3, 1, 3</column>
<column name="buff_r_address0">14, 3, 5, 15</column>
<column name="buff_r_ce0">14, 3, 1, 3</column>
<column name="buff_s_out_1_address0">159, 35, 5, 175</column>
<column name="buff_s_out_1_address1">152, 33, 5, 165</column>
<column name="buff_s_out_1_ce0">14, 3, 1, 3</column>
<column name="buff_s_out_1_d0">89, 18, 32, 576</column>
<column name="buff_s_out_1_d1">81, 17, 32, 544</column>
<column name="buff_s_out_address0">159, 35, 5, 175</column>
<column name="buff_s_out_address1">152, 33, 5, 165</column>
<column name="buff_s_out_ce0">14, 3, 1, 3</column>
<column name="buff_s_out_d0">89, 18, 32, 576</column>
<column name="buff_s_out_d1">81, 17, 32, 544</column>
<column name="grp_fu_2771_ce">14, 3, 1, 3</column>
<column name="grp_fu_2771_p0">14, 3, 32, 96</column>
<column name="grp_fu_2771_p1">14, 3, 32, 96</column>
<column name="grp_fu_2775_ce">14, 3, 1, 3</column>
<column name="grp_fu_2775_p0">14, 3, 32, 96</column>
<column name="grp_fu_2775_p1">14, 3, 32, 96</column>
<column name="i_2_fu_432">9, 2, 7, 14</column>
<column name="i_fu_128">9, 2, 7, 14</column>
<column name="q_out_write">9, 2, 1, 2</column>
<column name="s_out_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln13_reg_2063">7, 0, 7, 0</column>
<column name="add_ln29_reg_2746">7, 0, 7, 0</column>
<column name="ap_CS_fsm">42, 0, 42, 0</column>
<column name="buff_q_out_1_addr_1_reg_2761">5, 0, 5, 0</column>
<column name="buff_q_out_addr_1_reg_2756">5, 0, 5, 0</column>
<column name="buff_s_out_1_load_10_reg_2343">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_11_reg_2353">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_12_reg_2383">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_13_reg_2393">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_14_reg_2423">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_15_reg_2433">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_16_reg_2463">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_17_reg_2473">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_18_reg_2503">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_19_reg_2513">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_1_reg_2153">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_20_reg_2543">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_21_reg_2553">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_22_reg_2583">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_23_reg_2593">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_24_reg_2623">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_25_reg_2633">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_26_reg_2663">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_27_reg_2673">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_28_reg_2703">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_29_reg_2713">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_2_reg_2183">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_30_reg_2723">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_31_reg_2733">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_3_reg_2193">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_4_reg_2223">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_5_reg_2233">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_6_reg_2263">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_7_reg_2273">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_8_reg_2303">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_9_reg_2313">32, 0, 32, 0</column>
<column name="buff_s_out_1_load_reg_2143">32, 0, 32, 0</column>
<column name="buff_s_out_load_10_reg_2338">32, 0, 32, 0</column>
<column name="buff_s_out_load_11_reg_2348">32, 0, 32, 0</column>
<column name="buff_s_out_load_12_reg_2378">32, 0, 32, 0</column>
<column name="buff_s_out_load_13_reg_2388">32, 0, 32, 0</column>
<column name="buff_s_out_load_14_reg_2418">32, 0, 32, 0</column>
<column name="buff_s_out_load_15_reg_2428">32, 0, 32, 0</column>
<column name="buff_s_out_load_16_reg_2458">32, 0, 32, 0</column>
<column name="buff_s_out_load_17_reg_2468">32, 0, 32, 0</column>
<column name="buff_s_out_load_18_reg_2498">32, 0, 32, 0</column>
<column name="buff_s_out_load_19_reg_2508">32, 0, 32, 0</column>
<column name="buff_s_out_load_1_reg_2148">32, 0, 32, 0</column>
<column name="buff_s_out_load_20_reg_2538">32, 0, 32, 0</column>
<column name="buff_s_out_load_21_reg_2548">32, 0, 32, 0</column>
<column name="buff_s_out_load_22_reg_2578">32, 0, 32, 0</column>
<column name="buff_s_out_load_23_reg_2588">32, 0, 32, 0</column>
<column name="buff_s_out_load_24_reg_2618">32, 0, 32, 0</column>
<column name="buff_s_out_load_25_reg_2628">32, 0, 32, 0</column>
<column name="buff_s_out_load_26_reg_2658">32, 0, 32, 0</column>
<column name="buff_s_out_load_27_reg_2668">32, 0, 32, 0</column>
<column name="buff_s_out_load_28_reg_2698">32, 0, 32, 0</column>
<column name="buff_s_out_load_29_reg_2708">32, 0, 32, 0</column>
<column name="buff_s_out_load_2_reg_2178">32, 0, 32, 0</column>
<column name="buff_s_out_load_30_reg_2718">32, 0, 32, 0</column>
<column name="buff_s_out_load_31_reg_2728">32, 0, 32, 0</column>
<column name="buff_s_out_load_3_reg_2188">32, 0, 32, 0</column>
<column name="buff_s_out_load_4_reg_2218">32, 0, 32, 0</column>
<column name="buff_s_out_load_5_reg_2228">32, 0, 32, 0</column>
<column name="buff_s_out_load_6_reg_2258">32, 0, 32, 0</column>
<column name="buff_s_out_load_7_reg_2268">32, 0, 32, 0</column>
<column name="buff_s_out_load_8_reg_2298">32, 0, 32, 0</column>
<column name="buff_s_out_load_9_reg_2308">32, 0, 32, 0</column>
<column name="buff_s_out_load_reg_2138">32, 0, 32, 0</column>
<column name="grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg">1, 0, 1, 0</column>
<column name="i_2_fu_432">7, 0, 7, 0</column>
<column name="i_fu_128">7, 0, 7, 0</column>
<column name="lshr_ln5_reg_2072">5, 0, 5, 0</column>
<column name="select_ln31_reg_2766">32, 0, 32, 0</column>
<column name="trunc_ln13_1_reg_2068">1, 0, 1, 0</column>
<column name="trunc_ln13_reg_2055">6, 0, 6, 0</column>
<column name="trunc_ln29_1_reg_2751">1, 0, 1, 0</column>
<column name="trunc_ln29_reg_2738">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bicg, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bicg, return value</column>
<column name="A_0_address0">out, 11, ap_memory, A_0, array</column>
<column name="A_0_ce0">out, 1, ap_memory, A_0, array</column>
<column name="A_0_q0">in, 32, ap_memory, A_0, array</column>
<column name="A_1_address0">out, 11, ap_memory, A_1, array</column>
<column name="A_1_ce0">out, 1, ap_memory, A_1, array</column>
<column name="A_1_q0">in, 32, ap_memory, A_1, array</column>
<column name="p_address0">out, 6, ap_memory, p, array</column>
<column name="p_ce0">out, 1, ap_memory, p, array</column>
<column name="p_q0">in, 32, ap_memory, p, array</column>
<column name="r_address0">out, 6, ap_memory, r, array</column>
<column name="r_ce0">out, 1, ap_memory, r, array</column>
<column name="r_q0">in, 32, ap_memory, r, array</column>
<column name="s_out_din">out, 32, ap_fifo, s_out, pointer</column>
<column name="s_out_full_n">in, 1, ap_fifo, s_out, pointer</column>
<column name="s_out_write">out, 1, ap_fifo, s_out, pointer</column>
<column name="q_out_din">out, 32, ap_fifo, q_out, pointer</column>
<column name="q_out_full_n">in, 1, ap_fifo, q_out, pointer</column>
<column name="q_out_write">out, 1, ap_fifo, q_out, pointer</column>
</table>
</item>
</section>
</profile>
