(pcb C:\Users\andrew\cernbox\UV_Meter\KiCad\uv1\uv1.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  127430 -148510  72570 -148510  72570 -81970  127430 -81970
            127430 -148510)
    )
    (keepout "" (polygon signal 0  124955 -129199  124680 -129447  124529 -129785  124529 -130155
            124680 -130493  124955 -130741  125307 -130855  125675 -130816
            125996 -130631  126213 -130332  126290 -129970  126213 -129608
            125996 -129309  125675 -129124  125307 -129085  124955 -129199))
    (keepout "" (polygon signal 0  74155 -129199  73880 -129447  73729.4 -129785  73729.4 -130155
            73880 -130493  74155 -130741  74507 -130855  74875 -130816  75195.5 -130631
            75413.1 -130332  75490 -129970  75413.1 -129608  75195.5 -129309
            74875 -129124  74507 -129085  74155 -129199))
    (keepout "" (polygon signal 0  74155 -83989.2  73880 -84236.9  73729.4 -84575  73729.4 -84945
            73880 -85283.1  74155 -85530.8  74507 -85645.1  74875 -85606.4
            75195.5 -85421.4  75413.1 -85122  75490 -84760  75413.1 -84398
            75195.5 -84098.6  74875 -83913.6  74507 -83874.9  74155 -83989.2))
    (keepout "" (polygon signal 0  124955 -83989.2  124680 -84236.9  124529 -84575  124529 -84945
            124680 -85283.1  124955 -85530.8  125307 -85645.1  125675 -85606.4
            125996 -85421.4  126213 -85122  126290 -84760  126213 -84398
            125996 -84098.6  125675 -83913.6  125307 -83874.9  124955 -83989.2))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 400)
      (clearance 400.1)
      (clearance 400.1 (type default_smd))
      (clearance 100 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-40_W15.24mm"
      (place U1 76000 -123952 front 90 (PN TC7106))
    )
    (component Capacitor_SMD:C_1206_3216Metric
      (place C1 113538 -104140 front 180 (PN 0.22u))
      (place C2 100838 -104140 front 0 (PN 0.47u))
      (place C3 107950 -135252 front 270 (PN 0.01u))
      (place C4 92456 -104394 front 180 (PN 0.1u))
      (place C5 78102 -96774 front 0 (PN 100p))
      (place R1 107442 -104140 front 0 (PN 47k))
      (place R2 113792 -134366 front 0 (PN 1M))
      (place R3 78108 -102616 front 0 (PN 100k))
      (place R4 77978 -138300 front 90 (PN 24k))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J2 76962 -143256 front 90 (PN Conn_01x02))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x06_P2.54mm_Horizontal
      (place J1 106172 -94996 front 270 (PN Conn_02x06_Odd_Even))
    )
    (component "uv1:LCD-A2X1C50TR"
      (place U2 99822 -114046 front 0 (PN "LCD-A2X1C50TR"))
    )
    (component uv1:Bourns_3269W
      (place RV1 80518 -130556 front 0 (PN 1k))
    )
  )
  (library
    (image "Package_DIP:DIP-40_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -49800  16300 1550))
      (outline (path signal 50  -1050 -49800  16300 -49800))
      (outline (path signal 50  -1050 1550  -1050 -49800))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_SMD:C_1206_3216Metric
      (outline (path signal 50  2280 -1120  -2280 -1120))
      (outline (path signal 50  2280 1120  2280 -1120))
      (outline (path signal 50  -2280 1120  2280 1120))
      (outline (path signal 50  -2280 -1120  -2280 1120))
      (outline (path signal 120  -602.064 -910  602.064 -910))
      (outline (path signal 120  -602.064 910  602.064 910))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 100  -1600 -800  -1600 800))
      (pin RoundRect[T]Pad_1250x1750_250.951_um 2 1400 0)
      (pin RoundRect[T]Pad_1250x1750_250.951_um 1 -1400 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x06_P2.54mm_Horizontal
      (outline (path signal 50  1800 -14450  1800 1800))
      (outline (path signal 50  -13050 -14450  1800 -14450))
      (outline (path signal 50  -13050 1800  -13050 -14450))
      (outline (path signal 50  1800 1800  -13050 1800))
      (outline (path signal 120  0 1330  1110 1330))
      (outline (path signal 120  1110 1330  1110 0))
      (outline (path signal 120  -12630 1330  -12630 -14030))
      (outline (path signal 120  -12630 -14030  -4000 -14030))
      (outline (path signal 120  -4000 1330  -4000 -14030))
      (outline (path signal 120  -12630 1330  -4000 1330))
      (outline (path signal 120  -12630 -11430  -4000 -11430))
      (outline (path signal 120  -12630 -8890  -4000 -8890))
      (outline (path signal 120  -12630 -6350  -4000 -6350))
      (outline (path signal 120  -12630 -3810  -4000 -3810))
      (outline (path signal 120  -12630 -1270  -4000 -1270))
      (outline (path signal 120  -1490 -13060  -1050 -13060))
      (outline (path signal 120  -4000 -13060  -3590 -13060))
      (outline (path signal 120  -1490 -12340  -1050 -12340))
      (outline (path signal 120  -4000 -12340  -3590 -12340))
      (outline (path signal 120  -1490 -10520  -1050 -10520))
      (outline (path signal 120  -4000 -10520  -3590 -10520))
      (outline (path signal 120  -1490 -9800  -1050 -9800))
      (outline (path signal 120  -4000 -9800  -3590 -9800))
      (outline (path signal 120  -1490 -7980  -1050 -7980))
      (outline (path signal 120  -4000 -7980  -3590 -7980))
      (outline (path signal 120  -1490 -7260  -1050 -7260))
      (outline (path signal 120  -4000 -7260  -3590 -7260))
      (outline (path signal 120  -1490 -5440  -1050 -5440))
      (outline (path signal 120  -4000 -5440  -3590 -5440))
      (outline (path signal 120  -1490 -4720  -1050 -4720))
      (outline (path signal 120  -4000 -4720  -3590 -4720))
      (outline (path signal 120  -1490 -2900  -1050 -2900))
      (outline (path signal 120  -4000 -2900  -3590 -2900))
      (outline (path signal 120  -1490 -2180  -1050 -2180))
      (outline (path signal 120  -4000 -2180  -3590 -2180))
      (outline (path signal 120  -1490 -360  -1110 -360))
      (outline (path signal 120  -4000 -360  -3590 -360))
      (outline (path signal 120  -1490 360  -1110 360))
      (outline (path signal 120  -4000 360  -3590 360))
      (outline (path signal 120  -12630 -1151.9  -4000 -1151.9))
      (outline (path signal 120  -12630 -1033.81  -4000 -1033.81))
      (outline (path signal 120  -12630 -915.71  -4000 -915.71))
      (outline (path signal 120  -12630 -797.615  -4000 -797.615))
      (outline (path signal 120  -12630 -679.52  -4000 -679.52))
      (outline (path signal 120  -12630 -561.425  -4000 -561.425))
      (outline (path signal 120  -12630 -443.33  -4000 -443.33))
      (outline (path signal 120  -12630 -325.235  -4000 -325.235))
      (outline (path signal 120  -12630 -207.14  -4000 -207.14))
      (outline (path signal 120  -12630 -89.045  -4000 -89.045))
      (outline (path signal 120  -12630 29.05  -4000 29.05))
      (outline (path signal 120  -12630 147.145  -4000 147.145))
      (outline (path signal 120  -12630 265.24  -4000 265.24))
      (outline (path signal 120  -12630 383.335  -4000 383.335))
      (outline (path signal 120  -12630 501.43  -4000 501.43))
      (outline (path signal 120  -12630 619.525  -4000 619.525))
      (outline (path signal 120  -12630 737.62  -4000 737.62))
      (outline (path signal 120  -12630 855.715  -4000 855.715))
      (outline (path signal 120  -12630 973.81  -4000 973.81))
      (outline (path signal 120  -12630 1091.9  -4000 1091.9))
      (outline (path signal 120  -12630 1210  -4000 1210))
      (outline (path signal 100  0 -13000  0 -12400))
      (outline (path signal 100  -4060 -13000  0 -13000))
      (outline (path signal 100  0 -12400  -4060 -12400))
      (outline (path signal 100  0 -10460  0 -9860))
      (outline (path signal 100  -4060 -10460  0 -10460))
      (outline (path signal 100  0 -9860  -4060 -9860))
      (outline (path signal 100  0 -7920  0 -7320))
      (outline (path signal 100  -4060 -7920  0 -7920))
      (outline (path signal 100  0 -7320  -4060 -7320))
      (outline (path signal 100  0 -5380  0 -4780))
      (outline (path signal 100  -4060 -5380  0 -5380))
      (outline (path signal 100  0 -4780  -4060 -4780))
      (outline (path signal 100  0 -2840  0 -2240))
      (outline (path signal 100  -4060 -2840  0 -2840))
      (outline (path signal 100  0 -2240  -4060 -2240))
      (outline (path signal 100  0 -300  0 300))
      (outline (path signal 100  -4060 -300  0 -300))
      (outline (path signal 100  0 300  -4060 300))
      (outline (path signal 100  -12570 -13970  -12570 1270))
      (outline (path signal 100  -4060 -13970  -12570 -13970))
      (outline (path signal 100  -4060 300  -4060 -13970))
      (outline (path signal 100  -5030 1270  -4060 300))
      (outline (path signal 100  -12570 1270  -5030 1270))
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "uv1:LCD-A2X1C50TR"
      (outline (path signal 50  -14650 -16000  -14650 16000))
      (outline (path signal 50  14650 -16000  -14650 -16000))
      (outline (path signal 50  14650 16000  14650 -16000))
      (outline (path signal 50  -14650 16000  14650 16000))
      (outline (path signal 150  -14490 -5278.33  -14490 -15835))
      (outline (path signal 150  -14040 -5278.33  -14490 -5278.33))
      (outline (path signal 150  -14040 5278.33  -14040 -5278.33))
      (outline (path signal 150  -14490 5278.33  -14040 5278.33))
      (outline (path signal 150  -14490 15835  -14490 5278.33))
      (outline (path signal 150  14490 15835  -14490 15835))
      (outline (path signal 150  14490 -15835  14490 15835))
      (outline (path signal 150  -14490 -15835  14490 -15835))
      (pin Oval[A]Pad_1200x2000_um 8 8890 -14335)
      (pin Oval[A]Pad_1200x2000_um 9 8890 14335)
      (pin Oval[A]Pad_1200x2000_um 7 6350 -14335)
      (pin Oval[A]Pad_1200x2000_um 10 6350 14335)
      (pin Oval[A]Pad_1200x2000_um 6 3810 -14335)
      (pin Oval[A]Pad_1200x2000_um 11 3810 14335)
      (pin Oval[A]Pad_1200x2000_um 5 1270 -14335)
      (pin Oval[A]Pad_1200x2000_um 12 1270 14335)
      (pin Oval[A]Pad_1200x2000_um 4 -1270 -14335)
      (pin Oval[A]Pad_1200x2000_um 13 -1270 14335)
      (pin Oval[A]Pad_1200x2000_um 3 -3810 -14335)
      (pin Oval[A]Pad_1200x2000_um 14 -3810 14335)
      (pin Oval[A]Pad_1200x2000_um 2 -6350 -14335)
      (pin Oval[A]Pad_1200x2000_um 15 -6350 14335)
      (pin Oval[A]Pad_1200x2000_um 1 -8890 -14335)
      (pin Oval[A]Pad_1200x2000_um 16 -8890 14335)
    )
    (image uv1:Bourns_3269W
      (outline (path signal 150  -1270 -2540  1270 -2540))
      (outline (path signal 150  1270 2540  3810 2540))
      (outline (path signal 150  3810 2540  3810 -2540))
      (outline (path signal 150  -1270 2540  -3810 2540))
      (outline (path signal 150  -3810 2540  -3810 -2540))
      (outline (path signal 150  -3810 -2540  -3500 -2540))
      (outline (path signal 150  3810 -2540  3500 -2540))
      (pin Rect[T]Pad_1190x2790_um 1 -2540 -2540)
      (pin Rect[T]Pad_1190x2790_um 2 0 2540)
      (pin Rect[T]Pad_1190x2790_um 3 2540 -2540)
    )
    (padstack Oval[A]Pad_1200x2000_um
      (shape (path F.Cu 1200  0 -400  0 400))
      (shape (path B.Cu 1200  0 -400  0 400))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1250x1750_250.951_um
      (shape (polygon F.Cu 0  418.577 872.138  460.83 860.817  500.475 842.33  536.308 817.24
            567.24 786.308  592.33 750.476  610.817 710.83  622.138 668.577
            625.951 625  625.951 -625  622.138 -668.577  610.817 -710.83
            592.33 -750.475  567.24 -786.308  536.308 -817.24  500.476 -842.33
            460.83 -860.817  418.577 -872.138  375 -875.951  -375 -875.951
            -418.577 -872.138  -460.83 -860.817  -500.475 -842.33  -536.308 -817.24
            -567.24 -786.308  -592.33 -750.476  -610.817 -710.83  -622.138 -668.577
            -625.951 -625  -625.951 625  -622.138 668.577  -610.817 710.83
            -592.33 750.475  -567.24 786.308  -536.308 817.24  -500.476 842.33
            -460.83 860.817  -418.577 872.138  -375 875.951  375 875.951
            418.577 872.138))
      (attach off)
    )
    (padstack Rect[T]Pad_1190x2790_um
      (shape (rect F.Cu -595 -1395 595 1395))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +9V
      (pins U1-1 R4-1 J2-1 J1-2 J1-1)
    )
    (net /BP
      (pins U1-21 U2-16)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net /2G
      (pins U1-22 U2-13)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net /2A
      (pins U1-23 U2-11)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net /2C
      (pins U1-24 U2-9)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net /3G
      (pins U1-25 U2-3)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net GND
      (pins U1-26 J2-2)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(C1-Pad2)"
      (pins U1-27 C1-2)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(R1-Pad1)"
      (pins U1-28 R1-1)
    )
    (net /3D
      (pins U1-9 U2-5)
    )
    (net "Net-(C2-Pad1)"
      (pins U1-29 C2-1)
    )
    (net /3C
      (pins U1-10 U2-6)
    )
    (net /ACOM
      (pins U1-35 U1-32 U1-30 C3-2 J1-12 J1-11 RV1-3)
    )
    (net /3B
      (pins U1-11 U2-7)
    )
    (net "Net-(C3-Pad1)"
      (pins U1-31 C3-1 R2-1)
    )
    (net /3A
      (pins U1-12 U2-8)
    )
    (net /3F
      (pins U1-13 U2-2)
    )
    (net "Net-(C4-Pad1)"
      (pins U1-33 C4-1)
    )
    (net /3E
      (pins U1-14 U2-4)
    )
    (net "Net-(C4-Pad2)"
      (pins U1-34 C4-2)
    )
    (net /2D
      (pins U1-15 U2-15)
    )
    (net /2B
      (pins U1-16 U2-10)
    )
    (net "Net-(RV1-Pad2)"
      (pins U1-36 RV1-2)
    )
    (net /2F
      (pins U1-17 U2-12)
    )
    (net "Net-(U1-Pad37)"
      (pins U1-37)
    )
    (net /2E
      (pins U1-18 U2-14)
    )
    (net "Net-(C5-Pad2)"
      (pins U1-38 C5-2)
    )
    (net /1BC
      (pins U1-19 U2-1)
    )
    (net "Net-(R3-Pad2)"
      (pins U1-39 R3-2)
    )
    (net "Net-(U1-Pad20)"
      (pins U1-20)
    )
    (net "Net-(C5-Pad1)"
      (pins U1-40 C5-1 R3-1)
    )
    (net "Net-(C1-Pad1)"
      (pins C1-1 C2-2 R1-2)
    )
    (net "Net-(R4-Pad2)"
      (pins R4-2 RV1-1)
    )
    (net "Net-(J1-Pad3)"
      (pins R2-2 J1-4 J1-3)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8)
    )
    (net "Net-(J1-Pad9)"
      (pins J1-9)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10)
    )
    (class kicad_default "" +9V /1BC /2A /2B /2C /2D /2E /2F /2G /3A /3B /3C
      /3D /3E /3F /3G /ACOM /BP GND "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C2-Pad1)"
      "Net-(C3-Pad1)" "Net-(C4-Pad1)" "Net-(C4-Pad2)" "Net-(C5-Pad1)" "Net-(C5-Pad2)"
      "Net-(J1-Pad10)" "Net-(J1-Pad3)" "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad7)"
      "Net-(J1-Pad8)" "Net-(J1-Pad9)" "Net-(R1-Pad1)" "Net-(R3-Pad2)" "Net-(R4-Pad2)"
      "Net-(RV1-Pad2)" "Net-(U1-Pad2)" "Net-(U1-Pad20)" "Net-(U1-Pad3)" "Net-(U1-Pad37)"
      "Net-(U1-Pad4)" "Net-(U1-Pad5)" "Net-(U1-Pad6)" "Net-(U1-Pad7)" "Net-(U1-Pad8)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 400)
        (clearance 400.1)
      )
    )
    (class Power
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 800)
        (clearance 400.1)
      )
    )
  )
  (wiring
  )
)
