{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509487560587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509487560594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 23:06:00 2017 " "Processing started: Tue Oct 31 23:06:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509487560594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487560594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4LcdInterface -c mainRevision " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4LcdInterface -c mainRevision" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487560594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509487561623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509487561623 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "systemFile.qsys " "Elaborating Qsys system entity \"systemFile.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487573533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:18 Progress: Loading lab4LcdInterface/systemFile.qsys " "2017.10.31.23:06:18 Progress: Loading lab4LcdInterface/systemFile.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487578127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:18 Progress: Reading input file " "2017.10.31.23:06:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487578633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:18 Progress: Adding CPU \[altera_nios2_gen2 17.0\] " "2017.10.31.23:06:18 Progress: Adding CPU \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487578725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:19 Progress: Parameterizing module CPU " "2017.10.31.23:06:19 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487579702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:19 Progress: Adding LCD \[LCD 1.0\] " "2017.10.31.23:06:19 Progress: Adding LCD \[LCD 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487579709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module LCD " "2017.10.31.23:06:20 Progress: Parameterizing module LCD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding SDRAM_ctrl \[altera_avalon_new_sdram_controller 17.0\] " "2017.10.31.23:06:20 Progress: Adding SDRAM_ctrl \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module SDRAM_ctrl " "2017.10.31.23:06:20 Progress: Parameterizing module SDRAM_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding TCDM \[altera_avalon_onchip_memory2 17.0\] " "2017.10.31.23:06:20 Progress: Adding TCDM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module TCDM " "2017.10.31.23:06:20 Progress: Parameterizing module TCDM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding TCIM \[altera_avalon_onchip_memory2 17.0\] " "2017.10.31.23:06:20 Progress: Adding TCIM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module TCIM " "2017.10.31.23:06:20 Progress: Parameterizing module TCIM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding altpll_0 \[altpll 17.0\] " "2017.10.31.23:06:20 Progress: Adding altpll_0 \[altpll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module altpll_0 " "2017.10.31.23:06:20 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding altpll_signalTap \[altpll 17.0\] " "2017.10.31.23:06:20 Progress: Adding altpll_signalTap \[altpll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module altpll_signalTap " "2017.10.31.23:06:20 Progress: Parameterizing module altpll_signalTap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.10.31.23:06:20 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module clk_0 " "2017.10.31.23:06:20 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\] " "2017.10.31.23:06:20 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module jtag_uart " "2017.10.31.23:06:20 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.0\] " "2017.10.31.23:06:20 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module performance_counter_0 " "2017.10.31.23:06:20 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\] " "2017.10.31.23:06:20 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module sysid " "2017.10.31.23:06:20 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Adding timer_0 \[altera_avalon_timer 17.0\] " "2017.10.31.23:06:20 Progress: Adding timer_0 \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing module timer_0 " "2017.10.31.23:06:20 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Building connections " "2017.10.31.23:06:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Parameterizing connections " "2017.10.31.23:06:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:20 Progress: Validating " "2017.10.31.23:06:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487580710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.31.23:06:21 Progress: Done reading input file " "2017.10.31.23:06:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487581534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "SystemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487582620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SystemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487582622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "SystemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487582622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.sysid: Time stamp will be automatically updated when this component is generated. " "SystemFile.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487582622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile: Generating systemFile \"systemFile\" for QUARTUS_SYNTH " "SystemFile: Generating systemFile \"systemFile\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487583494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487585647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487585661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487586807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487586807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487587354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487587354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"systemFile\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"systemFile\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487590352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD: \"systemFile\" instantiated LCD \"LCD\" " "LCD: \"systemFile\" instantiated LCD \"LCD\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487590468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl' " "SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487590488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0002_SDRAM_ctrl_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0002_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_ctrl:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0002_SDRAM_ctrl_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0002_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487590488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl' " "SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: \"systemFile\" instantiated altera_avalon_new_sdram_controller \"SDRAM_ctrl\" " "SDRAM_ctrl: \"systemFile\" instantiated altera_avalon_new_sdram_controller \"SDRAM_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: Starting RTL generation for module 'systemFile_TCDM' " "TCDM: Starting RTL generation for module 'systemFile_TCDM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCDM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0003_TCDM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0003_TCDM_gen//systemFile_TCDM_component_configuration.pl  --do_build_sim=0  \] " "TCDM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCDM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0003_TCDM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0003_TCDM_gen//systemFile_TCDM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: Done RTL generation for module 'systemFile_TCDM' " "TCDM: Done RTL generation for module 'systemFile_TCDM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCDM\" " "TCDM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCDM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: Starting RTL generation for module 'systemFile_TCIM' " "TCIM: Starting RTL generation for module 'systemFile_TCIM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCIM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0004_TCIM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0004_TCIM_gen//systemFile_TCIM_component_configuration.pl  --do_build_sim=0  \] " "TCIM:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCIM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0004_TCIM_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0004_TCIM_gen//systemFile_TCIM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: Done RTL generation for module 'systemFile_TCIM' " "TCIM: Done RTL generation for module 'systemFile_TCIM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCIM\" " "TCIM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCIM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487591832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"systemFile\" instantiated altpll \"altpll_0\" " "Altpll_0: \"systemFile\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487593194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_signalTap: \"systemFile\" instantiated altpll \"altpll_signalTap\" " "Altpll_signalTap: \"systemFile\" instantiated altpll \"altpll_signalTap\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487594310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487594326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0009_jtag_uart_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0009_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0009_jtag_uart_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0009_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487594327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'systemFile_jtag_uart' " "Jtag_uart: Done RTL generation for module 'systemFile_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487594668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"systemFile\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"systemFile\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487594686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'systemFile_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'systemFile_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487594701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=systemFile_performance_counter_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0010_performance_counter_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0010_performance_counter_0_gen//systemFile_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/17.0/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=systemFile_performance_counter_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0010_performance_counter_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0010_performance_counter_0_gen//systemFile_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487594701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'systemFile_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'systemFile_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487595086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"systemFile\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"systemFile\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487595093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"systemFile\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"systemFile\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487595107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'systemFile_timer_0' " "Timer_0: Starting RTL generation for module 'systemFile_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487595118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=systemFile_timer_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0012_timer_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0012_timer_0_gen//systemFile_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=systemFile_timer_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0012_timer_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0012_timer_0_gen//systemFile_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487595119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'systemFile_timer_0' " "Timer_0: Done RTL generation for module 'systemFile_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487595419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"systemFile\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"systemFile\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487595424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487598374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487598616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487598818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487599023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487599235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487599449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487599671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487599900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487600118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487600355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487602808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487603368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487603929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"systemFile\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"systemFile\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487603940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"systemFile\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"systemFile\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487603960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'systemFile_CPU_cpu' " "Cpu: Starting RTL generation for module 'systemFile_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487603988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0015_cpu_gen/ --quartus_bindir=D:/programs/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0015_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/programs/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I D:/programs/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/17.0/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programs/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0015_cpu_gen/ --quartus_bindir=D:/programs/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7470_6186761201667616585.dir/0015_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487603989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:44 (*) Starting Nios II generation " "Cpu: # 2017.10.31 23:06:44 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:44 (*)   Checking for plaintext license. " "Cpu: # 2017.10.31 23:06:44 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:45 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.10.31 23:06:45 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.10.31 23:06:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:45 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.10.31 23:06:45 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:45 (*)   Plaintext license not found. " "Cpu: # 2017.10.31 23:06:45 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:45 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2017.10.31 23:06:45 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.10.31 23:06:46 (*)   Couldn't query license setup in Quartus directory D:/programs/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.10.31 23:06:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.10.31 23:06:46 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2017.10.31 23:06:46 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.10.31 23:06:46 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)   Creating all objects for CPU " "Cpu: # 2017.10.31 23:06:46 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)     Testbench " "Cpu: # 2017.10.31 23:06:46 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)     Instruction decoding " "Cpu: # 2017.10.31 23:06:46 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)       Instruction fields " "Cpu: # 2017.10.31 23:06:46 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:46 (*)       Instruction decodes " "Cpu: # 2017.10.31 23:06:46 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)       Signals for RTL simulation waveforms " "Cpu: # 2017.10.31 23:06:47 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)       Instruction controls " "Cpu: # 2017.10.31 23:06:47 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)     Pipeline frontend " "Cpu: # 2017.10.31 23:06:47 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)   Master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) overlaps with master instruction_master address range (0x1000000, 0x3ffffff) " "Cpu: # 2017.10.31 23:06:47 (*)   Master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) overlaps with master instruction_master address range (0x1000000, 0x3ffffff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)   Master instruction_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) " "Cpu: # 2017.10.31 23:06:47 (*)   Master instruction_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)   Generating non-optimal tightly-coupled master logic due to overlap " "Cpu: # 2017.10.31 23:06:47 (*)   Generating non-optimal tightly-coupled master logic due to overlap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)     Pipeline backend " "Cpu: # 2017.10.31 23:06:47 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)   Master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) overlaps with master data_master address range (0x1000000, 0x3ffffff) " "Cpu: # 2017.10.31 23:06:47 (*)   Master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) overlaps with master data_master address range (0x1000000, 0x3ffffff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)   Master data_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) " "Cpu: # 2017.10.31 23:06:47 (*)   Master data_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:47 (*)   Generating non-optimal tightly-coupled master logic due to overlap " "Cpu: # 2017.10.31 23:06:47 (*)   Generating non-optimal tightly-coupled master logic due to overlap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:49 (*)   Generating RTL from CPU objects " "Cpu: # 2017.10.31 23:06:49 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:51 (*)   Creating encrypted RTL " "Cpu: # 2017.10.31 23:06:51 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.31 23:06:52 (*) Done Nios II generation " "Cpu: # 2017.10.31 23:06:52 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'systemFile_CPU_cpu' " "Cpu: Done RTL generation for module 'systemFile_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\" " "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\" " "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_ctrl_s1_burst_adapter\" " "SDRAM_ctrl_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_ctrl_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_avalon_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LCD_avalon_slave_cmd_width_adapter\" " "LCD_avalon_slave_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LCD_avalon_slave_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487612921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487613271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487613633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487613645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487613652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile: Done \"systemFile\" with 45 modules, 77 files " "SystemFile: Done \"systemFile\" with 45 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487613656 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "systemFile.qsys " "Finished elaborating Qsys system entity \"systemFile.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487614817 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench.vhdl " "Can't analyze file -- file testbench.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1509487615005 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "writer.vhdl " "Can't analyze file -- file writer.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1509487615006 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reader.vhdl " "Can't analyze file -- file reader.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1509487615008 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "parPort.vhdl " "Can't analyze file -- file parPort.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1509487615009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelentity.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelentity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevelEntity " "Found entity 1: topLevelEntity" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_default_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_incr_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615055 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615064 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615064 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615064 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615064 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487615073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/systemfile/submodules/altera_merlin_master_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/systemfile/submodules/altera_merlin_master_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615089 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/systemfile/submodules/altera_reset_synchronizer.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487615117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/lcddriver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/systemfile/submodules/lcddriver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LcdDriver-LCD " "Found design unit 1: LcdDriver-LCD" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615559 ""} { "Info" "ISGN_ENTITY_NAME" "1 LcdDriver " "Found entity 1: LcdDriver" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU " "Found entity 1: systemFile_CPU" {  } { { "db/ip/systemfile/submodules/systemfile_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487615562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487615562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_ic_data_module " "Found entity 1: systemFile_CPU_cpu_ic_data_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_CPU_cpu_ic_tag_module " "Found entity 2: systemFile_CPU_cpu_ic_tag_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_CPU_cpu_bht_module " "Found entity 3: systemFile_CPU_cpu_bht_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_CPU_cpu_register_bank_a_module " "Found entity 4: systemFile_CPU_cpu_register_bank_a_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "5 systemFile_CPU_cpu_register_bank_b_module " "Found entity 5: systemFile_CPU_cpu_register_bank_b_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "6 systemFile_CPU_cpu_dc_tag_module " "Found entity 6: systemFile_CPU_cpu_dc_tag_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "7 systemFile_CPU_cpu_dc_data_module " "Found entity 7: systemFile_CPU_cpu_dc_data_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "8 systemFile_CPU_cpu_dc_victim_module " "Found entity 8: systemFile_CPU_cpu_dc_victim_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "9 systemFile_CPU_cpu_nios2_oci_debug " "Found entity 9: systemFile_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "10 systemFile_CPU_cpu_nios2_oci_break " "Found entity 10: systemFile_CPU_cpu_nios2_oci_break" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "11 systemFile_CPU_cpu_nios2_oci_xbrk " "Found entity 11: systemFile_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "12 systemFile_CPU_cpu_nios2_oci_dbrk " "Found entity 12: systemFile_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "13 systemFile_CPU_cpu_nios2_oci_itrace " "Found entity 13: systemFile_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "14 systemFile_CPU_cpu_nios2_oci_td_mode " "Found entity 14: systemFile_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "15 systemFile_CPU_cpu_nios2_oci_dtrace " "Found entity 15: systemFile_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "16 systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "17 systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "18 systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "19 systemFile_CPU_cpu_nios2_oci_fifo " "Found entity 19: systemFile_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "20 systemFile_CPU_cpu_nios2_oci_pib " "Found entity 20: systemFile_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "21 systemFile_CPU_cpu_nios2_oci_im " "Found entity 21: systemFile_CPU_cpu_nios2_oci_im" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "22 systemFile_CPU_cpu_nios2_performance_monitors " "Found entity 22: systemFile_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "23 systemFile_CPU_cpu_nios2_avalon_reg " "Found entity 23: systemFile_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "24 systemFile_CPU_cpu_ociram_sp_ram_module " "Found entity 24: systemFile_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "25 systemFile_CPU_cpu_nios2_ocimem " "Found entity 25: systemFile_CPU_cpu_nios2_ocimem" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "26 systemFile_CPU_cpu_nios2_oci " "Found entity 26: systemFile_CPU_cpu_nios2_oci" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""} { "Info" "ISGN_ENTITY_NAME" "27 systemFile_CPU_cpu " "Found entity 27: systemFile_CPU_cpu" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_sysclk " "Found entity 1: systemFile_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_tck " "Found entity 1: systemFile_CPU_cpu_debug_slave_tck" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_wrapper " "Found entity 1: systemFile_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_mult_cell " "Found entity 1: systemFile_CPU_cpu_mult_cell" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_test_bench " "Found entity 1: systemFile_CPU_cpu_test_bench" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_SDRAM_ctrl_input_efifo_module " "Found entity 1: systemFile_SDRAM_ctrl_input_efifo_module" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616402 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_SDRAM_ctrl " "Found entity 2: systemFile_SDRAM_ctrl" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_tcdm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcdm.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_TCDM " "Found entity 1: systemFile_TCDM" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_tcim.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcim.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_TCIM " "Found entity 1: systemFile_TCIM" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/systemfile/submodules/systemfile_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_altpll_0_dffpipe_l2c " "Found entity 1: systemFile_altpll_0_dffpipe_l2c" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616412 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_altpll_0_stdsync_sv6 " "Found entity 2: systemFile_altpll_0_stdsync_sv6" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616412 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_altpll_0_altpll_pka2 " "Found entity 3: systemFile_altpll_0_altpll_pka2" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616412 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_altpll_0 " "Found entity 4: systemFile_altpll_0" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_altpll_signalTap_dffpipe_l2c " "Found entity 1: systemFile_altpll_signalTap_dffpipe_l2c" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616416 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_altpll_signalTap_stdsync_sv6 " "Found entity 2: systemFile_altpll_signalTap_stdsync_sv6" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616416 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_altpll_signalTap_altpll_n342 " "Found entity 3: systemFile_altpll_signalTap_altpll_n342" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616416 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_altpll_signalTap " "Found entity 4: systemFile_altpll_signalTap" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_irq_mapper " "Found entity 1: systemFile_irq_mapper" {  } { { "db/ip/systemfile/submodules/systemfile_irq_mapper.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/systemfile_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_jtag_uart_sim_scfifo_w " "Found entity 1: systemFile_jtag_uart_sim_scfifo_w" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616423 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_jtag_uart_scfifo_w " "Found entity 2: systemFile_jtag_uart_scfifo_w" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616423 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_jtag_uart_sim_scfifo_r " "Found entity 3: systemFile_jtag_uart_sim_scfifo_r" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616423 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_jtag_uart_scfifo_r " "Found entity 4: systemFile_jtag_uart_scfifo_r" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616423 ""} { "Info" "ISGN_ENTITY_NAME" "5 systemFile_jtag_uart " "Found entity 5: systemFile_jtag_uart" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0 " "Found entity 1: systemFile_mm_interconnect_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_demux " "Found entity 1: systemFile_mm_interconnect_0_cmd_demux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_demux_001 " "Found entity 1: systemFile_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_mux " "Found entity 1: systemFile_mm_interconnect_0_cmd_mux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_mux_001 " "Found entity 1: systemFile_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616467 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router " "Found entity 2: systemFile_mm_interconnect_0_router" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_001_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616470 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_001 " "Found entity 2: systemFile_mm_interconnect_0_router_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_002_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616474 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_002 " "Found entity 2: systemFile_mm_interconnect_0_router_002" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_003_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616478 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_003 " "Found entity 2: systemFile_mm_interconnect_0_router_003" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_004_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616483 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_004 " "Found entity 2: systemFile_mm_interconnect_0_router_004" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509487616485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_009_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616486 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_009 " "Found entity 2: systemFile_mm_interconnect_0_router_009" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_demux " "Found entity 1: systemFile_mm_interconnect_0_rsp_demux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_demux_001 " "Found entity 1: systemFile_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_mux " "Found entity 1: systemFile_mm_interconnect_0_rsp_mux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_mux_001 " "Found entity 1: systemFile_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_1 " "Found entity 1: systemFile_mm_interconnect_1" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_2 " "Found entity 1: systemFile_mm_interconnect_2" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_performance_counter_0 " "Found entity 1: systemFile_performance_counter_0" {  } { { "db/ip/systemfile/submodules/systemfile_performance_counter_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_sysid " "Found entity 1: systemFile_sysid" {  } { { "db/ip/systemfile/submodules/systemfile_sysid.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_timer_0 " "Found entity 1: systemFile_timer_0" {  } { { "db/ip/systemfile/submodules/systemfile_timer_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/systemfile.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/systemfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile " "Found entity 1: systemFile" {  } { { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487616523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487616523 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(318) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509487616589 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(328) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509487616589 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(338) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509487616589 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(682) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1509487616591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevelEntity " "Elaborating entity \"topLevelEntity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509487616805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile systemFile:inst " "Elaborating entity \"systemFile\" for hierarchy \"systemFile:inst\"" {  } { { "topLevelEntity.bdf" "inst" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 128 600 1000 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487616817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU systemFile:inst\|systemFile_CPU:cpu " "Elaborating entity \"systemFile_CPU\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\"" {  } { { "db/ip/systemfile/systemfile.v" "cpu" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487616860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu " "Elaborating entity \"systemFile_CPU_cpu\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu.v" "cpu" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487616918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_test_bench systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_test_bench:the_systemFile_CPU_cpu_test_bench " "Elaborating entity \"systemFile_CPU_cpu_test_bench\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_test_bench:the_systemFile_CPU_cpu_test_bench\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_test_bench" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 6025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487617508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ic_data_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data " "Elaborating entity \"systemFile_CPU_cpu_ic_data_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ic_data" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487617579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487617685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487617767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487617767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487617768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ic_tag_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag " "Elaborating entity \"systemFile_CPU_cpu_ic_tag_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ic_tag" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487617834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487617854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487617918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487617918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487617919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_bht_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht " "Elaborating entity \"systemFile_CPU_cpu_bht_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_bht" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487617977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487617995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487618056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487618056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_register_bank_a_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a " "Elaborating entity \"systemFile_CPU_cpu_register_bank_a_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_register_bank_a" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487618193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487618193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_register_bank_b_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b " "Elaborating entity \"systemFile_CPU_cpu_register_bank_b_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_register_bank_b" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_mult_cell systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell " "Elaborating entity \"systemFile_CPU_cpu_mult_cell\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_mult_cell" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487618400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487618400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487618989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_tag_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag " "Elaborating entity \"systemFile_CPU_cpu_dc_tag_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_tag" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487619592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487619611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_1jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487619691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487619691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487619692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_data_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data " "Elaborating entity \"systemFile_CPU_cpu_dc_data_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_data" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487619748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487619765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487619829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487619829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487619830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_victim_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim " "Elaborating entity \"systemFile_CPU_cpu_dc_victim_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_victim" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487619891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487619908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487619973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487619973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487619974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 10307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_debug systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_debug\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_debug" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_break systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_break\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_break" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_xbrk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_xbrk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_dbrk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_dbrk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_itrace systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_itrace\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_itrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_dtrace systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_dtrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_td_mode systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_pib systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_pib\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_pib" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_im systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_im\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_im" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_avalon_reg systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"systemFile_CPU_cpu_nios2_avalon_reg\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_avalon_reg" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_ocimem systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem " "Elaborating entity \"systemFile_CPU_cpu_nios2_ocimem\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_ocimem" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487620964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ociram_sp_ram_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram " "Elaborating entity \"systemFile_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ociram_sp_ram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487621137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_wrapper systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_wrapper\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_debug_slave_wrapper" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_tck systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_tck:the_systemFile_CPU_cpu_debug_slave_tck " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_tck\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_tck:the_systemFile_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "the_systemFile_CPU_cpu_debug_slave_tck" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_sysclk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_sysclk:the_systemFile_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_sysclk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_sysclk:the_systemFile_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "the_systemFile_CPU_cpu_debug_slave_sysclk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "systemFile_CPU_cpu_debug_slave_phy" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdDriver systemFile:inst\|LcdDriver:lcd " "Elaborating entity \"LcdDriver\" for hierarchy \"systemFile:inst\|LcdDriver:lcd\"" {  } { { "db/ip/systemfile/systemfile.v" "lcd" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621632 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadData_DO lcddriver.vhdl(48) " "VHDL Signal Declaration warning at lcddriver.vhdl(48): used implicit default value for signal \"ReadData_DO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509487621634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadDataValid_SO lcddriver.vhdl(50) " "VHDL Signal Declaration warning at lcddriver.vhdl(50): used implicit default value for signal \"ReadDataValid_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509487621634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Read_Edge_D lcddriver.vhdl(104) " "Verilog HDL or VHDL warning at lcddriver.vhdl(104): object \"Read_Edge_D\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509487621634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BeginBurstTransfer_PP_S lcddriver.vhdl(159) " "Verilog HDL or VHDL warning at lcddriver.vhdl(159): object \"BeginBurstTransfer_PP_S\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509487621634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Read_Last_D lcddriver.vhdl(232) " "VHDL Process Statement warning at lcddriver.vhdl(232): inferring latch(es) for signal or variable \"Read_Last_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 232 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509487621636 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(309) " "VHDL Process Statement warning at lcddriver.vhdl(309): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621637 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(331) " "VHDL Process Statement warning at lcddriver.vhdl(331): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621637 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(345) " "VHDL Process Statement warning at lcddriver.vhdl(345): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621637 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address_PP_D lcddriver.vhdl(359) " "VHDL Process Statement warning at lcddriver.vhdl(359): signal \"Address_PP_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621637 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_PP_D lcddriver.vhdl(361) " "VHDL Process Statement warning at lcddriver.vhdl(361): signal \"BurstCount_PP_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621637 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteData_PP_D lcddriver.vhdl(362) " "VHDL Process Statement warning at lcddriver.vhdl(362): signal \"WriteData_PP_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621637 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ByteEnable_PP_D lcddriver.vhdl(367) " "VHDL Process Statement warning at lcddriver.vhdl(367): signal \"ByteEnable_PP_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(378) " "VHDL Process Statement warning at lcddriver.vhdl(378): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstStreamCountPres_D lcddriver.vhdl(391) " "VHDL Process Statement warning at lcddriver.vhdl(391): signal \"BurstStreamCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(391) " "VHDL Process Statement warning at lcddriver.vhdl(391): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstStream_D lcddriver.vhdl(392) " "VHDL Process Statement warning at lcddriver.vhdl(392): signal \"BurstStream_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(392) " "VHDL Process Statement warning at lcddriver.vhdl(392): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(414) " "VHDL Process Statement warning at lcddriver.vhdl(414): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyBeginBurstTransfer_S lcddriver.vhdl(416) " "VHDL Process Statement warning at lcddriver.vhdl(416): signal \"MyBeginBurstTransfer_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyBurstCount_D lcddriver.vhdl(417) " "VHDL Process Statement warning at lcddriver.vhdl(417): signal \"MyBurstCount_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyAddress_D lcddriver.vhdl(422) " "VHDL Process Statement warning at lcddriver.vhdl(422): signal \"MyAddress_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621638 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyByteEnable_D lcddriver.vhdl(434) " "VHDL Process Statement warning at lcddriver.vhdl(434): signal \"MyByteEnable_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621639 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(457) " "VHDL Process Statement warning at lcddriver.vhdl(457): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621639 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyWriteData_D lcddriver.vhdl(459) " "VHDL Process Statement warning at lcddriver.vhdl(459): signal \"MyWriteData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621639 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(476) " "VHDL Process Statement warning at lcddriver.vhdl(476): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621639 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(482) " "VHDL Process Statement warning at lcddriver.vhdl(482): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621639 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyByteEnable_D lcddriver.vhdl(507) " "VHDL Process Statement warning at lcddriver.vhdl(507): signal \"MyByteEnable_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621639 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(529) " "VHDL Process Statement warning at lcddriver.vhdl(529): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621639 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyWriteData_D lcddriver.vhdl(531) " "VHDL Process Statement warning at lcddriver.vhdl(531): signal \"MyWriteData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621639 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyAddress_D lcddriver.vhdl(537) " "VHDL Process Statement warning at lcddriver.vhdl(537): signal \"MyAddress_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621639 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyByteEnable_D lcddriver.vhdl(547) " "VHDL Process Statement warning at lcddriver.vhdl(547): signal \"MyByteEnable_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621640 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MyWriteData_D lcddriver.vhdl(560) " "VHDL Process Statement warning at lcddriver.vhdl(560): signal \"MyWriteData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621640 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(570) " "VHDL Process Statement warning at lcddriver.vhdl(570): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621640 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(573) " "VHDL Process Statement warning at lcddriver.vhdl(573): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621640 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCountPres_D lcddriver.vhdl(574) " "VHDL Process Statement warning at lcddriver.vhdl(574): signal \"BurstCountPres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509487621640 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MyAddress_D lcddriver.vhdl(300) " "VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable \"MyAddress_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509487621642 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MyBeginBurstTransfer_S lcddriver.vhdl(300) " "VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable \"MyBeginBurstTransfer_S\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509487621642 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MyBurstCount_D lcddriver.vhdl(300) " "VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable \"MyBurstCount_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509487621642 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MyWriteData_D lcddriver.vhdl(300) " "VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable \"MyWriteData_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509487621642 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MyByteEnable_D lcddriver.vhdl(300) " "VHDL Process Statement warning at lcddriver.vhdl(300): inferring latch(es) for signal or variable \"MyByteEnable_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509487621642 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyByteEnable_D\[0\] lcddriver.vhdl(300) " "Inferred latch for \"MyByteEnable_D\[0\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621645 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyByteEnable_D\[1\] lcddriver.vhdl(300) " "Inferred latch for \"MyByteEnable_D\[1\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621645 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[0\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[0\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621645 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[1\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[1\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621645 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[2\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[2\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621645 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[3\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[3\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621645 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[4\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[4\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621645 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[5\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[5\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621645 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[6\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[6\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621645 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[7\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[7\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[8\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[8\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[9\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[9\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[10\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[10\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[11\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[11\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[12\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[12\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[13\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[13\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[14\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[14\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyWriteData_D\[15\] lcddriver.vhdl(300) " "Inferred latch for \"MyWriteData_D\[15\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyBurstCount_D\[0\] lcddriver.vhdl(300) " "Inferred latch for \"MyBurstCount_D\[0\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyBurstCount_D\[1\] lcddriver.vhdl(300) " "Inferred latch for \"MyBurstCount_D\[1\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyBurstCount_D\[2\] lcddriver.vhdl(300) " "Inferred latch for \"MyBurstCount_D\[2\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621646 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyBurstCount_D\[3\] lcddriver.vhdl(300) " "Inferred latch for \"MyBurstCount_D\[3\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621647 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyBurstCount_D\[4\] lcddriver.vhdl(300) " "Inferred latch for \"MyBurstCount_D\[4\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621647 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyBurstCount_D\[5\] lcddriver.vhdl(300) " "Inferred latch for \"MyBurstCount_D\[5\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621647 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyBurstCount_D\[6\] lcddriver.vhdl(300) " "Inferred latch for \"MyBurstCount_D\[6\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621647 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyBurstCount_D\[7\] lcddriver.vhdl(300) " "Inferred latch for \"MyBurstCount_D\[7\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621647 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyBeginBurstTransfer_S lcddriver.vhdl(300) " "Inferred latch for \"MyBeginBurstTransfer_S\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621647 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyAddress_D\[0\] lcddriver.vhdl(300) " "Inferred latch for \"MyAddress_D\[0\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621647 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyAddress_D\[1\] lcddriver.vhdl(300) " "Inferred latch for \"MyAddress_D\[1\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621647 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MyAddress_D\[2\] lcddriver.vhdl(300) " "Inferred latch for \"MyAddress_D\[2\]\" at lcddriver.vhdl(300)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 300 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621647 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_SDRAM_ctrl systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl " "Elaborating entity \"systemFile_SDRAM_ctrl\" for hierarchy \"systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\"" {  } { { "db/ip/systemfile/systemfile.v" "sdram_ctrl" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_SDRAM_ctrl_input_efifo_module systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|systemFile_SDRAM_ctrl_input_efifo_module:the_systemFile_SDRAM_ctrl_input_efifo_module " "Elaborating entity \"systemFile_SDRAM_ctrl_input_efifo_module\" for hierarchy \"systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|systemFile_SDRAM_ctrl_input_efifo_module:the_systemFile_SDRAM_ctrl_input_efifo_module\"" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "the_systemFile_SDRAM_ctrl_input_efifo_module" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_TCDM systemFile:inst\|systemFile_TCDM:tcdm " "Elaborating entity \"systemFile_TCDM\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\"" {  } { { "db/ip/systemfile/systemfile.v" "tcdm" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Instantiated megafunction \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemFile_TCDM.hex " "Parameter \"init_file\" = \"systemFile_TCDM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621810 ""}  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509487621810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pag1 " "Found entity 1: altsyncram_pag1" {  } { { "db/altsyncram_pag1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487621860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487621860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pag1 systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\|altsyncram_pag1:auto_generated " "Elaborating entity \"altsyncram_pag1\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\|altsyncram_pag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_TCIM systemFile:inst\|systemFile_TCIM:tcim " "Elaborating entity \"systemFile_TCIM\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\"" {  } { { "db/ip/systemfile/systemfile.v" "tcim" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487621959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Instantiated megafunction \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemFile_TCIM.hex " "Parameter \"init_file\" = \"systemFile_TCIM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487621959 ""}  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509487621959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pk22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pk22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pk22 " "Found entity 1: altsyncram_pk22" {  } { { "db/altsyncram_pk22.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pk22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487622013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487622013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pk22 systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\|altsyncram_pk22:auto_generated " "Elaborating entity \"altsyncram_pk22\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\|altsyncram_pk22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0 systemFile:inst\|systemFile_altpll_0:altpll_0 " "Elaborating entity \"systemFile_altpll_0\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\"" {  } { { "db/ip/systemfile/systemfile.v" "altpll_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_stdsync_sv6 systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"systemFile_altpll_0_stdsync_sv6\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "stdsync2" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_dffpipe_l2c systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\|systemFile_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"systemFile_altpll_0_dffpipe_l2c\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\|systemFile_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "dffpipe3" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_altpll_pka2 systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1 " "Elaborating entity \"systemFile_altpll_0_altpll_pka2\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "sd1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_signalTap systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap " "Elaborating entity \"systemFile_altpll_signalTap\" for hierarchy \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\"" {  } { { "db/ip/systemfile/systemfile.v" "altpll_signaltap" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_signalTap_stdsync_sv6 systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_stdsync_sv6:stdsync2 " "Elaborating entity \"systemFile_altpll_signalTap_stdsync_sv6\" for hierarchy \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_stdsync_sv6:stdsync2\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "stdsync2" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_signalTap_dffpipe_l2c systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_stdsync_sv6:stdsync2\|systemFile_altpll_signalTap_dffpipe_l2c:dffpipe3 " "Elaborating entity \"systemFile_altpll_signalTap_dffpipe_l2c\" for hierarchy \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_stdsync_sv6:stdsync2\|systemFile_altpll_signalTap_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "dffpipe3" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_signalTap_altpll_n342 systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1 " "Elaborating entity \"systemFile_altpll_signalTap_altpll_n342\" for hierarchy \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "sd1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart systemFile:inst\|systemFile_jtag_uart:jtag_uart " "Elaborating entity \"systemFile_jtag_uart\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\"" {  } { { "db/ip/systemfile/systemfile.v" "jtag_uart" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart_scfifo_w systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w " "Elaborating entity \"systemFile_jtag_uart_scfifo_w\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "the_systemFile_jtag_uart_scfifo_w" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "wfifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487622448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487622448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487622448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487622448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487622448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487622448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487622448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487622448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487622448 ""}  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509487622448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487622495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487622495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487622516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487622516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487622537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487622537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487622598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487622598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487622669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487622669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487622734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487622734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart_scfifo_r systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_r:the_systemFile_jtag_uart_scfifo_r " "Elaborating entity \"systemFile_jtag_uart_scfifo_r\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_r:the_systemFile_jtag_uart_scfifo_r\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "the_systemFile_jtag_uart_scfifo_r" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487622753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "systemFile_jtag_uart_alt_jtag_atlantic" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487623112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487623112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487623112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487623112 ""}  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509487623112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_performance_counter_0 systemFile:inst\|systemFile_performance_counter_0:performance_counter_0 " "Elaborating entity \"systemFile_performance_counter_0\" for hierarchy \"systemFile:inst\|systemFile_performance_counter_0:performance_counter_0\"" {  } { { "db/ip/systemfile/systemfile.v" "performance_counter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_sysid systemFile:inst\|systemFile_sysid:sysid " "Elaborating entity \"systemFile_sysid\" for hierarchy \"systemFile:inst\|systemFile_sysid:sysid\"" {  } { { "db/ip/systemfile/systemfile.v" "sysid" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_timer_0 systemFile:inst\|systemFile_timer_0:timer_0 " "Elaborating entity \"systemFile_timer_0\" for hierarchy \"systemFile:inst\|systemFile_timer_0:timer_0\"" {  } { { "db/ip/systemfile/systemfile.v" "timer_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"systemFile_mm_interconnect_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_avalon_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tcim_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tcim_s2_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "tcim_s2_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487623990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rdata_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487624360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router " "Elaborating entity \"systemFile_mm_interconnect_0_router\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487628899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\|systemFile_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\|systemFile_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487628937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"systemFile_mm_interconnect_0_router_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487628948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_001_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\|systemFile_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_001_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\|systemFile_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487628975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_002 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"systemFile_mm_interconnect_0_router_002\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_002" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487628984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_002_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\|systemFile_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_002_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\|systemFile_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487628997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_003 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"systemFile_mm_interconnect_0_router_003\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_003" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_003_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\|systemFile_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_003_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\|systemFile_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_004 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"systemFile_mm_interconnect_0_router_004\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_004" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_004_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\|systemFile_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_004_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\|systemFile_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_009 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"systemFile_mm_interconnect_0_router_009\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_009" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_009_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_009:router_009\|systemFile_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_009_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_009:router_009\|systemFile_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_burst_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_demux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_demux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_demux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_demux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_demux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_mux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_mux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_mux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_mux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_mux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_demux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_demux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_demux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_demux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_demux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_mux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_mux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_mux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_mux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_mux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_avalon_slave_cmd_width_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_cmd_width_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_avalon_slave_rsp_width_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509487629449 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509487629450 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509487629450 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "crosser" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_1 systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"systemFile_mm_interconnect_1\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_data_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_data_master_0_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "cpu_tightly_coupled_data_master_0_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tcdm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tcdm_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "tcdm_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_2 systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"systemFile_mm_interconnect_2\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_2" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" "cpu_tightly_coupled_instruction_master_0_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_irq_mapper systemFile:inst\|systemFile_irq_mapper:irq_mapper " "Elaborating entity \"systemFile_irq_mapper\" for hierarchy \"systemFile:inst\|systemFile_irq_mapper:irq_mapper\"" {  } { { "db/ip/systemfile/systemfile.v" "irq_mapper" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller systemFile:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/systemfile/systemfile.v" "rst_controller" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller systemFile:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/systemfile/systemfile.v" "rst_controller_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487629774 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_systemFile_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_systemFile_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_itrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1509487631592 "|topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gd24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gd24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gd24 " "Found entity 1: altsyncram_gd24" {  } { { "db/altsyncram_gd24.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_gd24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487633801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487633801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487634109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487634109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487634220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487634220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cii " "Found entity 1: cntr_cii" {  } { { "db/cntr_cii.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_cii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487634408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487634408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487634470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487634470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487634558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487634558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487634693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487634693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487634761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487634761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487634841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487634841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487634901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487634901 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487635236 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509487635509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.31.23:07:19 Progress: Loading sld89fabb54/alt_sld_fab_wrapper_hw.tcl " "2017.10.31.23:07:19 Progress: Loading sld89fabb54/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487639960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487642598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487642849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487645183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487645309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487645451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487645612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487645621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487645624 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509487646322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89fabb54/alt_sld_fab.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487646982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487646982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487647121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487647121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487647124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487647124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487647210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487647210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487647324 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487647324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487647324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487647419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487647419 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem " "RAM logic \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509487653168 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1509487653168 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487657548 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487657548 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487657548 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509487657548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487657633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657633 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509487657633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487657683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487657683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487657716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509487657716 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509487657716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509487657763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487657763 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1509487659077 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1509487659077 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1509487659157 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1509487659157 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1509487659157 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1509487659157 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1509487659157 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509487659179 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[10\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[10\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[11\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[11\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[12\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[12\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[13\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[13\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[14\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[14\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[15\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[15\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[8\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[8\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[9\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[9\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509487659404 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1509487659404 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[0\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[10\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[11\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[12\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[13\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[14\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[15\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[1\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[2\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[3\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[4\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[5\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[6\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[7\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[8\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LCD_DATA\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"LCD_DATA\[9\]\" is moved to its source" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1509487659427 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1509487659427 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 356 -1 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 352 -1 0 } } { "db/ip/systemfile/submodules/altera_reset_synchronizer.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 306 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7706 -1 0 } } { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2618 -1 0 } } { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 398 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 4070 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 5943 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7715 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 5856 -1 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 261 -1 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 267 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509487659483 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509487659484 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509487662733 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509487662733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 456 352 528 472 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509487662733 "|topLevelEntity|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RESETn VCC " "Pin \"LCD_RESETn\" is stuck at VCC" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 296 352 528 312 "LCD_RESETn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509487662733 "|topLevelEntity|LCD_RESETn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_IM0 GND " "Pin \"LCD_IM0\" is stuck at GND" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 280 352 528 296 "LCD_IM0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509487662733 "|topLevelEntity|LCD_IM0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1509487662733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487663322 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "708 " "708 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509487668287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487668716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg " "Generated suppressed messages file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487669826 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 244 257 0 0 13 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 244 of its 257 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 13 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1509487672211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509487672463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509487672463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9472 " "Implemented 9472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509487673631 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509487673631 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1509487673631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8861 " "Implemented 8861 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509487673631 ""} { "Info" "ICUT_CUT_TM_RAMS" "536 " "Implemented 536 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509487673631 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1509487673631 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509487673631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509487673631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509487673754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 23:07:53 2017 " "Processing ended: Tue Oct 31 23:07:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509487673754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509487673754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509487673754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509487673754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1509487675804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509487675811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 23:07:54 2017 " "Processing started: Tue Oct 31 23:07:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509487675811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509487675811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab4LcdInterface -c mainRevision " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab4LcdInterface -c mainRevision" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509487675812 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509487676290 ""}
{ "Info" "0" "" "Project  = lab4LcdInterface" {  } {  } 0 0 "Project  = lab4LcdInterface" 0 0 "Fitter" 0 0 1509487676290 ""}
{ "Info" "0" "" "Revision = mainRevision" {  } {  } 0 0 "Revision = mainRevision" 0 0 "Fitter" 0 0 1509487676290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1509487676578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509487676579 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mainRevision EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"mainRevision\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509487676676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509487676755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509487676755 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509487676843 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509487676843 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509487676843 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|wire_pll7_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 151 0 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509487676844 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 151 0 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509487676844 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7 " "The input clock frequency specification of PLL \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7 0 systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|pll7 0 100.0 MHz 50.0 MHz " "Input port inclk\[0\] of PLL \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7\" and its source clk\[0\] (the output port of PLL \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|pll7\") have different specified frequencies, 100.0 MHz and 50.0 MHz respectively" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 151 0 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 283 0 0 } } { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 310 0 0 } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 128 600 1000 576 "inst" "" } } } } { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 151 -1 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 289 0 0 } } { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 287 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1509487677101 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 151 0 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 283 0 0 } } { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 310 0 0 } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 128 600 1000 576 "inst" "" } } } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1509487677101 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509487677152 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1509487677158 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509487677736 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509487677736 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 29507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509487677761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 29509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509487677761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 29511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509487677761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 29513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509487677761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 29515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509487677761 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509487677761 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509487677767 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1509487678501 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509487679454 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509487679454 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509487679454 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|wire_pll7_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 151 0 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509487679461 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 151 0 0 } } { "" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509487679461 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1509487680435 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487680451 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1509487680451 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509487680648 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509487680661 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.sdc " "Reading SDC File: 'd:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509487680680 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] clk_50M " "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509487680772 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509487680772 "|topLevelEntity|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle " "Node: systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|MyAddress_D\[1\] systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle " "Latch systemFile:inst\|LcdDriver:lcd\|MyAddress_D\[1\] is being clocked by systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509487680772 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509487680772 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|StatePres_D.StateIdle"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487680976 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487680976 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_signaltap\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|altpll_signaltap\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487680976 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1509487680976 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487680977 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487680977 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487680977 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1509487680977 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1509487680977 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509487680977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509487680977 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509487680977 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1509487680977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_50M~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681795 ""}  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 192 352 528 208 "clk_50M" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 29486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681795 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681795 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681795 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 193 -1 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|wire_pll7_clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681795 ""}  } { { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 19473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemFile:inst\|LcdDriver:lcd\|Selector0~0  " "Automatically promoted node systemFile:inst\|LcdDriver:lcd\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateEvalData " "Destination node systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateEvalData" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 96 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateEvalData" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509487681795 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 303 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 8284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 19719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509487681795 ""}  } { { "pzdyqx.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 19558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681796 ""}  } { { "pzdyqx.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 19580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemFile:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node systemFile:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|Address_P_D\[2\] " "Destination node systemFile:inst\|LcdDriver:lcd\|Address_P_D\[2\]" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|Address_P_D\[2\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|Address_P_D\[1\] " "Destination node systemFile:inst\|LcdDriver:lcd\|Address_P_D\[1\]" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|Address_P_D\[1\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|Address_P_D\[0\] " "Destination node systemFile:inst\|LcdDriver:lcd\|Address_P_D\[0\]" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|Address_P_D\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|Write_P_S " "Destination node systemFile:inst\|LcdDriver:lcd\|Write_P_S" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 135 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|Write_P_S" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[15\] " "Destination node systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[15\]" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[15\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[14\] " "Destination node systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[14\]" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[14\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[13\] " "Destination node systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[13\]" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[13\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[12\] " "Destination node systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[12\]" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[12\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[11\] " "Destination node systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[11\]" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[11\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[10\] " "Destination node systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[10\]" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 198 0 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|LcdDriver:lcd\|WriteData_P_D\[10\]" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1509487681796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509487681796 ""}  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 3684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509487681797 ""}  } { { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 7184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 23712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 23736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 20828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509487681797 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/programs/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 22466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemFile:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node systemFile:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681797 ""}  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 9018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemFile:inst\|systemFile_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node systemFile:inst\|systemFile_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|systemFile_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node systemFile:inst\|systemFile_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 253 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 13661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509487681797 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|prev_reset  " "Automatically promoted node systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509487681798 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|readdata\[0\]~1 " "Destination node systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|readdata\[0\]~1" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 11402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509487681798 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509487681798 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 263 -1 0 } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 2691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509487681798 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509487683354 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509487683371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509487683372 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509487683392 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1509487683441 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509487683441 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1509487683441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509487683442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509487683476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509487684896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509487684914 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509487684914 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509487684914 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509487684914 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509487684914 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1509487684914 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509487684914 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7 0 " "PLL \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7 driven by systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"systemFile:inst\|systemFile_altpll_signalTap:altpll_signaltap\|systemFile_altpll_signalTap_altpll_n342:sd1\|pll7\" is driven by systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\|wire_pll7_clk\[0\]~clkctrl" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 151 0 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 283 0 0 } } { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 310 0 0 } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 128 600 1000 576 "inst" "" } } } } { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 151 -1 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 289 0 0 } } { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 287 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1509487685128 ""}  } { { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 151 0 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_signaltap.v" 283 0 0 } } { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 310 0 0 } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 128 600 1000 576 "inst" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1509487685128 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[0\] " "Node \"LEDs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509487685897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[1\] " "Node \"LEDs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509487685897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[2\] " "Node \"LEDs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509487685897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[3\] " "Node \"LEDs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509487685897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[4\] " "Node \"LEDs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509487685897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[5\] " "Node \"LEDs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509487685897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[6\] " "Node \"LEDs\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509487685897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDs\[7\] " "Node \"LEDs\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDs\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509487685897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_AD\[12\] " "Node \"SDRAM_AD\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_AD\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1509487685897 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1509487685897 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509487685897 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1509487685918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509487688061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509487690034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509487690173 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509487693530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509487693530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509487695386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509487699873 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509487699873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509487700863 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1509487700863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509487700863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509487700866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.90 " "Total time spent on timing analysis during the Fitter is 1.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509487701273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509487701359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509487702285 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509487702291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509487703568 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509487705929 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1509487707248 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[15\] a permanently enabled " "Pin LCD_DATA\[15\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[15] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[15\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[14\] a permanently enabled " "Pin LCD_DATA\[14\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[14] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[14\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[13\] a permanently enabled " "Pin LCD_DATA\[13\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[13] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[13\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[12\] a permanently enabled " "Pin LCD_DATA\[12\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[12] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[12\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[11\] a permanently enabled " "Pin LCD_DATA\[11\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[11] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[11\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[10\] a permanently enabled " "Pin LCD_DATA\[10\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[10] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[10\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[9\] a permanently enabled " "Pin LCD_DATA\[9\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[9] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[9\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[8\] a permanently enabled " "Pin LCD_DATA\[8\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[8] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[8\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 352 528 264 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509487707320 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1509487707320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.fit.smsg " "Generated suppressed messages file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509487707999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1498 " "Peak virtual memory: 1498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509487710372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 23:08:30 2017 " "Processing ended: Tue Oct 31 23:08:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509487710372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509487710372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509487710372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509487710372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1509487711982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509487711989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 23:08:31 2017 " "Processing started: Tue Oct 31 23:08:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509487711989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509487711989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab4LcdInterface -c mainRevision " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab4LcdInterface -c mainRevision" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509487711989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1509487712550 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1509487714530 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509487714579 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1509487714589 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1509487714756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509487714880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 23:08:34 2017 " "Processing ended: Tue Oct 31 23:08:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509487714880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509487714880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509487714880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509487714880 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1509487715604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1509487716395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509487716402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 23:08:35 2017 " "Processing started: Tue Oct 31 23:08:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509487716402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487716402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab4LcdInterface -c mainRevision " "Command: quartus_sta lab4LcdInterface -c mainRevision" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487716402 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1509487716582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487716938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487716939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487717005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487717005 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487717532 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509487717780 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487717780 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487717967 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487717980 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.sdc " "Reading SDC File: 'd:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718003 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] clk_50M " "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509487718070 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718070 "|topLevelEntity|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle " "Node: systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|MyAddress_D\[2\] systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle " "Latch systemFile:inst\|LcdDriver:lcd\|MyAddress_D\[2\] is being clocked by systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509487718070 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718070 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|StatePres_D.StateIdle"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487718183 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487718183 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_signaltap\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|altpll_signaltap\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487718183 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718183 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487718183 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487718183 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487718183 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718183 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1509487718184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509487718209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.742 " "Worst-case setup slack is 40.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.742               0.000 altera_reserved_tck  " "   40.742               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.594 " "Worst-case recovery slack is 47.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.594               0.000 altera_reserved_tck  " "   47.594               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.016 " "Worst-case removal slack is 1.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 altera_reserved_tck  " "    1.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.564 " "Worst-case minimum pulse width slack is 49.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.564               0.000 altera_reserved_tck  " "   49.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487718299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718299 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487718387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487718387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487718387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487718387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.937 ns " "Worst Case Available Settling Time: 196.937 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487718387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487718387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487718387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487718387 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718387 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509487718395 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487718444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487719790 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] clk_50M " "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509487720272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720272 "|topLevelEntity|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle " "Node: systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|MyAddress_D\[2\] systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle " "Latch systemFile:inst\|LcdDriver:lcd\|MyAddress_D\[2\] is being clocked by systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509487720272 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720272 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|StatePres_D.StateIdle"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487720284 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487720284 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_signaltap\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|altpll_signaltap\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487720284 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720284 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487720285 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487720285 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487720285 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.578 " "Worst-case setup slack is 41.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.578               0.000 altera_reserved_tck  " "   41.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 altera_reserved_tck  " "    0.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.916 " "Worst-case recovery slack is 47.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.916               0.000 altera_reserved_tck  " "   47.916               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.918 " "Worst-case removal slack is 0.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918               0.000 altera_reserved_tck  " "    0.918               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.490 " "Worst-case minimum pulse width slack is 49.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487720358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720358 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487720451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487720451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487720451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487720451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.224 ns " "Worst Case Available Settling Time: 197.224 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487720451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487720451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487720451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487720451 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720451 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509487720460 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] clk_50M " "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509487720792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720792 "|topLevelEntity|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle " "Node: systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|MyAddress_D\[2\] systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle " "Latch systemFile:inst\|LcdDriver:lcd\|MyAddress_D\[2\] is being clocked by systemFile:inst\|LcdDriver:lcd\|StatePres_D.StateIdle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509487720792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720792 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|StatePres_D.StateIdle"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487720804 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487720804 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_signaltap\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|altpll_signaltap\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509487720804 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720804 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487720804 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487720804 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509487720804 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487720804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.405 " "Worst-case setup slack is 45.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487723824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487723824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.405               0.000 altera_reserved_tck  " "   45.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487723824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487723824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 altera_reserved_tck  " "    0.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487726355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.977 " "Worst-case recovery slack is 48.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.977               0.000 altera_reserved_tck  " "   48.977               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487726366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 altera_reserved_tck  " "    0.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487726376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.462 " "Worst-case minimum pulse width slack is 49.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.462               0.000 altera_reserved_tck  " "   49.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509487726383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487726383 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487726478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487726478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487726478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487726478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.537 ns " "Worst Case Available Settling Time: 198.537 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487726478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487726478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487726478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509487726478 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487726478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487726896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487726898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509487727055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 23:08:47 2017 " "Processing ended: Tue Oct 31 23:08:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509487727055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509487727055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509487727055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487727055 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 164 s " "Quartus Prime Full Compilation was successful. 0 errors, 164 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509487727892 ""}
