
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} {\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v6': elapsed time 3.71 seconds, memory usage 224144kB, peak memory usage 367408kB (SOL-9)
$PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "\\icnas2.cc.ic.ac.uk\gsp14\Desktop\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v6' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'sqrt' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Loop '/mean_vga/core/RESET' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/sqrt:for' iterated at most 8 times. (LOOP-2)
Loop '/mean_vga/core/FRAME' iterated at most 307200 times. (LOOP-2)
Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'gr', optimizing loop 'RESET' (LOOP-12)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 590, Real ops = 132, Vars = 146) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 590, Real ops = 132, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 543, Real ops = 129, Vars = 118) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 526, Real ops = 129, Vars = 117) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 526, Real ops = 129, Vars = 117) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 526, Real ops = 129, Vars = 119) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 526, Real ops = 129, Vars = 119) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 534, Real ops = 134, Vars = 178) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 778, Real ops = 111, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 778, Real ops = 111, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 111, Vars = 44) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 111, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 773, Real ops = 111, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 111, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 773, Real ops = 111, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 773, Real ops = 111, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 111, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 530, Real ops = 101, Vars = 46) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 390, Real ops = 80, Vars = 36) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 388, Real ops = 80, Vars = 36) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 388, Real ops = 80, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 383, Real ops = 80, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 382, Real ops = 80, Vars = 36) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 382, Real ops = 80, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 382, Real ops = 80, Vars = 36) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 382, Real ops = 80, Vars = 38) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v11': elapsed time 6.65 seconds, memory usage 232352kB, peak memory usage 367408kB (SOL-9)
