

================================================================
== Vivado HLS Report for 'Block_Mat_exit47_pro'
================================================================
* Date:           Wed Dec  5 01:56:04 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.520|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     108|
|Register         |        -|      -|       3|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       3|     110|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done                |   9|          2|    1|          2|
    |cols_blk_n             |   9|          2|    1|          2|
    |dst0_cols_V_out_blk_n  |   9|          2|    1|          2|
    |dst0_rows_V_out_blk_n  |   9|          2|    1|          2|
    |dst1_cols_V_out_blk_n  |   9|          2|    1|          2|
    |dst1_rows_V_out_blk_n  |   9|          2|    1|          2|
    |gray_cols_V_out_blk_n  |   9|          2|    1|          2|
    |gray_rows_V_out_blk_n  |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |rows_blk_n             |   9|          2|    1|          2|
    |src_cols_V_out_blk_n   |   9|          2|    1|          2|
    |src_rows_V_out_blk_n   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 108|         24|   12|         24|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|start_out               | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|start_write             | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|rows_dout               |  in |   32|   ap_fifo  |         rows         |    pointer   |
|rows_empty_n            |  in |    1|   ap_fifo  |         rows         |    pointer   |
|rows_read               | out |    1|   ap_fifo  |         rows         |    pointer   |
|cols_dout               |  in |   32|   ap_fifo  |         cols         |    pointer   |
|cols_empty_n            |  in |    1|   ap_fifo  |         cols         |    pointer   |
|cols_read               | out |    1|   ap_fifo  |         cols         |    pointer   |
|src_rows_V_out_din      | out |   32|   ap_fifo  |    src_rows_V_out    |    pointer   |
|src_rows_V_out_full_n   |  in |    1|   ap_fifo  |    src_rows_V_out    |    pointer   |
|src_rows_V_out_write    | out |    1|   ap_fifo  |    src_rows_V_out    |    pointer   |
|src_cols_V_out_din      | out |   32|   ap_fifo  |    src_cols_V_out    |    pointer   |
|src_cols_V_out_full_n   |  in |    1|   ap_fifo  |    src_cols_V_out    |    pointer   |
|src_cols_V_out_write    | out |    1|   ap_fifo  |    src_cols_V_out    |    pointer   |
|gray_rows_V_out_din     | out |   32|   ap_fifo  |    gray_rows_V_out   |    pointer   |
|gray_rows_V_out_full_n  |  in |    1|   ap_fifo  |    gray_rows_V_out   |    pointer   |
|gray_rows_V_out_write   | out |    1|   ap_fifo  |    gray_rows_V_out   |    pointer   |
|gray_cols_V_out_din     | out |   32|   ap_fifo  |    gray_cols_V_out   |    pointer   |
|gray_cols_V_out_full_n  |  in |    1|   ap_fifo  |    gray_cols_V_out   |    pointer   |
|gray_cols_V_out_write   | out |    1|   ap_fifo  |    gray_cols_V_out   |    pointer   |
|dst0_rows_V_out_din     | out |   32|   ap_fifo  |    dst0_rows_V_out   |    pointer   |
|dst0_rows_V_out_full_n  |  in |    1|   ap_fifo  |    dst0_rows_V_out   |    pointer   |
|dst0_rows_V_out_write   | out |    1|   ap_fifo  |    dst0_rows_V_out   |    pointer   |
|dst0_cols_V_out_din     | out |   32|   ap_fifo  |    dst0_cols_V_out   |    pointer   |
|dst0_cols_V_out_full_n  |  in |    1|   ap_fifo  |    dst0_cols_V_out   |    pointer   |
|dst0_cols_V_out_write   | out |    1|   ap_fifo  |    dst0_cols_V_out   |    pointer   |
|dst1_rows_V_out_din     | out |   32|   ap_fifo  |    dst1_rows_V_out   |    pointer   |
|dst1_rows_V_out_full_n  |  in |    1|   ap_fifo  |    dst1_rows_V_out   |    pointer   |
|dst1_rows_V_out_write   | out |    1|   ap_fifo  |    dst1_rows_V_out   |    pointer   |
|dst1_cols_V_out_din     | out |   32|   ap_fifo  |    dst1_cols_V_out   |    pointer   |
|dst1_cols_V_out_full_n  |  in |    1|   ap_fifo  |    dst1_cols_V_out   |    pointer   |
|dst1_cols_V_out_write   | out |    1|   ap_fifo  |    dst1_cols_V_out   |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

