// Seed: 368531413
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6
);
  logic id_7, id_8;
  logic id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  type_7(
      1, 1 * 1
  );
  assign id_1 = id_1;
endmodule
