# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../checkfloat.ip_user_files/bd/floatDesign/ip/floatDesign_floating_point_0_0/sim/floatDesign_floating_point_0_0.v" \
"../../../../checkfloat.ip_user_files/bd/floatDesign/sim/floatDesign.v" \
"../../../../checkfloat.srcs/sim_1/new/TB_floatDesing.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
