###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        32854   # Number of WRITE/WRITEP commands
num_reads_done                 =      1293536   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1050236   # Number of read row buffer hits
num_read_cmds                  =      1293526   # Number of READ/READP commands
num_writes_done                =        32854   # Number of read requests issued
num_write_row_hits             =        18604   # Number of write row buffer hits
num_act_cmds                   =       258976   # Number of ACT commands
num_pre_cmds                   =       258949   # Number of PRE commands
num_ondemand_pres              =       235042   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9486368   # Cyles of rank active rank.0
rank_active_cycles.1           =      9267646   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       513632   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       732354   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1249694   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25956   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11674   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4298   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3996   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4312   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1560   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1123   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1213   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          884   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21681   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           14   # Write cmd latency (cycles)
write_latency[80-99]           =           13   # Write cmd latency (cycles)
write_latency[100-119]         =           30   # Write cmd latency (cycles)
write_latency[120-139]         =           39   # Write cmd latency (cycles)
write_latency[140-159]         =           73   # Write cmd latency (cycles)
write_latency[160-179]         =          132   # Write cmd latency (cycles)
write_latency[180-199]         =          197   # Write cmd latency (cycles)
write_latency[200-]            =        32349   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       368084   # Read request latency (cycles)
read_latency[40-59]            =       139629   # Read request latency (cycles)
read_latency[60-79]            =       132722   # Read request latency (cycles)
read_latency[80-99]            =        81571   # Read request latency (cycles)
read_latency[100-119]          =        67457   # Read request latency (cycles)
read_latency[120-139]          =        61293   # Read request latency (cycles)
read_latency[140-159]          =        49770   # Read request latency (cycles)
read_latency[160-179]          =        42441   # Read request latency (cycles)
read_latency[180-199]          =        36619   # Read request latency (cycles)
read_latency[200-]             =       313940   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.64007e+08   # Write energy
read_energy                    =   5.2155e+09   # Read energy
act_energy                     =  7.08558e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.46543e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.5153e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91949e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78301e+09   # Active standby energy rank.1
average_read_latency           =      166.996   # Average read request latency (cycles)
average_interarrival           =      7.53923   # Average request interarrival latency (cycles)
total_energy                   =  1.90933e+10   # Total energy (pJ)
average_power                  =      1909.33   # Average power (mW)
average_bandwidth              =      11.3185   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        32095   # Number of WRITE/WRITEP commands
num_reads_done                 =      1291657   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1060135   # Number of read row buffer hits
num_read_cmds                  =      1291656   # Number of READ/READP commands
num_writes_done                =        32095   # Number of read requests issued
num_write_row_hits             =        17953   # Number of write row buffer hits
num_act_cmds                   =       246981   # Number of ACT commands
num_pre_cmds                   =       246954   # Number of PRE commands
num_ondemand_pres              =       222558   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9390667   # Cyles of rank active rank.0
rank_active_cycles.1           =      9341133   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       609333   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       658867   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1245743   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27299   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11416   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4443   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4026   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4251   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1604   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1073   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1239   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          904   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21759   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           21   # Write cmd latency (cycles)
write_latency[100-119]         =           29   # Write cmd latency (cycles)
write_latency[120-139]         =           61   # Write cmd latency (cycles)
write_latency[140-159]         =           88   # Write cmd latency (cycles)
write_latency[160-179]         =          167   # Write cmd latency (cycles)
write_latency[180-199]         =          225   # Write cmd latency (cycles)
write_latency[200-]            =        31485   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       381548   # Read request latency (cycles)
read_latency[40-59]            =       150761   # Read request latency (cycles)
read_latency[60-79]            =       142071   # Read request latency (cycles)
read_latency[80-99]            =        86621   # Read request latency (cycles)
read_latency[100-119]          =        70362   # Read request latency (cycles)
read_latency[120-139]          =        62901   # Read request latency (cycles)
read_latency[140-159]          =        49668   # Read request latency (cycles)
read_latency[160-179]          =        40680   # Read request latency (cycles)
read_latency[180-199]          =        34812   # Read request latency (cycles)
read_latency[200-]             =       272229   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.60218e+08   # Write energy
read_energy                    =  5.20796e+09   # Read energy
act_energy                     =   6.7574e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9248e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.16256e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85978e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82887e+09   # Active standby energy rank.1
average_read_latency           =      155.564   # Average read request latency (cycles)
average_interarrival           =      7.55424   # Average request interarrival latency (cycles)
total_energy                   =  1.90459e+10   # Total energy (pJ)
average_power                  =      1904.59   # Average power (mW)
average_bandwidth              =       11.296   # Average bandwidth
