[INF:CM0023] Creating log file ../../build/tests/ContAssign/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<91> s<90> l<1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1>
n<top> u<2> t<StringConst> p<5> s<4> l<1>
n<> u<3> t<Port> p<4> l<1>
n<> u<4> t<List_of_ports> p<5> c<3> l<1>
n<> u<5> t<Module_nonansi_header> p<88> c<1> s<24> l<1>
n<> u<6> t<NetType_Wire> p<18> s<9> l<3>
n<intf> u<7> t<StringConst> p<8> l<3>
n<> u<8> t<Data_type> p<9> c<7> l<3>
n<> u<9> t<Data_type_or_implicit> p<18> c<8> s<17> l<3>
n<intf2> u<10> t<StringConst> p<16> s<15> l<3>
n<2> u<11> t<IntConst> p<12> l<3>
n<> u<12> t<Primary_literal> p<13> c<11> l<3>
n<> u<13> t<Constant_primary> p<14> c<12> l<3>
n<> u<14> t<Constant_expression> p<15> c<13> l<3>
n<> u<15> t<Unpacked_dimension> p<16> c<14> l<3>
n<> u<16> t<Net_decl_assignment> p<17> c<10> l<3>
n<> u<17> t<List_of_net_decl_assignments> p<18> c<16> l<3>
n<> u<18> t<Net_declaration> p<19> c<6> l<3>
n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<3>
n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<3>
n<> u<21> t<Module_common_item> p<22> c<20> l<3>
n<> u<22> t<Module_or_generate_item> p<23> c<21> l<3>
n<> u<23> t<Non_port_module_item> p<24> c<22> l<3>
n<> u<24> t<Module_item> p<88> c<23> s<41> l<3>
n<> u<25> t<NetType_Wire> p<35> s<26> l<5>
n<> u<26> t<Data_type_or_implicit> p<35> s<34> l<5>
n<ena> u<27> t<StringConst> p<33> s<32> l<5>
n<> u<28> t<Unary_ReductNor> p<32> s<31> l<5>
n<clkcnt> u<29> t<StringConst> p<30> l<5>
n<> u<30> t<Primary_literal> p<31> c<29> l<5>
n<> u<31> t<Primary> p<32> c<30> l<5>
n<> u<32> t<Expression> p<33> c<28> l<5>
n<> u<33> t<Net_decl_assignment> p<34> c<27> l<5>
n<> u<34> t<List_of_net_decl_assignments> p<35> c<33> l<5>
n<> u<35> t<Net_declaration> p<36> c<25> l<5>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<5>
n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<5>
n<> u<38> t<Module_common_item> p<39> c<37> l<5>
n<> u<39> t<Module_or_generate_item> p<40> c<38> l<5>
n<> u<40> t<Non_port_module_item> p<41> c<39> l<5>
n<> u<41> t<Module_item> p<88> c<40> s<59> l<5>
n<> u<42> t<NetType_Wire> p<53> s<43> l<7>
n<> u<43> t<Data_type_or_implicit> p<53> s<45> l<7>
n<#0.1> u<44> t<IntConst> p<45> l<7>
n<> u<45> t<Delay3> p<53> c<44> s<52> l<7>
n<__debug_req_ready> u<46> t<StringConst> p<51> s<50> l<7>
n<debug_req_ready> u<47> t<StringConst> p<48> l<7>
n<> u<48> t<Primary_literal> p<49> c<47> l<7>
n<> u<49> t<Primary> p<50> c<48> l<7>
n<> u<50> t<Expression> p<51> c<49> l<7>
n<> u<51> t<Net_decl_assignment> p<52> c<46> l<7>
n<> u<52> t<List_of_net_decl_assignments> p<53> c<51> l<7>
n<> u<53> t<Net_declaration> p<54> c<42> l<7>
n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<7>
n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<7>
n<> u<56> t<Module_common_item> p<57> c<55> l<7>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<7>
n<> u<58> t<Non_port_module_item> p<59> c<57> l<7>
n<> u<59> t<Module_item> p<88> c<58> s<71> l<7>
n<> u<60> t<NetType_Wire> p<65> s<61> l<9>
n<> u<61> t<Data_type_or_implicit> p<65> s<64> l<9>
n<toto> u<62> t<StringConst> p<63> l<9>
n<> u<63> t<Net_decl_assignment> p<64> c<62> l<9>
n<> u<64> t<List_of_net_decl_assignments> p<65> c<63> l<9>
n<> u<65> t<Net_declaration> p<66> c<60> l<9>
n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<9>
n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<9>
n<> u<68> t<Module_common_item> p<69> c<67> l<9>
n<> u<69> t<Module_or_generate_item> p<70> c<68> l<9>
n<> u<70> t<Non_port_module_item> p<71> c<69> l<9>
n<> u<71> t<Module_item> p<88> c<70> s<87> l<9>
n<a> u<72> t<StringConst> p<73> l<11>
n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<11>
n<> u<74> t<Constant_bit_select> p<75> l<11>
n<> u<75> t<Constant_select> p<76> c<74> l<11>
n<> u<76> t<Net_lvalue> p<81> c<73> s<80> l<11>
n<b> u<77> t<StringConst> p<78> l<11>
n<> u<78> t<Primary_literal> p<79> c<77> l<11>
n<> u<79> t<Primary> p<80> c<78> l<11>
n<> u<80> t<Expression> p<81> c<79> l<11>
n<> u<81> t<Net_assignment> p<82> c<76> l<11>
n<> u<82> t<List_of_net_assignments> p<83> c<81> l<11>
n<> u<83> t<Continuous_assign> p<84> c<82> l<11>
n<> u<84> t<Module_common_item> p<85> c<83> l<11>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<11>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<11>
n<> u<87> t<Module_item> p<88> c<86> l<11>
n<> u<88> t<Module_declaration> p<89> c<5> l<1>
n<> u<89> t<Description> p<90> c<88> l<1>
n<> u<90> t<Source_text> p<91> c<89> l<1>
n<> u<91> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/ContAssign/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:4, parent:work@top
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:33, parent:work@top
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:58, parent:work@top
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@top, file:dut.sv, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiContAssign:
  \_cont_assign: , line:5
    |vpiRhs:
    \_operation: , line:5
      |vpiOpType:8
      |vpiOperand:
      \_ref_obj: (clkcnt), line:5
        |vpiName:clkcnt
        |vpiFullName:work@top.clkcnt
    |vpiLhs:
    \_ref_obj: (ena), line:5
      |vpiName:ena
      |vpiFullName:work@top.ena
  |vpiContAssign:
  \_cont_assign: , line:7
    |vpiDelay:
    \_constant: , line:7
      |vpiConstType:7
      |vpiDecompile:#0.1
      |vpiSize:32
      |INT:0
    |vpiRhs:
    \_ref_obj: (debug_req_ready), line:7
      |vpiName:debug_req_ready
      |vpiFullName:work@top.debug_req_ready
    |vpiLhs:
    \_ref_obj: (__debug_req_ready), line:7
      |vpiName:__debug_req_ready
      |vpiFullName:work@top.__debug_req_ready
  |vpiContAssign:
  \_cont_assign: , line:11
    |vpiRhs:
    \_ref_obj: (b), line:11
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (a), line:11
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (intf2), line:3
    |vpiName:intf2
    |vpiFullName:work@top.intf2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (ena), line:5
    |vpiName:ena
    |vpiFullName:work@top.ena
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (__debug_req_ready), line:7
    |vpiName:__debug_req_ready
    |vpiFullName:work@top.__debug_req_ready
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (toto), line:9
    |vpiName:toto
    |vpiFullName:work@top.toto
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiContAssign:
  \_cont_assign: , line:5
    |vpiRhs:
    \_operation: , line:5
      |vpiOpType:8
      |vpiOperand:
      \_ref_obj: (clkcnt), line:5
        |vpiName:clkcnt
        |vpiFullName:work@top.clkcnt
    |vpiLhs:
    \_ref_obj: (ena), line:5
      |vpiName:ena
      |vpiFullName:work@top.ena
      |vpiActual:
      \_logic_net: (ena), line:5, parent:work@top
        |vpiName:ena
        |vpiFullName:work@top.ena
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:7
    |vpiDelay:
    \_constant: , line:7
      |vpiConstType:7
      |vpiDecompile:#0.1
      |vpiSize:32
      |INT:0
    |vpiRhs:
    \_ref_obj: (debug_req_ready), line:7
      |vpiName:debug_req_ready
      |vpiFullName:work@top.debug_req_ready
    |vpiLhs:
    \_ref_obj: (__debug_req_ready), line:7
      |vpiName:__debug_req_ready
      |vpiFullName:work@top.__debug_req_ready
      |vpiActual:
      \_logic_net: (__debug_req_ready), line:7, parent:work@top
        |vpiName:__debug_req_ready
        |vpiFullName:work@top.__debug_req_ready
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:11
    |vpiRhs:
    \_ref_obj: (b), line:11
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (a), line:11
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (ena), line:5, parent:work@top
  |vpiNet:
  \_logic_net: (__debug_req_ready), line:7, parent:work@top
  |vpiNet:
  \_logic_net: (toto), line:9, parent:work@top
    |vpiName:toto
    |vpiFullName:work@top.toto
    |vpiNetType:1
  |vpiArrayNet:
  \_array_net: (intf2), line:3, parent:work@top
    |vpiName:intf2
    |vpiFullName:work@top.intf2
    |vpiSize:2
    |vpiNet:
    \_logic_net: , parent:intf2
      |vpiFullName:work@top.intf2
      |vpiNetType:1
    |vpiRange:
    \_range: , line:3
      |vpiLeftRange:
      \_constant: , line:3
        |vpiConstType:7
        |vpiDecompile:0
        |vpiSize:32
        |INT:0
      |vpiRightRange:
      \_constant: , line:3
        |vpiConstType:7
        |vpiDecompile:1
        |vpiSize:32
        |INT:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

