INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_ALU/Lab1_ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab1/Lab1_ALU/Lab1_ALU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
