# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LogicAnalyzer.srcs/sources_1/new/debouncer.vhd" \
"../../../../LogicAnalyzer.srcs/sources_1/new/i2c_main.vhd" \
"../../../../LogicAnalyzer.srcs/sim_1/new/tb_i2c_main.vhd" \

# Do not sort compile order
nosort
