{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"Dec",
				"Decoder"
			],
			[
				"adder",
				"adder1"
			],
			[
				"k0",
				"k0output"
			],
			[
				"d1",
				"d1output"
			],
			[
				"temp",
				"tempd1"
			],
			[
				"Fl",
				"Flags"
			],
			[
				"Fla",
				"FlagsOutput"
			],
			[
				"std",
				"std_logic_vector"
			],
			[
				"Op",
				"Opcode"
			],
			[
				"Ex",
				"ExMemBuffData"
			],
			[
				"not",
				"nota"
			],
			[
				"shi",
				"shiftleft"
			],
			[
				"shif",
				"shiftleft"
			],
			[
				"over",
				"overflow1op"
			],
			[
				"inc",
				"INC"
			],
			[
				"sub",
				"SUB"
			],
			[
				"if",
				"if\tvhdl-if-then"
			],
			[
				"R",
				"RLC"
			],
			[
				"s1",
				"s1adderfinal"
			],
			[
				"te",
				"tempcarry"
			],
			[
				"sh",
				"shifted2d1"
			],
			[
				"add",
				"Adder8Bit"
			],
			[
				"comp",
				"component\tvhdl-component-declaration"
			],
			[
				"pro",
				"pro\tprocess"
			],
			[
				"ent",
				"entarch\tentity architecture"
			],
			[
				"pr",
				"pro\tprocess"
			],
			[
				"port",
				"portmap\tvhdl-port-map"
			],
			[
				"arc",
				"architecture\tvhdl-architecture"
			],
			[
				"se",
				"Sel"
			],
			[
				"en",
				"entarch\tentity architecture"
			]
		]
	},
	"buffers":
	[
		{
			"contents": "library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity MicroProcessor is\n\tport (\n\t\tClk : std_logic;\n\t\tInstCode: std_logic_vector(15 downto 0)\n\t);\nend MicroProcessor;\n\narchitecture MicroProcessor_arc of MicroProcessor is\ncomponent syncram is\nport \n( \n\tclk : in std_logic;\n\twe : in std_logic;\n\taddress : in std_logic_vector(9 downto 0);\n\tdatain : in std_logic_vector(15 downto 0);\n\tdataout : out std_logic_vector(15 downto 0) \n);\nend component syncram;\ncomponent ALU is\n\tport (\n\t\tA : in std_logic_vector(15 downto  0);\n\t\tB : in std_logic_vector(15 downto  0);\n       \tOp : in std_logic_vector(4 downto 0);\n       \tClk: in std_logic;\n       \tCin: in std_logic;\t\n        Flags:out std_logic_vector(3 downto 0);\n\t\tF : out std_logic_vector(15 downto 0)\n\t);\nend component ALU;\n\ncomponent my_nDFF is\nGeneric ( n : integer := 16);\nport( Clk,Rst : in std_logic;\nd : in std_logic_vector(n-1 downto 0);\nq : out std_logic_vector(n-1 downto 0));\nend component;\n\ncomponent  is\n\tport (\n\t\t\n\t);\nend component ;\n\nCONSTANT  STD  :  std_logic_vector(4 downto 0)  := \"01110\";\nsignal FlagRegisterWe :std_logic; -- temporary shoudl come from controller\nsignal ExMemBuffWe :std_logic; -- temporary shoudl come from controller\nsignal Memout :std_logic_vector(15 downto 0); -- temporary shoudl wite to MemWbBuff\nsignal ExMemBuffData: std_logic_vector(26 downto 0);\nsignal Opcode: std_logic_vector(4 downto 0);-- decoder\nsignal A :std_logic_vector(15 downto 0);--temp should come from register file\nsignal B :std_logic_vector(15 downto 0);--temp should come from register file\nsignal Rst:std_logic;--temp ,should come from control\nsignal Flags:std_logic_vector(3 downto 0);\nsignal FlagsOutput:std_logic_vector(3 downto 0);\nsignal F:std_logic_vector(15 downto 0);\nsignal address: std_logic_vector(9 downto 0);--temp ,shoudl come from DEBuffer then writeen in  ExMemBuff(10)\nCONSTANT  C  :  integer  := 2;\nbegin\n\tDecoder : Decoder\n\tmyAlu : ALU port map (A,B,Opcode,Clk,Flags(C),Flags,F);\n\tExMemBuff : my_nDFF generic map (n => 16) port map(Clk,Rst,F,ExMemBuffData(26 downto 11));\n\tFlagRegister : my_nDFF generic map (n => 4) port map(Clk,Rst,Flags,FlagsOutput); \n\t--DataMemory : syncram port map(Clk,ExMemBuffData(0),ExMemBuffData(10 downto 1),ExMemBuffData(26 downto 11),Memout);--original\n\tDataMemory : syncram port map(Clk,ExMemBuffData(0),address,ExMemBuffData(26 downto 11),Memout);\n\tOpcode <= InstCode(4 downto 0);\n\twith Opcode select\n\t\tExMemBuffData(0) <='1' when STD,\n\t\t\t '0' when others;\nend MicroProcessor_arc;\n",
			"file": "MicroProcessor.vhd",
			"file_size": 2510,
			"file_write_time": 131685323840425078,
			"settings":
			{
				"buffer_size": 2513,
				"line_ending": "Windows"
			}
		},
		{
			"file": "RegisterFile.vhd",
			"settings":
			{
				"buffer_size": 3686,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		},
		{
			"file": "Decoder.vhd",
			"settings":
			{
				"buffer_size": 579,
				"encoding": "UTF-8",
				"line_ending": "Windows"
			}
		}
	],
	"build_system": "Packages/User/mhvhdl.sublime-build",
	"build_system_choices":
	[
		[
			[
				[
					"Packages/Default/Syntax Tests.sublime-build",
					""
				],
				[
					"Packages/Default/Syntax Tests.sublime-build",
					"All Syntaxes"
				],
				[
					"Packages/Default/Syntax Tests.sublime-build",
					"Performance"
				],
				[
					"Packages/Default/Syntax Tests.sublime-build",
					"Regex Compatibility"
				]
			],
			[
				"Packages/Default/Syntax Tests.sublime-build",
				""
			]
		],
		[
			[
				[
					"Packages/VHDL/VHDL.sublime-build",
					""
				],
				[
					"Packages/User/mhvhdl.sublime-build",
					""
				]
			],
			[
				"Packages/User/mhvhdl.sublime-build",
				""
			]
		]
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 443.0,
		"last_filter": "packages",
		"selected_items":
		[
			[
				"packages",
				"Package Control: List Packages"
			],
			[
				"ins",
				"Package Control: Install Package"
			],
			[
				"booka",
				"Bookmarks: Select All"
			],
			[
				"be",
				"VHDL Mode - Beautify (Buffer)"
			],
			[
				"html",
				"HTMLBeautify"
			],
			[
				"install",
				"Package Control: Install Package"
			],
			[
				"git status",
				"Git: Status"
			],
			[
				"syn jso",
				"Set Syntax: JSON"
			],
			[
				"push",
				"Git: Push"
			],
			[
				"git comm",
				"Git: Commit"
			],
			[
				"git add",
				"Git: Add All"
			],
			[
				"todo",
				"TodoReview: Project Files"
			],
			[
				"git am",
				"Git: Amend Commit"
			],
			[
				"git diff",
				"Git: Diff Current File"
			],
			[
				"commit",
				"Git: Commit"
			],
			[
				"add",
				"Git: Add All"
			],
			[
				"git push",
				"Git: Push"
			],
			[
				"inst",
				"Package Control: Install Package"
			],
			[
				"comiit",
				"GitGutter: Compare Against Commit"
			],
			[
				"add a",
				"Git: Add All"
			],
			[
				"ignore",
				"Git: Update Project Ignored Files"
			],
			[
				"git com",
				"Git: Commit"
			],
			[
				"insta",
				"Package Control: Install Package"
			],
			[
				"git ame",
				"Git: Amend Commit"
			],
			[
				"git a",
				"Git: Add All"
			],
			[
				"git stat",
				"Git: Status"
			],
			[
				"git ad",
				"Git: Add All"
			],
			[
				"git commit",
				"Git: Commit"
			],
			[
				"remove",
				"Package Control: Remove Package"
			],
			[
				"instal",
				"Package Control: Install Package"
			],
			[
				"comm",
				"Git: Commit"
			],
			[
				"add\t",
				"Git: Add All"
			],
			[
				"com\t",
				"Git: Commit"
			],
			[
				"git amm",
				"Git: Amend Commit"
			],
			[
				"instl",
				"Package Control: Install Local Dependency"
			],
			[
				"syn vhdl ",
				"Set Syntax: VHDL"
			],
			[
				"syntax: ",
				"Set Syntax: VHDL"
			],
			[
				"git ignore",
				"Gitignore: New gitignore"
			],
			[
				"git",
				"Git: Init"
			],
			[
				"theme",
				"Material Theme: Activate theme"
			],
			[
				"git ",
				"Package Control: Install Package"
			],
			[
				"mater",
				"Material Theme: Extras"
			],
			[
				"color",
				"UI: Select Color Scheme"
			],
			[
				"in",
				"Package Control: Install Package"
			]
		],
		"width": 1047.0
	},
	"console":
	{
		"height": 0.0,
		"history":
		[
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project"
	],
	"file_history":
	[
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/nregister.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Microprocessor.cr.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/ALU.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/memory.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/nreg_enable.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/MicroProcessor.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Labexam.vhd",
		"/C/Users/hadye/Downloads/Pipe_Enc.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/Labexam.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab_exam_sol/Pipe_Enc.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab_exam_sol/temp.html",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/alu.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Decoder.vhd",
		"/C/Users/hadye/AppData/Roaming/Sublime Text 3/Packages/User/mhvhdl.sublime-build",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab4/register.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab4/main.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/testbench.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/saladicious.json",
		"/C/Users/hadye/Downloads/labexam.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/BufferRegister.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/alu_do3.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/vsim -gui work.labexam",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/testbench.vhd",
		"/C/Users/hadye/Downloads/Pipe_Enc (2).vhd",
		"/C/Users/hadye/Downloads/Pipe_Enc (1).vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/nregister.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/RotShiftLeft.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/alu_do2.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALUD.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab3/ALUC.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/AdderSub16Bit.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/vsim -gui work.labexam",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Adder16Bit.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALSU .vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/adder8bit.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/.gitignore",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/LABEXAM/Encrypt.vhd",
		"/C/Users/hadye/Desktop/LABEXAM/Encrypt.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab5/testbench.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/ShiftOperation.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab6/DMA.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/FullAdder.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab5/main.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab5/register.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/Lab6/Memory.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Op2Reg.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/log",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/work-obj93.cf",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/transcript",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/MicroProcessor.sublime-project",
		"/C/Users/hadye/Desktop/temp.vhd",
		"/C/Users/hadye/AppData/Roaming/Sublime Text 3/Packages/User/CustomPATH.sublime-settings",
		"/C/Users/hadye/AppData/Roaming/Sublime Text 3/Packages/CustomPATH/CustomPATH.sublime-settings",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/HalfAdder.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/AddSub16_dofile.do",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/AdderSub16Bit.vhdl",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/FullAdder.vhdl",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Adder16Bit.vhdl",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/BitWiseOP.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/RotShiftRight.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALUA.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALUC.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/ALUB.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/AU.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Op2Reg.vhdl",
		"/C/Users/hadye/Desktop/ten.html",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Labs/ALU/Adder.vhd",
		"/C/Users/hadye/Desktop/temp.py",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/Op2Reg",
		"/C/cmder/config/user-aliases.cmd",
		"/C/cmder/bin/alias.bat",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/RotateOP.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/Arch/Project/AndNand.vhd",
		"/C/Users/hadye/Google Drive/CUFE/term6/APT/Labs/Lab - Network Programming/requirement/server.java",
		"/C/Program Files/Apache Software Foundation/Tomcat 9.0/webapps/examples/WEB-INF/classes/http2/SimpleImagePush.java",
		"/C/Program Files/Apache Software Foundation/Tomcat 9.0/conf/tomcat-users.xml",
		"/C/Users/hadye/Desktop/Lab Servlet 7/Code/deploy.sh",
		"/C/Users/hadye/Google Drive/CUFE/term6/APT/Req/Tuesday Requirement_threading/requirement_student.java",
		"/C/Users/hadye/PycharmProjects/Saladicious/back_end/SaladiciousAPI/models.py",
		"/E/vagrant/kali/Vagrantfile",
		"/C/cmder/config/user-profile.cmd",
		"/C/cmder/config/settings",
		"/C/Users/hadye/Downloads/sample.war",
		"/C/Program Files/MongoDB/Server/3.6/mongod.cfg",
		"/C/Program1",
		"/C/Program Files/Microsoft Office/Office16/SLERROR.XML",
		"/C/Users/hadye/.ssh/known_hosts",
		"/C/Users/hadye/Downloads/start",
		"/C/cmder/README.md",
		"/C/Users/hadye/Desktop/reg.py",
		"/C/Users/hadye/PycharmProjects/Saladicious/back_end/manage.py",
		"/C/Users/hadye/PycharmProjects/Saladicious/back_end/back_end/settings.py",
		"/C/Users/hadye/PycharmProjects/Saladicious/back_end/SaladiciousAPI/views.py",
		"/C/Users/hadye/Desktop/temp.vhdl",
		"/C/Users/hadye/Downloads/Compressed/cmder/bin/alias.bat",
		"/E/Programs/rarreg.key"
	],
	"find":
	{
		"height": 88.0
	},
	"find_in_files":
	{
		"height": 198.0,
		"where_history":
		[
			""
		]
	},
	"find_state":
	{
		"case_sensitive": false,
		"find_history":
		[
			"register_main",
			"generic",
			"7",
			"port1_sel",
			"deadline",
			"Cy",
			"Networkers",
			"CyrusOne ",
			"cyber",
			"Overflow",
			"Pipe_Enc",
			"labexam",
			"Cin",
			"cin",
			"f",
			"F",
			"f",
			"F",
			"f",
			"F",
			"we",
			"DataMemory",
			"pipe_enc",
			"Adder8Bit",
			"DataMemory",
			"01101",
			"nota",
			"nega",
			"shiftright",
			"00011",
			"\";\n",
			"type_name",
			"d1output",
			"DataIn",
			"en",
			"to_integer",
			"Clk",
			");\n",
			"write_value",
			"rst",
			"PATH",
			"0000000000000000",
			"shift_left",
			"downto",
			");\n",
			"do",
			"000000000000000",
			"cin",
			"FullAdder",
			"tempSum",
			"tempCarry",
			"0000000000000001",
			"00000000000000001",
			"000000000000000001",
			"ALUC_arc",
			"Op2Reg",
			"my_adder",
			"a_Adder16Bit",
			"my_nadder",
			"16BitAdder",
			"my_nadder",
			"a_FullAdder",
			"my_adder",
			"PartC",
			"PartD",
			"SelPart",
			"make",
			"vsim",
			"Microprocessor",
			"MicroProcessor",
			"vsim",
			"Microprocessor",
			"MicroProcessor"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": true,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 2,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "MicroProcessor.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2513,
						"regions":
						{
						},
						"selection":
						[
							[
								980,
								980
							],
							[
								1013,
								1013
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": true,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 429.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "RegisterFile.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 3686,
						"regions":
						{
						},
						"selection":
						[
							[
								78,
								408
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": true,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "Decoder.vhd",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 579,
						"regions":
						{
						},
						"selection":
						[
							[
								181,
								181
							]
						],
						"settings":
						{
							"git_gutter_is_enabled": true,
							"syntax": "Packages/VHDL/Syntaxes/VHDL.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 34.0
	},
	"input":
	{
		"height": 82.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.exec":
	{
		"height": 265.0
	},
	"output.find_results":
	{
		"height": 0.0
	},
	"output.git":
	{
		"height": 170.0
	},
	"output.mdpopups":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "MicroProcessor.sublime-project",
	"replace":
	{
		"height": 63.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"mem",
				"memory.vhd"
			],
			[
				"nreg",
				"nregister.vhd"
			],
			[
				"de",
				"Decoder.vhd"
			],
			[
				"micro",
				"MicroProcessor.vhd"
			],
			[
				"dec",
				"Decoder.vhd"
			],
			[
				"al",
				"alu.do"
			],
			[
				"n",
				"nregister.vhd"
			],
			[
				"buff",
				"BufferRegister.vhd"
			],
			[
				"test",
				"C:\\Users\\hadye\\Google Drive\\CUFE\\term6\\Arch\\Labs\\LABEXAM\\testbench.vhd"
			],
			[
				".do",
				"alu_do3.do"
			],
			[
				"alu",
				"alu.do"
			],
			[
				"labexam",
				"vsim -gui work.labexam"
			],
			[
				"lab",
				"vsim -gui work.labexam"
			],
			[
				"addsu",
				"AdderSub16Bit.vhd"
			],
			[
				"addsub",
				"AdderSub16Bit.vhd"
			],
			[
				"regis",
				"nregister.vhd"
			],
			[
				"tes",
				"testbench.vhd"
			],
			[
				"adder",
				"Adder16Bit.vhd"
			],
			[
				"shi",
				"ShiftOperation.vhd"
			],
			[
				"shif",
				"ShiftOperation.vhd"
			],
			[
				"",
				"ALU.vhd"
			],
			[
				"log",
				"log"
			],
			[
				"left",
				"LeftOperation.vhd"
			],
			[
				"ha",
				"HalfAdder.vhd"
			]
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 625.0,
		"last_filter": "",
		"selected_items":
		[
			[
				"",
				"C:\\Users\\hadye\\Google Drive\\CUFE\\term6\\Arch\\Project\\MicroProcessor.sublime-project"
			]
		],
		"width": 475.0
	},
	"select_symbol":
	{
		"height": 443.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 468.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": false,
	"show_open_files": true,
	"show_tabs": true,
	"side_bar_visible": false,
	"side_bar_width": 274.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
