
---------- Begin Simulation Statistics ----------
host_inst_rate                                 306447                       # Simulator instruction rate (inst/s)
host_mem_usage                                 393884                       # Number of bytes of host memory used
host_seconds                                    65.26                       # Real time elapsed on the host
host_tick_rate                              302111244                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000004                       # Number of instructions simulated
sim_seconds                                  0.019717                       # Number of seconds simulated
sim_ticks                                 19717123000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2922250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 22763.753956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11050.628184                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2776910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     3308484000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.049736                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               145340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             93126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    576997500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52214                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 50279.748807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 46662.298748                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1068566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    9231563000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146629                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              183604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           105344                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3651791500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78260                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 43279.016022                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.122976                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           35265                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1526234500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4174420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 38122.133251                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32410.970768                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3845476                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     12540047000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.078800                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                328944                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             198470                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   4228789000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031256                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990382                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.151347                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4174420                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 38122.133251                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32410.970768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3845476                       # number of overall hits
system.cpu.dcache.overall_miss_latency    12540047000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.078800                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               328944                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            198470                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   4228789000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031256                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77276                       # number of replacements
system.cpu.dcache.sampled_refs                  78300                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.151347                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  4002929                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500385846000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12587484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        61880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60577.777778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12587434                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3094000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               273639.869565                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12587484                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        61880                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60577.777778                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12587434                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3094000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.078861                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.376777                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12587484                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        61880                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60577.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12587434                       # number of overall hits
system.cpu.icache.overall_miss_latency        3094000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2726000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.376777                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12587434                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 44013.296960                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3442544035                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 78216                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     55911.764706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        26070                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               950500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.000652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         17                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          680000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.000652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    17                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59237.373737                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43954.081633                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          52160                       # number of ReadReq hits
system.l2.ReadReq_miss_latency                5864500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.001894                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                           99                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency           4307500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.001875                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                      98                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    63317.380304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47685.753440                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3303521000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52174                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2487956500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52174                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.004061                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78346                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency               58750                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43369.565217                       # average overall mshr miss latency
system.l2.demand_hits                           78230                       # number of demand (read+write) hits
system.l2.demand_miss_latency                 6815000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.001481                       # miss rate for demand accesses
system.l2.demand_misses                           116                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency            4987500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.001468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                      115                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.000906                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.414187                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     29.676601                       # Average occupied blocks per context
system.l2.occ_blocks::1                  13572.075727                       # Average occupied blocks per context
system.l2.overall_accesses                      78346                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency              58750                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  44012.351879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          78230                       # number of overall hits
system.l2.overall_miss_latency                6815000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.001481                       # miss rate for overall accesses
system.l2.overall_misses                          116                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        3447531535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.999809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78331                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.666475                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         52129                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        12832                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        91108                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            78276                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          60912                       # number of replacements
system.l2.sampled_refs                          77315                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13601.752328                       # Cycle average of tags in use
system.l2.total_refs                              314                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            60860                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28450204                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1235552                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2374868                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       162929                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2051624                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2767886                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         240480                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       519554                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10117289                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.007498                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.093543                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      7095529     70.13%     70.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       953399      9.42%     79.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       714374      7.06%     86.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       287999      2.85%     89.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       240923      2.38%     91.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        92855      0.92%     92.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       125982      1.25%     94.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        86674      0.86%     94.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       519554      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10117289                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193153                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212344                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       162918                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193153                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4390000                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.098420                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.098420                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1299974                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       469499                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     19456379                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5344309                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3454669                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       833896                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        18336                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        2911471                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            2909882                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1589                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2256416                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2255245                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1171                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        655055                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            654637                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             418                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2767886                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2587156                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6162303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        50437                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             19943774                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        462991                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.251988                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2587156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1476032                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.815678                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     10951185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.821152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.942883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        7376046     67.35%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         202019      1.84%     69.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         185937      1.70%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         527515      4.82%     75.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         441153      4.03%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         246430      2.25%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         414788      3.79%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         156530      1.43%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1400767     12.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     10951185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 33020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1792960                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              264447                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.108740                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            2982367                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           655055                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9270501                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11572030                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.681306                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6316047                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.053515                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11585734                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       183001                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        576525                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2472796                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1518480                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       750438                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     14589722                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2327312                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       359739                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12178627                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       137951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       833896                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       141793                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       574901                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       252530                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       892529                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       118332                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        41611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       141390                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.910398                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.910398                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4904205     39.11%     39.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35131      0.28%     39.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2270190     18.11%     57.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       258535      2.06%     59.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106582      0.85%     60.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1498096     11.95%     72.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       352741      2.81%     75.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35119      0.28%     75.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2420774     19.31%     94.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       656995      5.24%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12538368                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       462898                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.036919                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        16044      3.47%      3.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         4480      0.97%      4.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           31      0.01%      4.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      4.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       260696     56.32%     60.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       115250     24.90%     85.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     85.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        65532     14.16%     99.81% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          865      0.19%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     10951185                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.144933                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.597807                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      5823966     53.18%     53.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1747761     15.96%     69.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1400680     12.79%     81.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       833264      7.61%     89.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       601961      5.50%     95.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       281582      2.57%     97.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       178947      1.63%     99.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        64173      0.59%     99.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        18851      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     10951185                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.141491                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14325275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12538368                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4325075                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        77632                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3881209                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2587164                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2587156                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       561812                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       151172                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2472796                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       750438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               10984205                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       990851                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       142118                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5514260                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       105657                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1065                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     28482731                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     18881239                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15209610                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3324289                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       833896                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       287888                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7196640                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       747327                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 10889                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
