// Seed: 2582004412
module module_0 ();
  wire id_2;
  wire id_3 = id_3;
  assign module_2.id_0 = 0;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    input wire id_3,
    output uwire id_4,
    input supply0 id_5
    , id_8,
    input tri0 id_6
);
  assign id_4 = 1;
  specify
    if (id_6) (negedge id_9 => (id_10 +: id_9)) = (1'h0, id_2);
  endspecify
  module_0 modCall_1 ();
endmodule
