

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 19:37:01 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dft_256_v2
    * Solution:       dataflow_1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-------------+--------------+---------------+---------------+-----+
    |                         Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |             |              |               |               |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|    BRAM     |      DSP     |       FF      |      LUT      | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-------------+--------------+---------------+---------------+-----+
    |+ dft*                                                  |     -|  0.04|     1808|  1.808e+04|         -|     1550|     -|  dataflow|  1016 (362%)|  2550 (1159%)|  273566 (257%)|  394006 (740%)|    -|
    | + Loop_VITIS_LOOP_18_1_proc                            |     -|  3.89|      258|  2.580e+03|         -|      258|     -|        no|            -|             -|    16404 (15%)|      4675 (8%)|    -|
    |  o VITIS_LOOP_18_1                                     |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|            -|             -|              -|              -|    -|
    | + Loop_VITIS_LOOP_23_2_proc                            |     -|  0.04|     1549|  1.549e+04|         -|     1549|     -|        no|  1016 (362%)|  2550 (1159%)|  231562 (217%)|  368589 (692%)|    -|
    |  + Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2  |     -|  0.04|     1538|  1.538e+04|         -|     1538|     -|        no|  1016 (362%)|  2543 (1155%)|  230899 (217%)|  367301 (690%)|    -|
    |   o VITIS_LOOP_23_2                                    |     -|  7.30|     1536|  1.536e+04|      1282|        1|   256|       yes|            -|             -|              -|              -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-------------+--------------+---------------+---------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_output_address0 | 8        |
| imag_output_address1 | 8        |
| imag_output_d0       | 32       |
| imag_output_d1       | 32       |
| imag_output_q0       | 32       |
| imag_output_q1       | 32       |
| imag_sample_address0 | 8        |
| imag_sample_d0       | 32       |
| imag_sample_q0       | 32       |
| real_output_address0 | 8        |
| real_output_address1 | 8        |
| real_output_d0       | 32       |
| real_output_d1       | 32       |
| real_output_q0       | 32       |
| real_output_q1       | 32       |
| real_sample_address0 | 8        |
| real_sample_address1 | 8        |
| real_sample_d0       | 32       |
| real_sample_d1       | 32       |
| real_sample_q0       | 32       |
| real_sample_q1       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | in        | float*   |
| imag_sample | unused    | float*   |
| real_output | out       | float*   |
| imag_output | out       | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_d0       | port    |          |
| real_sample | real_sample_q0       | port    |          |
| real_sample | real_sample_we0      | port    |          |
| real_sample | real_sample_address1 | port    | offset   |
| real_sample | real_sample_ce1      | port    |          |
| real_sample | real_sample_d1       | port    |          |
| real_sample | real_sample_q1       | port    |          |
| real_sample | real_sample_we1      | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| real_output | real_output_address0 | port    | offset   |
| real_output | real_output_ce0      | port    |          |
| real_output | real_output_d0       | port    |          |
| real_output | real_output_q0       | port    |          |
| real_output | real_output_we0      | port    |          |
| real_output | real_output_address1 | port    | offset   |
| real_output | real_output_ce1      | port    |          |
| real_output | real_output_d1       | port    |          |
| real_output | real_output_q1       | port    |          |
| real_output | real_output_we1      | port    |          |
| imag_output | imag_output_address0 | port    | offset   |
| imag_output | imag_output_ce0      | port    |          |
| imag_output | imag_output_d0       | port    |          |
| imag_output | imag_output_q0       | port    |          |
| imag_output | imag_output_we0      | port    |          |
| imag_output | imag_output_address1 | port    | offset   |
| imag_output | imag_output_ce1      | port    |          |
| imag_output | imag_output_d1       | port    |          |
| imag_output | imag_output_q1       | port    |          |
| imag_output | imag_output_we1      | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+------+--------+----------------------+------+---------+---------+
| Name                                                   | DSP  | Pragma | Variable             | Op   | Impl    | Latency |
+--------------------------------------------------------+------+--------+----------------------+------+---------+---------+
| + dft                                                  | 2550 |        |                      |      |         |         |
|   temp_255_loc_channel_U                               | -    |        | temp_255_loc_channel | fifo | srl     | 0       |
|   temp_254_loc_channel_U                               | -    |        | temp_254_loc_channel | fifo | srl     | 0       |
|   temp_253_loc_channel_U                               | -    |        | temp_253_loc_channel | fifo | srl     | 0       |
|   temp_252_loc_channel_U                               | -    |        | temp_252_loc_channel | fifo | srl     | 0       |
|   temp_251_loc_channel_U                               | -    |        | temp_251_loc_channel | fifo | srl     | 0       |
|   temp_250_loc_channel_U                               | -    |        | temp_250_loc_channel | fifo | srl     | 0       |
|   temp_249_loc_channel_U                               | -    |        | temp_249_loc_channel | fifo | srl     | 0       |
|   temp_248_loc_channel_U                               | -    |        | temp_248_loc_channel | fifo | srl     | 0       |
|   temp_247_loc_channel_U                               | -    |        | temp_247_loc_channel | fifo | srl     | 0       |
|   temp_246_loc_channel_U                               | -    |        | temp_246_loc_channel | fifo | srl     | 0       |
|   temp_245_loc_channel_U                               | -    |        | temp_245_loc_channel | fifo | srl     | 0       |
|   temp_244_loc_channel_U                               | -    |        | temp_244_loc_channel | fifo | srl     | 0       |
|   temp_243_loc_channel_U                               | -    |        | temp_243_loc_channel | fifo | srl     | 0       |
|   temp_242_loc_channel_U                               | -    |        | temp_242_loc_channel | fifo | srl     | 0       |
|   temp_241_loc_channel_U                               | -    |        | temp_241_loc_channel | fifo | srl     | 0       |
|   temp_240_loc_channel_U                               | -    |        | temp_240_loc_channel | fifo | srl     | 0       |
|   temp_239_loc_channel_U                               | -    |        | temp_239_loc_channel | fifo | srl     | 0       |
|   temp_238_loc_channel_U                               | -    |        | temp_238_loc_channel | fifo | srl     | 0       |
|   temp_237_loc_channel_U                               | -    |        | temp_237_loc_channel | fifo | srl     | 0       |
|   temp_236_loc_channel_U                               | -    |        | temp_236_loc_channel | fifo | srl     | 0       |
|   temp_235_loc_channel_U                               | -    |        | temp_235_loc_channel | fifo | srl     | 0       |
|   temp_234_loc_channel_U                               | -    |        | temp_234_loc_channel | fifo | srl     | 0       |
|   temp_233_loc_channel_U                               | -    |        | temp_233_loc_channel | fifo | srl     | 0       |
|   temp_232_loc_channel_U                               | -    |        | temp_232_loc_channel | fifo | srl     | 0       |
|   temp_231_loc_channel_U                               | -    |        | temp_231_loc_channel | fifo | srl     | 0       |
|   temp_230_loc_channel_U                               | -    |        | temp_230_loc_channel | fifo | srl     | 0       |
|   temp_229_loc_channel_U                               | -    |        | temp_229_loc_channel | fifo | srl     | 0       |
|   temp_228_loc_channel_U                               | -    |        | temp_228_loc_channel | fifo | srl     | 0       |
|   temp_227_loc_channel_U                               | -    |        | temp_227_loc_channel | fifo | srl     | 0       |
|   temp_226_loc_channel_U                               | -    |        | temp_226_loc_channel | fifo | srl     | 0       |
|   temp_225_loc_channel_U                               | -    |        | temp_225_loc_channel | fifo | srl     | 0       |
|   temp_224_loc_channel_U                               | -    |        | temp_224_loc_channel | fifo | srl     | 0       |
|   temp_223_loc_channel_U                               | -    |        | temp_223_loc_channel | fifo | srl     | 0       |
|   temp_222_loc_channel_U                               | -    |        | temp_222_loc_channel | fifo | srl     | 0       |
|   temp_221_loc_channel_U                               | -    |        | temp_221_loc_channel | fifo | srl     | 0       |
|   temp_220_loc_channel_U                               | -    |        | temp_220_loc_channel | fifo | srl     | 0       |
|   temp_219_loc_channel_U                               | -    |        | temp_219_loc_channel | fifo | srl     | 0       |
|   temp_218_loc_channel_U                               | -    |        | temp_218_loc_channel | fifo | srl     | 0       |
|   temp_217_loc_channel_U                               | -    |        | temp_217_loc_channel | fifo | srl     | 0       |
|   temp_216_loc_channel_U                               | -    |        | temp_216_loc_channel | fifo | srl     | 0       |
|   temp_215_loc_channel_U                               | -    |        | temp_215_loc_channel | fifo | srl     | 0       |
|   temp_214_loc_channel_U                               | -    |        | temp_214_loc_channel | fifo | srl     | 0       |
|   temp_213_loc_channel_U                               | -    |        | temp_213_loc_channel | fifo | srl     | 0       |
|   temp_212_loc_channel_U                               | -    |        | temp_212_loc_channel | fifo | srl     | 0       |
|   temp_211_loc_channel_U                               | -    |        | temp_211_loc_channel | fifo | srl     | 0       |
|   temp_210_loc_channel_U                               | -    |        | temp_210_loc_channel | fifo | srl     | 0       |
|   temp_209_loc_channel_U                               | -    |        | temp_209_loc_channel | fifo | srl     | 0       |
|   temp_208_loc_channel_U                               | -    |        | temp_208_loc_channel | fifo | srl     | 0       |
|   temp_207_loc_channel_U                               | -    |        | temp_207_loc_channel | fifo | srl     | 0       |
|   temp_206_loc_channel_U                               | -    |        | temp_206_loc_channel | fifo | srl     | 0       |
|   temp_205_loc_channel_U                               | -    |        | temp_205_loc_channel | fifo | srl     | 0       |
|   temp_204_loc_channel_U                               | -    |        | temp_204_loc_channel | fifo | srl     | 0       |
|   temp_203_loc_channel_U                               | -    |        | temp_203_loc_channel | fifo | srl     | 0       |
|   temp_202_loc_channel_U                               | -    |        | temp_202_loc_channel | fifo | srl     | 0       |
|   temp_201_loc_channel_U                               | -    |        | temp_201_loc_channel | fifo | srl     | 0       |
|   temp_200_loc_channel_U                               | -    |        | temp_200_loc_channel | fifo | srl     | 0       |
|   temp_199_loc_channel_U                               | -    |        | temp_199_loc_channel | fifo | srl     | 0       |
|   temp_198_loc_channel_U                               | -    |        | temp_198_loc_channel | fifo | srl     | 0       |
|   temp_197_loc_channel_U                               | -    |        | temp_197_loc_channel | fifo | srl     | 0       |
|   temp_196_loc_channel_U                               | -    |        | temp_196_loc_channel | fifo | srl     | 0       |
|   temp_195_loc_channel_U                               | -    |        | temp_195_loc_channel | fifo | srl     | 0       |
|   temp_194_loc_channel_U                               | -    |        | temp_194_loc_channel | fifo | srl     | 0       |
|   temp_193_loc_channel_U                               | -    |        | temp_193_loc_channel | fifo | srl     | 0       |
|   temp_192_loc_channel_U                               | -    |        | temp_192_loc_channel | fifo | srl     | 0       |
|   temp_191_loc_channel_U                               | -    |        | temp_191_loc_channel | fifo | srl     | 0       |
|   temp_190_loc_channel_U                               | -    |        | temp_190_loc_channel | fifo | srl     | 0       |
|   temp_189_loc_channel_U                               | -    |        | temp_189_loc_channel | fifo | srl     | 0       |
|   temp_188_loc_channel_U                               | -    |        | temp_188_loc_channel | fifo | srl     | 0       |
|   temp_187_loc_channel_U                               | -    |        | temp_187_loc_channel | fifo | srl     | 0       |
|   temp_186_loc_channel_U                               | -    |        | temp_186_loc_channel | fifo | srl     | 0       |
|   temp_185_loc_channel_U                               | -    |        | temp_185_loc_channel | fifo | srl     | 0       |
|   temp_184_loc_channel_U                               | -    |        | temp_184_loc_channel | fifo | srl     | 0       |
|   temp_183_loc_channel_U                               | -    |        | temp_183_loc_channel | fifo | srl     | 0       |
|   temp_182_loc_channel_U                               | -    |        | temp_182_loc_channel | fifo | srl     | 0       |
|   temp_181_loc_channel_U                               | -    |        | temp_181_loc_channel | fifo | srl     | 0       |
|   temp_180_loc_channel_U                               | -    |        | temp_180_loc_channel | fifo | srl     | 0       |
|   temp_179_loc_channel_U                               | -    |        | temp_179_loc_channel | fifo | srl     | 0       |
|   temp_178_loc_channel_U                               | -    |        | temp_178_loc_channel | fifo | srl     | 0       |
|   temp_177_loc_channel_U                               | -    |        | temp_177_loc_channel | fifo | srl     | 0       |
|   temp_176_loc_channel_U                               | -    |        | temp_176_loc_channel | fifo | srl     | 0       |
|   temp_175_loc_channel_U                               | -    |        | temp_175_loc_channel | fifo | srl     | 0       |
|   temp_174_loc_channel_U                               | -    |        | temp_174_loc_channel | fifo | srl     | 0       |
|   temp_173_loc_channel_U                               | -    |        | temp_173_loc_channel | fifo | srl     | 0       |
|   temp_172_loc_channel_U                               | -    |        | temp_172_loc_channel | fifo | srl     | 0       |
|   temp_171_loc_channel_U                               | -    |        | temp_171_loc_channel | fifo | srl     | 0       |
|   temp_170_loc_channel_U                               | -    |        | temp_170_loc_channel | fifo | srl     | 0       |
|   temp_169_loc_channel_U                               | -    |        | temp_169_loc_channel | fifo | srl     | 0       |
|   temp_168_loc_channel_U                               | -    |        | temp_168_loc_channel | fifo | srl     | 0       |
|   temp_167_loc_channel_U                               | -    |        | temp_167_loc_channel | fifo | srl     | 0       |
|   temp_166_loc_channel_U                               | -    |        | temp_166_loc_channel | fifo | srl     | 0       |
|   temp_165_loc_channel_U                               | -    |        | temp_165_loc_channel | fifo | srl     | 0       |
|   temp_164_loc_channel_U                               | -    |        | temp_164_loc_channel | fifo | srl     | 0       |
|   temp_163_loc_channel_U                               | -    |        | temp_163_loc_channel | fifo | srl     | 0       |
|   temp_162_loc_channel_U                               | -    |        | temp_162_loc_channel | fifo | srl     | 0       |
|   temp_161_loc_channel_U                               | -    |        | temp_161_loc_channel | fifo | srl     | 0       |
|   temp_160_loc_channel_U                               | -    |        | temp_160_loc_channel | fifo | srl     | 0       |
|   temp_159_loc_channel_U                               | -    |        | temp_159_loc_channel | fifo | srl     | 0       |
|   temp_158_loc_channel_U                               | -    |        | temp_158_loc_channel | fifo | srl     | 0       |
|   temp_157_loc_channel_U                               | -    |        | temp_157_loc_channel | fifo | srl     | 0       |
|   temp_156_loc_channel_U                               | -    |        | temp_156_loc_channel | fifo | srl     | 0       |
|   temp_155_loc_channel_U                               | -    |        | temp_155_loc_channel | fifo | srl     | 0       |
|   temp_154_loc_channel_U                               | -    |        | temp_154_loc_channel | fifo | srl     | 0       |
|   temp_153_loc_channel_U                               | -    |        | temp_153_loc_channel | fifo | srl     | 0       |
|   temp_152_loc_channel_U                               | -    |        | temp_152_loc_channel | fifo | srl     | 0       |
|   temp_151_loc_channel_U                               | -    |        | temp_151_loc_channel | fifo | srl     | 0       |
|   temp_150_loc_channel_U                               | -    |        | temp_150_loc_channel | fifo | srl     | 0       |
|   temp_149_loc_channel_U                               | -    |        | temp_149_loc_channel | fifo | srl     | 0       |
|   temp_148_loc_channel_U                               | -    |        | temp_148_loc_channel | fifo | srl     | 0       |
|   temp_147_loc_channel_U                               | -    |        | temp_147_loc_channel | fifo | srl     | 0       |
|   temp_146_loc_channel_U                               | -    |        | temp_146_loc_channel | fifo | srl     | 0       |
|   temp_145_loc_channel_U                               | -    |        | temp_145_loc_channel | fifo | srl     | 0       |
|   temp_144_loc_channel_U                               | -    |        | temp_144_loc_channel | fifo | srl     | 0       |
|   temp_143_loc_channel_U                               | -    |        | temp_143_loc_channel | fifo | srl     | 0       |
|   temp_142_loc_channel_U                               | -    |        | temp_142_loc_channel | fifo | srl     | 0       |
|   temp_141_loc_channel_U                               | -    |        | temp_141_loc_channel | fifo | srl     | 0       |
|   temp_140_loc_channel_U                               | -    |        | temp_140_loc_channel | fifo | srl     | 0       |
|   temp_139_loc_channel_U                               | -    |        | temp_139_loc_channel | fifo | srl     | 0       |
|   temp_138_loc_channel_U                               | -    |        | temp_138_loc_channel | fifo | srl     | 0       |
|   temp_137_loc_channel_U                               | -    |        | temp_137_loc_channel | fifo | srl     | 0       |
|   temp_136_loc_channel_U                               | -    |        | temp_136_loc_channel | fifo | srl     | 0       |
|   temp_135_loc_channel_U                               | -    |        | temp_135_loc_channel | fifo | srl     | 0       |
|   temp_134_loc_channel_U                               | -    |        | temp_134_loc_channel | fifo | srl     | 0       |
|   temp_133_loc_channel_U                               | -    |        | temp_133_loc_channel | fifo | srl     | 0       |
|   temp_132_loc_channel_U                               | -    |        | temp_132_loc_channel | fifo | srl     | 0       |
|   temp_131_loc_channel_U                               | -    |        | temp_131_loc_channel | fifo | srl     | 0       |
|   temp_130_loc_channel_U                               | -    |        | temp_130_loc_channel | fifo | srl     | 0       |
|   temp_129_loc_channel_U                               | -    |        | temp_129_loc_channel | fifo | srl     | 0       |
|   temp_128_loc_channel_U                               | -    |        | temp_128_loc_channel | fifo | srl     | 0       |
|   temp_127_loc_channel_U                               | -    |        | temp_127_loc_channel | fifo | srl     | 0       |
|   temp_126_loc_channel_U                               | -    |        | temp_126_loc_channel | fifo | srl     | 0       |
|   temp_125_loc_channel_U                               | -    |        | temp_125_loc_channel | fifo | srl     | 0       |
|   temp_124_loc_channel_U                               | -    |        | temp_124_loc_channel | fifo | srl     | 0       |
|   temp_123_loc_channel_U                               | -    |        | temp_123_loc_channel | fifo | srl     | 0       |
|   temp_122_loc_channel_U                               | -    |        | temp_122_loc_channel | fifo | srl     | 0       |
|   temp_121_loc_channel_U                               | -    |        | temp_121_loc_channel | fifo | srl     | 0       |
|   temp_120_loc_channel_U                               | -    |        | temp_120_loc_channel | fifo | srl     | 0       |
|   temp_119_loc_channel_U                               | -    |        | temp_119_loc_channel | fifo | srl     | 0       |
|   temp_118_loc_channel_U                               | -    |        | temp_118_loc_channel | fifo | srl     | 0       |
|   temp_117_loc_channel_U                               | -    |        | temp_117_loc_channel | fifo | srl     | 0       |
|   temp_116_loc_channel_U                               | -    |        | temp_116_loc_channel | fifo | srl     | 0       |
|   temp_115_loc_channel_U                               | -    |        | temp_115_loc_channel | fifo | srl     | 0       |
|   temp_114_loc_channel_U                               | -    |        | temp_114_loc_channel | fifo | srl     | 0       |
|   temp_113_loc_channel_U                               | -    |        | temp_113_loc_channel | fifo | srl     | 0       |
|   temp_112_loc_channel_U                               | -    |        | temp_112_loc_channel | fifo | srl     | 0       |
|   temp_111_loc_channel_U                               | -    |        | temp_111_loc_channel | fifo | srl     | 0       |
|   temp_110_loc_channel_U                               | -    |        | temp_110_loc_channel | fifo | srl     | 0       |
|   temp_109_loc_channel_U                               | -    |        | temp_109_loc_channel | fifo | srl     | 0       |
|   temp_108_loc_channel_U                               | -    |        | temp_108_loc_channel | fifo | srl     | 0       |
|   temp_107_loc_channel_U                               | -    |        | temp_107_loc_channel | fifo | srl     | 0       |
|   temp_106_loc_channel_U                               | -    |        | temp_106_loc_channel | fifo | srl     | 0       |
|   temp_105_loc_channel_U                               | -    |        | temp_105_loc_channel | fifo | srl     | 0       |
|   temp_104_loc_channel_U                               | -    |        | temp_104_loc_channel | fifo | srl     | 0       |
|   temp_103_loc_channel_U                               | -    |        | temp_103_loc_channel | fifo | srl     | 0       |
|   temp_102_loc_channel_U                               | -    |        | temp_102_loc_channel | fifo | srl     | 0       |
|   temp_101_loc_channel_U                               | -    |        | temp_101_loc_channel | fifo | srl     | 0       |
|   temp_100_loc_channel_U                               | -    |        | temp_100_loc_channel | fifo | srl     | 0       |
|   temp_99_loc_channel_U                                | -    |        | temp_99_loc_channel  | fifo | srl     | 0       |
|   temp_98_loc_channel_U                                | -    |        | temp_98_loc_channel  | fifo | srl     | 0       |
|   temp_97_loc_channel_U                                | -    |        | temp_97_loc_channel  | fifo | srl     | 0       |
|   temp_96_loc_channel_U                                | -    |        | temp_96_loc_channel  | fifo | srl     | 0       |
|   temp_95_loc_channel_U                                | -    |        | temp_95_loc_channel  | fifo | srl     | 0       |
|   temp_94_loc_channel_U                                | -    |        | temp_94_loc_channel  | fifo | srl     | 0       |
|   temp_93_loc_channel_U                                | -    |        | temp_93_loc_channel  | fifo | srl     | 0       |
|   temp_92_loc_channel_U                                | -    |        | temp_92_loc_channel  | fifo | srl     | 0       |
|   temp_91_loc_channel_U                                | -    |        | temp_91_loc_channel  | fifo | srl     | 0       |
|   temp_90_loc_channel_U                                | -    |        | temp_90_loc_channel  | fifo | srl     | 0       |
|   temp_89_loc_channel_U                                | -    |        | temp_89_loc_channel  | fifo | srl     | 0       |
|   temp_88_loc_channel_U                                | -    |        | temp_88_loc_channel  | fifo | srl     | 0       |
|   temp_87_loc_channel_U                                | -    |        | temp_87_loc_channel  | fifo | srl     | 0       |
|   temp_86_loc_channel_U                                | -    |        | temp_86_loc_channel  | fifo | srl     | 0       |
|   temp_85_loc_channel_U                                | -    |        | temp_85_loc_channel  | fifo | srl     | 0       |
|   temp_84_loc_channel_U                                | -    |        | temp_84_loc_channel  | fifo | srl     | 0       |
|   temp_83_loc_channel_U                                | -    |        | temp_83_loc_channel  | fifo | srl     | 0       |
|   temp_82_loc_channel_U                                | -    |        | temp_82_loc_channel  | fifo | srl     | 0       |
|   temp_81_loc_channel_U                                | -    |        | temp_81_loc_channel  | fifo | srl     | 0       |
|   temp_80_loc_channel_U                                | -    |        | temp_80_loc_channel  | fifo | srl     | 0       |
|   temp_79_loc_channel_U                                | -    |        | temp_79_loc_channel  | fifo | srl     | 0       |
|   temp_78_loc_channel_U                                | -    |        | temp_78_loc_channel  | fifo | srl     | 0       |
|   temp_77_loc_channel_U                                | -    |        | temp_77_loc_channel  | fifo | srl     | 0       |
|   temp_76_loc_channel_U                                | -    |        | temp_76_loc_channel  | fifo | srl     | 0       |
|   temp_75_loc_channel_U                                | -    |        | temp_75_loc_channel  | fifo | srl     | 0       |
|   temp_74_loc_channel_U                                | -    |        | temp_74_loc_channel  | fifo | srl     | 0       |
|   temp_73_loc_channel_U                                | -    |        | temp_73_loc_channel  | fifo | srl     | 0       |
|   temp_72_loc_channel_U                                | -    |        | temp_72_loc_channel  | fifo | srl     | 0       |
|   temp_71_loc_channel_U                                | -    |        | temp_71_loc_channel  | fifo | srl     | 0       |
|   temp_70_loc_channel_U                                | -    |        | temp_70_loc_channel  | fifo | srl     | 0       |
|   temp_69_loc_channel_U                                | -    |        | temp_69_loc_channel  | fifo | srl     | 0       |
|   temp_68_loc_channel_U                                | -    |        | temp_68_loc_channel  | fifo | srl     | 0       |
|   temp_67_loc_channel_U                                | -    |        | temp_67_loc_channel  | fifo | srl     | 0       |
|   temp_66_loc_channel_U                                | -    |        | temp_66_loc_channel  | fifo | srl     | 0       |
|   temp_65_loc_channel_U                                | -    |        | temp_65_loc_channel  | fifo | srl     | 0       |
|   temp_64_loc_channel_U                                | -    |        | temp_64_loc_channel  | fifo | srl     | 0       |
|   temp_63_loc_channel_U                                | -    |        | temp_63_loc_channel  | fifo | srl     | 0       |
|   temp_62_loc_channel_U                                | -    |        | temp_62_loc_channel  | fifo | srl     | 0       |
|   temp_61_loc_channel_U                                | -    |        | temp_61_loc_channel  | fifo | srl     | 0       |
|   temp_60_loc_channel_U                                | -    |        | temp_60_loc_channel  | fifo | srl     | 0       |
|   temp_59_loc_channel_U                                | -    |        | temp_59_loc_channel  | fifo | srl     | 0       |
|   temp_58_loc_channel_U                                | -    |        | temp_58_loc_channel  | fifo | srl     | 0       |
|   temp_57_loc_channel_U                                | -    |        | temp_57_loc_channel  | fifo | srl     | 0       |
|   temp_56_loc_channel_U                                | -    |        | temp_56_loc_channel  | fifo | srl     | 0       |
|   temp_55_loc_channel_U                                | -    |        | temp_55_loc_channel  | fifo | srl     | 0       |
|   temp_54_loc_channel_U                                | -    |        | temp_54_loc_channel  | fifo | srl     | 0       |
|   temp_53_loc_channel_U                                | -    |        | temp_53_loc_channel  | fifo | srl     | 0       |
|   temp_52_loc_channel_U                                | -    |        | temp_52_loc_channel  | fifo | srl     | 0       |
|   temp_51_loc_channel_U                                | -    |        | temp_51_loc_channel  | fifo | srl     | 0       |
|   temp_50_loc_channel_U                                | -    |        | temp_50_loc_channel  | fifo | srl     | 0       |
|   temp_49_loc_channel_U                                | -    |        | temp_49_loc_channel  | fifo | srl     | 0       |
|   temp_48_loc_channel_U                                | -    |        | temp_48_loc_channel  | fifo | srl     | 0       |
|   temp_47_loc_channel_U                                | -    |        | temp_47_loc_channel  | fifo | srl     | 0       |
|   temp_46_loc_channel_U                                | -    |        | temp_46_loc_channel  | fifo | srl     | 0       |
|   temp_45_loc_channel_U                                | -    |        | temp_45_loc_channel  | fifo | srl     | 0       |
|   temp_44_loc_channel_U                                | -    |        | temp_44_loc_channel  | fifo | srl     | 0       |
|   temp_43_loc_channel_U                                | -    |        | temp_43_loc_channel  | fifo | srl     | 0       |
|   temp_42_loc_channel_U                                | -    |        | temp_42_loc_channel  | fifo | srl     | 0       |
|   temp_41_loc_channel_U                                | -    |        | temp_41_loc_channel  | fifo | srl     | 0       |
|   temp_40_loc_channel_U                                | -    |        | temp_40_loc_channel  | fifo | srl     | 0       |
|   temp_39_loc_channel_U                                | -    |        | temp_39_loc_channel  | fifo | srl     | 0       |
|   temp_38_loc_channel_U                                | -    |        | temp_38_loc_channel  | fifo | srl     | 0       |
|   temp_37_loc_channel_U                                | -    |        | temp_37_loc_channel  | fifo | srl     | 0       |
|   temp_36_loc_channel_U                                | -    |        | temp_36_loc_channel  | fifo | srl     | 0       |
|   temp_35_loc_channel_U                                | -    |        | temp_35_loc_channel  | fifo | srl     | 0       |
|   temp_34_loc_channel_U                                | -    |        | temp_34_loc_channel  | fifo | srl     | 0       |
|   temp_33_loc_channel_U                                | -    |        | temp_33_loc_channel  | fifo | srl     | 0       |
|   temp_32_loc_channel_U                                | -    |        | temp_32_loc_channel  | fifo | srl     | 0       |
|   temp_31_loc_channel_U                                | -    |        | temp_31_loc_channel  | fifo | srl     | 0       |
|   temp_30_loc_channel_U                                | -    |        | temp_30_loc_channel  | fifo | srl     | 0       |
|   temp_29_loc_channel_U                                | -    |        | temp_29_loc_channel  | fifo | srl     | 0       |
|   temp_28_loc_channel_U                                | -    |        | temp_28_loc_channel  | fifo | srl     | 0       |
|   temp_27_loc_channel_U                                | -    |        | temp_27_loc_channel  | fifo | srl     | 0       |
|   temp_26_loc_channel_U                                | -    |        | temp_26_loc_channel  | fifo | srl     | 0       |
|   temp_25_loc_channel_U                                | -    |        | temp_25_loc_channel  | fifo | srl     | 0       |
|   temp_24_loc_channel_U                                | -    |        | temp_24_loc_channel  | fifo | srl     | 0       |
|   temp_23_loc_channel_U                                | -    |        | temp_23_loc_channel  | fifo | srl     | 0       |
|   temp_22_loc_channel_U                                | -    |        | temp_22_loc_channel  | fifo | srl     | 0       |
|   temp_21_loc_channel_U                                | -    |        | temp_21_loc_channel  | fifo | srl     | 0       |
|   temp_20_loc_channel_U                                | -    |        | temp_20_loc_channel  | fifo | srl     | 0       |
|   temp_19_loc_channel_U                                | -    |        | temp_19_loc_channel  | fifo | srl     | 0       |
|   temp_18_loc_channel_U                                | -    |        | temp_18_loc_channel  | fifo | srl     | 0       |
|   temp_17_loc_channel_U                                | -    |        | temp_17_loc_channel  | fifo | srl     | 0       |
|   temp_16_loc_channel_U                                | -    |        | temp_16_loc_channel  | fifo | srl     | 0       |
|   temp_15_loc_channel_U                                | -    |        | temp_15_loc_channel  | fifo | srl     | 0       |
|   temp_14_loc_channel_U                                | -    |        | temp_14_loc_channel  | fifo | srl     | 0       |
|   temp_13_loc_channel_U                                | -    |        | temp_13_loc_channel  | fifo | srl     | 0       |
|   temp_12_loc_channel_U                                | -    |        | temp_12_loc_channel  | fifo | srl     | 0       |
|   temp_11_loc_channel_U                                | -    |        | temp_11_loc_channel  | fifo | srl     | 0       |
|   temp_10_loc_channel_U                                | -    |        | temp_10_loc_channel  | fifo | srl     | 0       |
|   temp_9_loc_channel_U                                 | -    |        | temp_9_loc_channel   | fifo | srl     | 0       |
|   temp_8_loc_channel_U                                 | -    |        | temp_8_loc_channel   | fifo | srl     | 0       |
|   temp_7_loc_channel_U                                 | -    |        | temp_7_loc_channel   | fifo | srl     | 0       |
|   temp_6_loc_channel_U                                 | -    |        | temp_6_loc_channel   | fifo | srl     | 0       |
|   temp_5_loc_channel_U                                 | -    |        | temp_5_loc_channel   | fifo | srl     | 0       |
|   temp_4_loc_channel_U                                 | -    |        | temp_4_loc_channel   | fifo | srl     | 0       |
|   temp_3_loc_channel_U                                 | -    |        | temp_3_loc_channel   | fifo | srl     | 0       |
|   temp_2_loc_channel_U                                 | -    |        | temp_2_loc_channel   | fifo | srl     | 0       |
|   temp_1_loc_channel_U                                 | -    |        | temp_1_loc_channel   | fifo | srl     | 0       |
|   temp_loc_channel_U                                   | -    |        | temp_loc_channel     | fifo | srl     | 0       |
|  + Loop_VITIS_LOOP_18_1_proc                           | 0    |        |                      |      |         |         |
|    add_ln18_fu_1601_p2                                 | -    |        | add_ln18             | add  | fabric  | 0       |
|  + Loop_VITIS_LOOP_23_2_proc                           | 2550 |        |                      |      |         |         |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1285                | 2    |        | sum_r                | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U1287                 | 3    |        | mul_i                | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1286                | 2    |        | sum_i                | fadd | fulldsp | 4       |
|   + Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 | 2543 |        |                      |      |         |         |
|     add_ln23_fu_14240_p2                               | -    |        | add_ln23             | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2                  | 2    |        | sum_r_1              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U513                 | 3    |        | mul18_1_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U3                  | 2    |        | sum_i_1              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U514                 | 3    |        | mul13_2_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U4                  | 2    |        | sum_r_2              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U515                 | 3    |        | mul18_2_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U5                  | 2    |        | sum_i_2              | fadd | fulldsp | 4       |
|     index_256_fu_14305_p2                              | -    |        | index_256            | add  | fabric  | 0       |
|     index_255_fu_14289_p2                              | -    |        | index_255            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U516                 | 3    |        | mul13_3_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U6                  | 2    |        | sum_r_3              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U517                 | 3    |        | mul18_3_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U7                  | 2    |        | sum_i_3              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U518                 | 3    |        | mul13_4_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U8                  | 2    |        | sum_r_4              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U519                 | 3    |        | mul18_4_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U9                  | 2    |        | sum_i_4              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U520                 | 3    |        | mul13_5_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U10                 | 2    |        | sum_r_5              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U521                 | 3    |        | mul18_5_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U11                 | 2    |        | sum_i_5              | fadd | fulldsp | 4       |
|     add_ln31_fu_14362_p2                               | -    |        | add_ln31             | add  | fabric  | 0       |
|     index_259_fu_14352_p2                              | -    |        | index_259            | add  | fabric  | 0       |
|     index_258_fu_14337_p2                              | -    |        | index_258            | sub  | fabric  | 0       |
|     index_257_fu_14326_p2                              | -    |        | index_257            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U522                 | 3    |        | mul13_6_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U12                 | 2    |        | sum_r_6              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U523                 | 3    |        | mul18_6_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U13                 | 2    |        | sum_i_6              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U524                 | 3    |        | mul13_7_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U14                 | 2    |        | sum_r_7              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U525                 | 3    |        | mul18_7_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U15                 | 2    |        | sum_i_7              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U526                 | 3    |        | mul13_8_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U16                 | 2    |        | sum_r_8              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U527                 | 3    |        | mul18_8_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U17                 | 2    |        | sum_i_8              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U528                 | 3    |        | mul13_9_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U18                 | 2    |        | sum_r_9              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U529                 | 3    |        | mul18_9_i            | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U19                 | 2    |        | sum_i_9              | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U530                 | 3    |        | mul13_i              | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U20                 | 2    |        | sum_r_10             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U531                 | 3    |        | mul18_i              | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U21                 | 2    |        | sum_i_10             | fadd | fulldsp | 4       |
|     next_mul_fu_14393_p2                               | -    |        | next_mul             | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U532                 | 3    |        | mul13_10_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U22                 | 2    |        | sum_r_11             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U533                 | 3    |        | mul18_10_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U23                 | 2    |        | sum_i_11             | fadd | fulldsp | 4       |
|     add_ln31_2_fu_14535_p2                             | -    |        | add_ln31_2           | add  | fabric  | 0       |
|     add_ln31_3_fu_14487_p2                             | -    |        | add_ln31_3           | add  | fabric  | 0       |
|     index_264_fu_14477_p2                              | -    |        | index_264            | add  | fabric  | 0       |
|     index_262_fu_14462_p2                              | -    |        | index_262            | sub  | fabric  | 0       |
|     index_261_fu_14452_p2                              | -    |        | index_261            | sub  | fabric  | 0       |
|     index_260_fu_14421_p2                              | -    |        | index_260            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U534                 | 3    |        | mul13_11_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U24                 | 2    |        | sum_r_12             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U535                 | 3    |        | mul18_11_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U25                 | 2    |        | sum_i_12             | fadd | fulldsp | 4       |
|     next_mul10_fu_14435_p2                             | -    |        | next_mul10           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U536                 | 3    |        | mul13_12_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U26                 | 2    |        | sum_r_13             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U537                 | 3    |        | mul18_12_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U27                 | 2    |        | sum_i_13             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U538                 | 3    |        | mul13_13_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U28                 | 2    |        | sum_r_14             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U539                 | 3    |        | mul18_13_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U29                 | 2    |        | sum_i_14             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U540                 | 3    |        | mul13_14_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U30                 | 2    |        | sum_r_15             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U541                 | 3    |        | mul18_14_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U31                 | 2    |        | sum_i_15             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U542                 | 3    |        | mul13_15_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U32                 | 2    |        | sum_r_16             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U543                 | 3    |        | mul18_15_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U33                 | 2    |        | sum_i_16             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U544                 | 3    |        | mul13_16_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U34                 | 2    |        | sum_r_17             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U545                 | 3    |        | mul18_16_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U35                 | 2    |        | sum_i_17             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U546                 | 3    |        | mul13_17_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U36                 | 2    |        | sum_r_18             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U547                 | 3    |        | mul18_17_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U37                 | 2    |        | sum_i_18             | fadd | fulldsp | 4       |
|     next_mul12_fu_14518_p2                             | -    |        | next_mul12           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U548                 | 3    |        | mul13_18_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U38                 | 2    |        | sum_r_19             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U549                 | 3    |        | mul18_18_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U39                 | 2    |        | sum_i_19             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U550                 | 3    |        | mul13_19_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U40                 | 2    |        | sum_r_20             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U551                 | 3    |        | mul18_19_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U41                 | 2    |        | sum_i_20             | fadd | fulldsp | 4       |
|     next_mul14_fu_14566_p2                             | -    |        | next_mul14           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U552                 | 3    |        | mul13_20_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U42                 | 2    |        | sum_r_21             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U553                 | 3    |        | mul18_20_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U43                 | 2    |        | sum_i_21             | fadd | fulldsp | 4       |
|     next_mul16_fu_14586_p2                             | -    |        | next_mul16           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U554                 | 3    |        | mul13_21_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44                 | 2    |        | sum_r_22             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U555                 | 3    |        | mul18_21_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U45                 | 2    |        | sum_i_22             | fadd | fulldsp | 4       |
|     next_mul18_fu_14606_p2                             | -    |        | next_mul18           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U556                 | 3    |        | mul13_22_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U46                 | 2    |        | sum_r_23             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U557                 | 3    |        | mul18_22_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U47                 | 2    |        | sum_i_23             | fadd | fulldsp | 4       |
|     add_ln31_5_fu_14906_p2                             | -    |        | add_ln31_5           | add  | fabric  | 0       |
|     add_ln31_6_fu_14818_p2                             | -    |        | add_ln31_6           | add  | fabric  | 0       |
|     add_ln31_7_fu_14770_p2                             | -    |        | add_ln31_7           | add  | fabric  | 0       |
|     index_272_fu_14760_p2                              | -    |        | index_272            | add  | fabric  | 0       |
|     index_270_fu_14745_p2                              | -    |        | index_270            | sub  | fabric  | 0       |
|     index_269_fu_14735_p2                              | -    |        | index_269            | sub  | fabric  | 0       |
|     index_268_fu_14705_p2                              | -    |        | index_268            | sub  | fabric  | 0       |
|     index_267_fu_14634_p2                              | -    |        | index_267            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U558                 | 3    |        | mul13_23_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U48                 | 2    |        | sum_r_24             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U559                 | 3    |        | mul18_23_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U49                 | 2    |        | sum_i_24             | fadd | fulldsp | 4       |
|     next_mul20_fu_14648_p2                             | -    |        | next_mul20           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U560                 | 3    |        | mul13_24_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U50                 | 2    |        | sum_r_25             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U561                 | 3    |        | mul18_24_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U51                 | 2    |        | sum_i_25             | fadd | fulldsp | 4       |
|     next_mul22_fu_14668_p2                             | -    |        | next_mul22           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U562                 | 3    |        | mul13_25_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U52                 | 2    |        | sum_r_26             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U563                 | 3    |        | mul18_25_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U53                 | 2    |        | sum_i_26             | fadd | fulldsp | 4       |
|     next_mul24_fu_14688_p2                             | -    |        | next_mul24           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U564                 | 3    |        | mul13_26_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U54                 | 2    |        | sum_r_27             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U565                 | 3    |        | mul18_26_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U55                 | 2    |        | sum_i_27             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U566                 | 3    |        | mul13_27_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U56                 | 2    |        | sum_r_28             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U567                 | 3    |        | mul18_27_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U57                 | 2    |        | sum_i_28             | fadd | fulldsp | 4       |
|     next_mul26_fu_14718_p2                             | -    |        | next_mul26           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U568                 | 3    |        | mul13_28_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U58                 | 2    |        | sum_r_29             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U569                 | 3    |        | mul18_28_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U59                 | 2    |        | sum_i_29             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U570                 | 3    |        | mul13_29_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U60                 | 2    |        | sum_r_30             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U571                 | 3    |        | mul18_29_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U61                 | 2    |        | sum_i_30             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U572                 | 3    |        | mul13_30_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U62                 | 2    |        | sum_r_31             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U573                 | 3    |        | mul18_30_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U63                 | 2    |        | sum_i_31             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U574                 | 3    |        | mul13_31_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U64                 | 2    |        | sum_r_32             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U575                 | 3    |        | mul18_31_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U65                 | 2    |        | sum_i_32             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U576                 | 3    |        | mul13_32_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U66                 | 2    |        | sum_r_33             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U577                 | 3    |        | mul18_32_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U67                 | 2    |        | sum_i_33             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U578                 | 3    |        | mul13_33_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U68                 | 2    |        | sum_r_34             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U579                 | 3    |        | mul18_33_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U69                 | 2    |        | sum_i_34             | fadd | fulldsp | 4       |
|     next_mul28_fu_14801_p2                             | -    |        | next_mul28           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U580                 | 3    |        | mul13_34_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U70                 | 2    |        | sum_r_35             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U581                 | 3    |        | mul18_34_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U71                 | 2    |        | sum_i_35             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U582                 | 3    |        | mul13_35_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U72                 | 2    |        | sum_r_36             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U583                 | 3    |        | mul18_35_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U73                 | 2    |        | sum_i_36             | fadd | fulldsp | 4       |
|     next_mul30_fu_14849_p2                             | -    |        | next_mul30           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U584                 | 3    |        | mul13_36_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U74                 | 2    |        | sum_r_37             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U585                 | 3    |        | mul18_36_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U75                 | 2    |        | sum_i_37             | fadd | fulldsp | 4       |
|     next_mul32_fu_14869_p2                             | -    |        | next_mul32           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U586                 | 3    |        | mul13_37_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U76                 | 2    |        | sum_r_38             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U587                 | 3    |        | mul18_37_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U77                 | 2    |        | sum_i_38             | fadd | fulldsp | 4       |
|     next_mul34_fu_14889_p2                             | -    |        | next_mul34           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U588                 | 3    |        | mul13_38_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U78                 | 2    |        | sum_r_39             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U589                 | 3    |        | mul18_38_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U79                 | 2    |        | sum_i_39             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U590                 | 3    |        | mul13_39_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U80                 | 2    |        | sum_r_40             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U591                 | 3    |        | mul18_39_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U81                 | 2    |        | sum_i_40             | fadd | fulldsp | 4       |
|     next_mul36_fu_14937_p2                             | -    |        | next_mul36           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U592                 | 3    |        | mul13_40_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U82                 | 2    |        | sum_r_41             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U593                 | 3    |        | mul18_40_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U83                 | 2    |        | sum_i_41             | fadd | fulldsp | 4       |
|     next_mul38_fu_14957_p2                             | -    |        | next_mul38           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U594                 | 3    |        | mul13_41_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U84                 | 2    |        | sum_r_42             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U595                 | 3    |        | mul18_41_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U85                 | 2    |        | sum_i_42             | fadd | fulldsp | 4       |
|     next_mul40_fu_14977_p2                             | -    |        | next_mul40           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U596                 | 3    |        | mul13_42_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U86                 | 2    |        | sum_r_43             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U597                 | 3    |        | mul18_42_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U87                 | 2    |        | sum_i_43             | fadd | fulldsp | 4       |
|     next_mul42_fu_14997_p2                             | -    |        | next_mul42           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U598                 | 3    |        | mul13_43_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U88                 | 2    |        | sum_r_44             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U599                 | 3    |        | mul18_43_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U89                 | 2    |        | sum_i_44             | fadd | fulldsp | 4       |
|     next_mul44_fu_15017_p2                             | -    |        | next_mul44           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U600                 | 3    |        | mul13_44_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U90                 | 2    |        | sum_r_45             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U601                 | 3    |        | mul18_44_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U91                 | 2    |        | sum_i_45             | fadd | fulldsp | 4       |
|     next_mul46_fu_15037_p2                             | -    |        | next_mul46           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U602                 | 3    |        | mul13_45_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U92                 | 2    |        | sum_r_46             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U603                 | 3    |        | mul18_45_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U93                 | 2    |        | sum_i_46             | fadd | fulldsp | 4       |
|     next_mul48_fu_15057_p2                             | -    |        | next_mul48           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U604                 | 3    |        | mul13_46_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U94                 | 2    |        | sum_r_47             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U605                 | 3    |        | mul18_46_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U95                 | 2    |        | sum_i_47             | fadd | fulldsp | 4       |
|     add_ln31_9_fu_15675_p2                             | -    |        | add_ln31_9           | add  | fabric  | 0       |
|     add_ln31_10_fu_15507_p2                            | -    |        | add_ln31_10          | add  | fabric  | 0       |
|     add_ln31_11_fu_15419_p2                            | -    |        | add_ln31_11          | add  | fabric  | 0       |
|     add_ln31_12_fu_15371_p2                            | -    |        | add_ln31_12          | add  | fabric  | 0       |
|     index_282_fu_15361_p2                              | -    |        | index_282            | add  | fabric  | 0       |
|     index_280_fu_15346_p2                              | -    |        | index_280            | sub  | fabric  | 0       |
|     index_279_fu_15336_p2                              | -    |        | index_279            | sub  | fabric  | 0       |
|     index_278_fu_15306_p2                              | -    |        | index_278            | sub  | fabric  | 0       |
|     index_277_fu_15236_p2                              | -    |        | index_277            | sub  | fabric  | 0       |
|     index_276_fu_15085_p2                              | -    |        | index_276            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U606                 | 3    |        | mul13_47_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U96                 | 2    |        | sum_r_48             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U607                 | 3    |        | mul18_47_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U97                 | 2    |        | sum_i_48             | fadd | fulldsp | 4       |
|     next_mul50_fu_15099_p2                             | -    |        | next_mul50           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U608                 | 3    |        | mul13_48_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U98                 | 2    |        | sum_r_49             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U609                 | 3    |        | mul18_48_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U99                 | 2    |        | sum_i_49             | fadd | fulldsp | 4       |
|     next_mul52_fu_15119_p2                             | -    |        | next_mul52           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U610                 | 3    |        | mul13_49_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U100                | 2    |        | sum_r_50             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U611                 | 3    |        | mul18_49_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U101                | 2    |        | sum_i_50             | fadd | fulldsp | 4       |
|     next_mul54_fu_15139_p2                             | -    |        | next_mul54           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U612                 | 3    |        | mul13_50_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U102                | 2    |        | sum_r_51             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U613                 | 3    |        | mul18_50_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U103                | 2    |        | sum_i_51             | fadd | fulldsp | 4       |
|     next_mul56_fu_15159_p2                             | -    |        | next_mul56           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U614                 | 3    |        | mul13_51_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U104                | 2    |        | sum_r_52             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U615                 | 3    |        | mul18_51_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U105                | 2    |        | sum_i_52             | fadd | fulldsp | 4       |
|     next_mul58_fu_15179_p2                             | -    |        | next_mul58           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U616                 | 3    |        | mul13_52_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U106                | 2    |        | sum_r_53             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U617                 | 3    |        | mul18_52_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U107                | 2    |        | sum_i_53             | fadd | fulldsp | 4       |
|     next_mul60_fu_15199_p2                             | -    |        | next_mul60           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U618                 | 3    |        | mul13_53_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U108                | 2    |        | sum_r_54             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U619                 | 3    |        | mul18_53_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U109                | 2    |        | sum_i_54             | fadd | fulldsp | 4       |
|     next_mul62_fu_15219_p2                             | -    |        | next_mul62           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U620                 | 3    |        | mul13_54_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U110                | 2    |        | sum_r_55             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U621                 | 3    |        | mul18_54_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U111                | 2    |        | sum_i_55             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U622                 | 3    |        | mul13_55_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U112                | 2    |        | sum_r_56             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U623                 | 3    |        | mul18_55_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U113                | 2    |        | sum_i_56             | fadd | fulldsp | 4       |
|     next_mul64_fu_15249_p2                             | -    |        | next_mul64           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U624                 | 3    |        | mul13_56_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U114                | 2    |        | sum_r_57             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U625                 | 3    |        | mul18_56_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U115                | 2    |        | sum_i_57             | fadd | fulldsp | 4       |
|     next_mul66_fu_15269_p2                             | -    |        | next_mul66           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U626                 | 3    |        | mul13_57_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U116                | 2    |        | sum_r_58             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U627                 | 3    |        | mul18_57_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U117                | 2    |        | sum_i_58             | fadd | fulldsp | 4       |
|     next_mul68_fu_15289_p2                             | -    |        | next_mul68           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U628                 | 3    |        | mul13_58_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U118                | 2    |        | sum_r_59             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U629                 | 3    |        | mul18_58_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U119                | 2    |        | sum_i_59             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U630                 | 3    |        | mul13_59_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U120                | 2    |        | sum_r_60             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U631                 | 3    |        | mul18_59_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U121                | 2    |        | sum_i_60             | fadd | fulldsp | 4       |
|     next_mul70_fu_15319_p2                             | -    |        | next_mul70           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U632                 | 3    |        | mul13_60_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U122                | 2    |        | sum_r_61             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U633                 | 3    |        | mul18_60_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U123                | 2    |        | sum_i_61             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U634                 | 3    |        | mul13_61_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U124                | 2    |        | sum_r_62             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U635                 | 3    |        | mul18_61_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U125                | 2    |        | sum_i_62             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U636                 | 3    |        | mul13_62_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U126                | 2    |        | sum_r_63             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U637                 | 3    |        | mul18_62_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U127                | 2    |        | sum_i_63             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U638                 | 3    |        | mul13_63_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U128                | 2    |        | sum_r_64             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U639                 | 3    |        | mul18_63_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U129                | 2    |        | sum_i_64             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U640                 | 3    |        | mul13_64_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U130                | 2    |        | sum_r_65             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U641                 | 3    |        | mul18_64_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U131                | 2    |        | sum_i_65             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U642                 | 3    |        | mul13_65_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U132                | 2    |        | sum_r_66             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U643                 | 3    |        | mul18_65_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U133                | 2    |        | sum_i_66             | fadd | fulldsp | 4       |
|     next_mul72_fu_15402_p2                             | -    |        | next_mul72           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U644                 | 3    |        | mul13_66_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U134                | 2    |        | sum_r_67             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U645                 | 3    |        | mul18_66_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U135                | 2    |        | sum_i_67             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U646                 | 3    |        | mul13_67_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U136                | 2    |        | sum_r_68             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U647                 | 3    |        | mul18_67_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U137                | 2    |        | sum_i_68             | fadd | fulldsp | 4       |
|     next_mul74_fu_15450_p2                             | -    |        | next_mul74           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U648                 | 3    |        | mul13_68_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U138                | 2    |        | sum_r_69             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U649                 | 3    |        | mul18_68_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U139                | 2    |        | sum_i_69             | fadd | fulldsp | 4       |
|     next_mul76_fu_15470_p2                             | -    |        | next_mul76           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U650                 | 3    |        | mul13_69_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U140                | 2    |        | sum_r_70             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U651                 | 3    |        | mul18_69_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U141                | 2    |        | sum_i_70             | fadd | fulldsp | 4       |
|     next_mul78_fu_15490_p2                             | -    |        | next_mul78           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U652                 | 3    |        | mul13_70_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U142                | 2    |        | sum_r_71             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U653                 | 3    |        | mul18_70_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U143                | 2    |        | sum_i_71             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U654                 | 3    |        | mul13_71_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U144                | 2    |        | sum_r_72             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U655                 | 3    |        | mul18_71_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U145                | 2    |        | sum_i_72             | fadd | fulldsp | 4       |
|     next_mul80_fu_15538_p2                             | -    |        | next_mul80           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U656                 | 3    |        | mul13_72_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U146                | 2    |        | sum_r_73             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U657                 | 3    |        | mul18_72_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U147                | 2    |        | sum_i_73             | fadd | fulldsp | 4       |
|     next_mul82_fu_15558_p2                             | -    |        | next_mul82           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U658                 | 3    |        | mul13_73_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U148                | 2    |        | sum_r_74             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U659                 | 3    |        | mul18_73_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U149                | 2    |        | sum_i_74             | fadd | fulldsp | 4       |
|     next_mul84_fu_15578_p2                             | -    |        | next_mul84           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U660                 | 3    |        | mul13_74_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U150                | 2    |        | sum_r_75             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U661                 | 3    |        | mul18_74_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U151                | 2    |        | sum_i_75             | fadd | fulldsp | 4       |
|     next_mul86_fu_15598_p2                             | -    |        | next_mul86           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U662                 | 3    |        | mul13_75_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U152                | 2    |        | sum_r_76             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U663                 | 3    |        | mul18_75_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U153                | 2    |        | sum_i_76             | fadd | fulldsp | 4       |
|     next_mul88_fu_15618_p2                             | -    |        | next_mul88           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U664                 | 3    |        | mul13_76_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U154                | 2    |        | sum_r_77             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U665                 | 3    |        | mul18_76_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U155                | 2    |        | sum_i_77             | fadd | fulldsp | 4       |
|     next_mul90_fu_15638_p2                             | -    |        | next_mul90           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U666                 | 3    |        | mul13_77_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U156                | 2    |        | sum_r_78             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U667                 | 3    |        | mul18_77_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U157                | 2    |        | sum_i_78             | fadd | fulldsp | 4       |
|     next_mul92_fu_15658_p2                             | -    |        | next_mul92           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U668                 | 3    |        | mul13_78_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U158                | 2    |        | sum_r_79             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U669                 | 3    |        | mul18_78_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U159                | 2    |        | sum_i_79             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U670                 | 3    |        | mul13_79_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U160                | 2    |        | sum_r_80             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U671                 | 3    |        | mul18_79_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U161                | 2    |        | sum_i_80             | fadd | fulldsp | 4       |
|     next_mul94_fu_15706_p2                             | -    |        | next_mul94           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U672                 | 3    |        | mul13_80_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U162                | 2    |        | sum_r_81             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U673                 | 3    |        | mul18_80_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U163                | 2    |        | sum_i_81             | fadd | fulldsp | 4       |
|     next_mul96_fu_15726_p2                             | -    |        | next_mul96           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U674                 | 3    |        | mul13_81_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U164                | 2    |        | sum_r_82             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U675                 | 3    |        | mul18_81_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U165                | 2    |        | sum_i_82             | fadd | fulldsp | 4       |
|     next_mul98_fu_15746_p2                             | -    |        | next_mul98           | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U676                 | 3    |        | mul13_82_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U166                | 2    |        | sum_r_83             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U677                 | 3    |        | mul18_82_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U167                | 2    |        | sum_i_83             | fadd | fulldsp | 4       |
|     next_mul100_fu_15766_p2                            | -    |        | next_mul100          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U678                 | 3    |        | mul13_83_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U168                | 2    |        | sum_r_84             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U679                 | 3    |        | mul18_83_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U169                | 2    |        | sum_i_84             | fadd | fulldsp | 4       |
|     next_mul102_fu_15786_p2                            | -    |        | next_mul102          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U680                 | 3    |        | mul13_84_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U170                | 2    |        | sum_r_85             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U681                 | 3    |        | mul18_84_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U171                | 2    |        | sum_i_85             | fadd | fulldsp | 4       |
|     next_mul104_fu_15806_p2                            | -    |        | next_mul104          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U682                 | 3    |        | mul13_85_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U172                | 2    |        | sum_r_86             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U683                 | 3    |        | mul18_85_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U173                | 2    |        | sum_i_86             | fadd | fulldsp | 4       |
|     next_mul106_fu_15826_p2                            | -    |        | next_mul106          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U684                 | 3    |        | mul13_86_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U174                | 2    |        | sum_r_87             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U685                 | 3    |        | mul18_86_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U175                | 2    |        | sum_i_87             | fadd | fulldsp | 4       |
|     next_mul108_fu_15846_p2                            | -    |        | next_mul108          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U686                 | 3    |        | mul13_87_i           | fmul | maxdsp  | 3       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U687                 | 3    |        | mul18_87_i           | fmul | maxdsp  | 3       |
|     next_mul110_fu_15866_p2                            | -    |        | next_mul110          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U688                 | 3    |        | mul13_88_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U178                | 2    |        | sum_r_89             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U689                 | 3    |        | mul18_88_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U179                | 2    |        | sum_i_89             | fadd | fulldsp | 4       |
|     next_mul112_fu_15886_p2                            | -    |        | next_mul112          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U690                 | 3    |        | mul13_89_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U180                | 2    |        | sum_r_90             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U691                 | 3    |        | mul18_89_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U181                | 2    |        | sum_i_90             | fadd | fulldsp | 4       |
|     next_mul114_fu_15906_p2                            | -    |        | next_mul114          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U692                 | 3    |        | mul13_90_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U182                | 2    |        | sum_r_91             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U693                 | 3    |        | mul18_90_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U183                | 2    |        | sum_i_91             | fadd | fulldsp | 4       |
|     next_mul116_fu_15926_p2                            | -    |        | next_mul116          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U694                 | 3    |        | mul13_91_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U184                | 2    |        | sum_r_92             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U695                 | 3    |        | mul18_91_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U185                | 2    |        | sum_i_92             | fadd | fulldsp | 4       |
|     next_mul118_fu_15946_p2                            | -    |        | next_mul118          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U696                 | 3    |        | mul13_92_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U186                | 2    |        | sum_r_93             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U697                 | 3    |        | mul18_92_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U187                | 2    |        | sum_i_93             | fadd | fulldsp | 4       |
|     next_mul120_fu_15966_p2                            | -    |        | next_mul120          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U698                 | 3    |        | mul13_93_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U188                | 2    |        | sum_r_94             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U699                 | 3    |        | mul18_93_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U189                | 2    |        | sum_i_94             | fadd | fulldsp | 4       |
|     next_mul122_fu_15986_p2                            | -    |        | next_mul122          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U700                 | 3    |        | mul13_94_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U190                | 2    |        | sum_r_95             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U701                 | 3    |        | mul18_94_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U191                | 2    |        | sum_i_95             | fadd | fulldsp | 4       |
|     add_ln31_14_fu_16746_p2                            | -    |        | add_ln31_14          | add  | fabric  | 0       |
|     add_ln31_15_fu_16750_p2                            | -    |        | add_ln31_15          | add  | fabric  | 0       |
|     add_ln31_16_fu_16754_p2                            | -    |        | add_ln31_16          | add  | fabric  | 0       |
|     add_ln31_17_fu_16658_p2                            | -    |        | add_ln31_17          | add  | fabric  | 0       |
|     add_ln31_18_fu_16610_p2                            | -    |        | add_ln31_18          | add  | fabric  | 0       |
|     index_294_fu_16600_p2                              | -    |        | index_294            | add  | fabric  | 0       |
|     index_292_fu_16585_p2                              | -    |        | index_292            | sub  | fabric  | 0       |
|     index_291_fu_16575_p2                              | -    |        | index_291            | sub  | fabric  | 0       |
|     index_290_fu_16545_p2                              | -    |        | index_290            | sub  | fabric  | 0       |
|     index_289_fu_16475_p2                              | -    |        | index_289            | sub  | fabric  | 0       |
|     index_288_fu_16325_p2                              | -    |        | index_288            | sub  | fabric  | 0       |
|     index_287_fu_16014_p2                              | -    |        | index_287            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U702                 | 3    |        | mul13_95_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U192                | 2    |        | sum_r_96             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U703                 | 3    |        | mul18_95_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U193                | 2    |        | sum_i_96             | fadd | fulldsp | 4       |
|     next_mul124_fu_16028_p2                            | -    |        | next_mul124          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U704                 | 3    |        | mul13_96_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U194                | 2    |        | sum_r_97             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U705                 | 3    |        | mul18_96_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U195                | 2    |        | sum_i_97             | fadd | fulldsp | 4       |
|     next_mul126_fu_16048_p2                            | -    |        | next_mul126          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U706                 | 3    |        | mul13_97_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U196                | 2    |        | sum_r_98             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U707                 | 3    |        | mul18_97_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U197                | 2    |        | sum_i_98             | fadd | fulldsp | 4       |
|     next_mul128_fu_16068_p2                            | -    |        | next_mul128          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U708                 | 3    |        | mul13_98_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U198                | 2    |        | sum_r_99             | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U709                 | 3    |        | mul18_98_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U199                | 2    |        | sum_i_99             | fadd | fulldsp | 4       |
|     next_mul130_fu_16088_p2                            | -    |        | next_mul130          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U710                 | 3    |        | mul13_99_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U200                | 2    |        | sum_r_100            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U711                 | 3    |        | mul18_99_i           | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U201                | 2    |        | sum_i_100            | fadd | fulldsp | 4       |
|     next_mul132_fu_16108_p2                            | -    |        | next_mul132          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U712                 | 3    |        | mul13_100_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U202                | 2    |        | sum_r_101            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U713                 | 3    |        | mul18_100_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U203                | 2    |        | sum_i_101            | fadd | fulldsp | 4       |
|     next_mul134_fu_16128_p2                            | -    |        | next_mul134          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U714                 | 3    |        | mul13_101_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U204                | 2    |        | sum_r_102            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U715                 | 3    |        | mul18_101_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U205                | 2    |        | sum_i_102            | fadd | fulldsp | 4       |
|     next_mul136_fu_16148_p2                            | -    |        | next_mul136          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U716                 | 3    |        | mul13_102_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U206                | 2    |        | sum_r_103            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U717                 | 3    |        | mul18_102_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U207                | 2    |        | sum_i_103            | fadd | fulldsp | 4       |
|     next_mul138_fu_16168_p2                            | -    |        | next_mul138          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U718                 | 3    |        | mul13_103_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U208                | 2    |        | sum_r_104            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U719                 | 3    |        | mul18_103_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U209                | 2    |        | sum_i_104            | fadd | fulldsp | 4       |
|     next_mul140_fu_16188_p2                            | -    |        | next_mul140          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U720                 | 3    |        | mul13_104_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U210                | 2    |        | sum_r_105            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U721                 | 3    |        | mul18_104_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U211                | 2    |        | sum_i_105            | fadd | fulldsp | 4       |
|     next_mul142_fu_16208_p2                            | -    |        | next_mul142          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U722                 | 3    |        | mul13_105_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U212                | 2    |        | sum_r_106            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U723                 | 3    |        | mul18_105_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U213                | 2    |        | sum_i_106            | fadd | fulldsp | 4       |
|     next_mul144_fu_16228_p2                            | -    |        | next_mul144          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U724                 | 3    |        | mul13_106_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U214                | 2    |        | sum_r_107            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U725                 | 3    |        | mul18_106_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U215                | 2    |        | sum_i_107            | fadd | fulldsp | 4       |
|     next_mul146_fu_16248_p2                            | -    |        | next_mul146          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U726                 | 3    |        | mul13_107_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U216                | 2    |        | sum_r_108            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U727                 | 3    |        | mul18_107_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U217                | 2    |        | sum_i_108            | fadd | fulldsp | 4       |
|     next_mul148_fu_16268_p2                            | -    |        | next_mul148          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U728                 | 3    |        | mul13_108_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U218                | 2    |        | sum_r_109            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U729                 | 3    |        | mul18_108_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U219                | 2    |        | sum_i_109            | fadd | fulldsp | 4       |
|     next_mul150_fu_16288_p2                            | -    |        | next_mul150          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U730                 | 3    |        | mul13_109_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U220                | 2    |        | sum_r_110            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U731                 | 3    |        | mul18_109_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U221                | 2    |        | sum_i_110            | fadd | fulldsp | 4       |
|     next_mul152_fu_16308_p2                            | -    |        | next_mul152          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U732                 | 3    |        | mul13_110_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U222                | 2    |        | sum_r_111            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U733                 | 3    |        | mul18_110_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U223                | 2    |        | sum_i_111            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U734                 | 3    |        | mul13_111_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U224                | 2    |        | sum_r_112            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U735                 | 3    |        | mul18_111_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U225                | 2    |        | sum_i_112            | fadd | fulldsp | 4       |
|     next_mul154_fu_16338_p2                            | -    |        | next_mul154          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U736                 | 3    |        | mul13_112_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U226                | 2    |        | sum_r_113            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U737                 | 3    |        | mul18_112_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U227                | 2    |        | sum_i_113            | fadd | fulldsp | 4       |
|     next_mul156_fu_16358_p2                            | -    |        | next_mul156          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U738                 | 3    |        | mul13_113_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U228                | 2    |        | sum_r_114            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U739                 | 3    |        | mul18_113_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U229                | 2    |        | sum_i_114            | fadd | fulldsp | 4       |
|     next_mul158_fu_16378_p2                            | -    |        | next_mul158          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U740                 | 3    |        | mul13_114_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U230                | 2    |        | sum_r_115            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U741                 | 3    |        | mul18_114_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U231                | 2    |        | sum_i_115            | fadd | fulldsp | 4       |
|     next_mul160_fu_16398_p2                            | -    |        | next_mul160          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U742                 | 3    |        | mul13_115_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U232                | 2    |        | sum_r_116            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U743                 | 3    |        | mul18_115_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U233                | 2    |        | sum_i_116            | fadd | fulldsp | 4       |
|     next_mul162_fu_16418_p2                            | -    |        | next_mul162          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U744                 | 3    |        | mul13_116_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U234                | 2    |        | sum_r_117            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U745                 | 3    |        | mul18_116_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U235                | 2    |        | sum_i_117            | fadd | fulldsp | 4       |
|     next_mul164_fu_16438_p2                            | -    |        | next_mul164          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U746                 | 3    |        | mul13_117_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U236                | 2    |        | sum_r_118            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U747                 | 3    |        | mul18_117_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U237                | 2    |        | sum_i_118            | fadd | fulldsp | 4       |
|     next_mul166_fu_16458_p2                            | -    |        | next_mul166          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U748                 | 3    |        | mul13_118_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U238                | 2    |        | sum_r_119            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U749                 | 3    |        | mul18_118_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U239                | 2    |        | sum_i_119            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U750                 | 3    |        | mul13_119_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U240                | 2    |        | sum_r_120            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U751                 | 3    |        | mul18_119_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U241                | 2    |        | sum_i_120            | fadd | fulldsp | 4       |
|     next_mul168_fu_16488_p2                            | -    |        | next_mul168          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U752                 | 3    |        | mul13_120_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U242                | 2    |        | sum_r_121            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U753                 | 3    |        | mul18_120_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U243                | 2    |        | sum_i_121            | fadd | fulldsp | 4       |
|     next_mul170_fu_16508_p2                            | -    |        | next_mul170          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U754                 | 3    |        | mul13_121_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U244                | 2    |        | sum_r_122            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U755                 | 3    |        | mul18_121_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U245                | 2    |        | sum_i_122            | fadd | fulldsp | 4       |
|     next_mul172_fu_16528_p2                            | -    |        | next_mul172          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U756                 | 3    |        | mul13_122_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U246                | 2    |        | sum_r_123            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U757                 | 3    |        | mul18_122_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U247                | 2    |        | sum_i_123            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U758                 | 3    |        | mul13_123_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U248                | 2    |        | sum_r_124            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U759                 | 3    |        | mul18_123_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U249                | 2    |        | sum_i_124            | fadd | fulldsp | 4       |
|     next_mul174_fu_16558_p2                            | -    |        | next_mul174          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U760                 | 3    |        | mul13_124_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U250                | 2    |        | sum_r_125            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U761                 | 3    |        | mul18_124_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U251                | 2    |        | sum_i_125            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U762                 | 3    |        | mul13_125_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U252                | 2    |        | sum_r_126            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U763                 | 3    |        | mul18_125_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U253                | 2    |        | sum_i_126            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U764                 | 3    |        | mul13_126_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U254                | 2    |        | sum_r_127            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U765                 | 3    |        | mul18_126_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U255                | 2    |        | sum_i_127            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U766                 | 3    |        | mul13_127_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U256                | 2    |        | sum_r_128            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U767                 | 3    |        | mul18_127_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U257                | 2    |        | sum_i_128            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U768                 | 3    |        | mul13_128_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U258                | 2    |        | sum_r_129            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U769                 | 3    |        | mul18_128_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U259                | 2    |        | sum_i_129            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U770                 | 3    |        | mul13_129_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U260                | 2    |        | sum_r_130            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U771                 | 3    |        | mul18_129_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U261                | 2    |        | sum_i_130            | fadd | fulldsp | 4       |
|     next_mul176_fu_16641_p2                            | -    |        | next_mul176          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U772                 | 3    |        | mul13_130_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U262                | 2    |        | sum_r_131            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U773                 | 3    |        | mul18_130_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U263                | 2    |        | sum_i_131            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U774                 | 3    |        | mul13_131_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U264                | 2    |        | sum_r_132            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U775                 | 3    |        | mul18_131_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U265                | 2    |        | sum_i_132            | fadd | fulldsp | 4       |
|     next_mul178_fu_16689_p2                            | -    |        | next_mul178          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U776                 | 3    |        | mul13_132_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U266                | 2    |        | sum_r_133            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U777                 | 3    |        | mul18_132_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U267                | 2    |        | sum_i_133            | fadd | fulldsp | 4       |
|     next_mul180_fu_16709_p2                            | -    |        | next_mul180          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U778                 | 3    |        | mul13_133_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U268                | 2    |        | sum_r_134            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U779                 | 3    |        | mul18_133_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U269                | 2    |        | sum_i_134            | fadd | fulldsp | 4       |
|     next_mul182_fu_16729_p2                            | -    |        | next_mul182          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U780                 | 3    |        | mul13_134_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U270                | 2    |        | sum_r_135            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U781                 | 3    |        | mul18_134_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U271                | 2    |        | sum_i_135            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U782                 | 3    |        | mul13_135_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U272                | 2    |        | sum_r_136            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U783                 | 3    |        | mul18_135_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U273                | 2    |        | sum_i_136            | fadd | fulldsp | 4       |
|     next_mul184_fu_16805_p2                            | -    |        | next_mul184          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U784                 | 3    |        | mul13_136_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U274                | 2    |        | sum_r_137            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U785                 | 3    |        | mul18_136_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U275                | 2    |        | sum_i_137            | fadd | fulldsp | 4       |
|     next_mul186_fu_16825_p2                            | -    |        | next_mul186          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U786                 | 3    |        | mul13_137_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U276                | 2    |        | sum_r_138            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U787                 | 3    |        | mul18_137_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U277                | 2    |        | sum_i_138            | fadd | fulldsp | 4       |
|     next_mul188_fu_16845_p2                            | -    |        | next_mul188          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U788                 | 3    |        | mul13_138_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U278                | 2    |        | sum_r_139            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U789                 | 3    |        | mul18_138_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U279                | 2    |        | sum_i_139            | fadd | fulldsp | 4       |
|     next_mul190_fu_16865_p2                            | -    |        | next_mul190          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U790                 | 3    |        | mul13_139_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U280                | 2    |        | sum_r_140            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U791                 | 3    |        | mul18_139_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U281                | 2    |        | sum_i_140            | fadd | fulldsp | 4       |
|     next_mul192_fu_16885_p2                            | -    |        | next_mul192          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U792                 | 3    |        | mul13_140_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U282                | 2    |        | sum_r_141            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U793                 | 3    |        | mul18_140_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U283                | 2    |        | sum_i_141            | fadd | fulldsp | 4       |
|     next_mul194_fu_16905_p2                            | -    |        | next_mul194          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U794                 | 3    |        | mul13_141_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U284                | 2    |        | sum_r_142            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U795                 | 3    |        | mul18_141_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U285                | 2    |        | sum_i_142            | fadd | fulldsp | 4       |
|     next_mul196_fu_16925_p2                            | -    |        | next_mul196          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U796                 | 3    |        | mul13_142_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U286                | 2    |        | sum_r_143            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U797                 | 3    |        | mul18_142_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U287                | 2    |        | sum_i_143            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U798                 | 3    |        | mul13_143_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U288                | 2    |        | sum_r_144            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U799                 | 3    |        | mul18_143_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U289                | 2    |        | sum_i_144            | fadd | fulldsp | 4       |
|     next_mul198_fu_16958_p2                            | -    |        | next_mul198          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U800                 | 3    |        | mul13_144_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U290                | 2    |        | sum_r_145            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U801                 | 3    |        | mul18_144_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U291                | 2    |        | sum_i_145            | fadd | fulldsp | 4       |
|     next_mul200_fu_16978_p2                            | -    |        | next_mul200          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U802                 | 3    |        | mul13_145_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U292                | 2    |        | sum_r_146            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U803                 | 3    |        | mul18_145_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U293                | 2    |        | sum_i_146            | fadd | fulldsp | 4       |
|     next_mul202_fu_16998_p2                            | -    |        | next_mul202          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U804                 | 3    |        | mul13_146_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U294                | 2    |        | sum_r_147            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U805                 | 3    |        | mul18_146_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U295                | 2    |        | sum_i_147            | fadd | fulldsp | 4       |
|     next_mul204_fu_17018_p2                            | -    |        | next_mul204          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U806                 | 3    |        | mul13_147_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U296                | 2    |        | sum_r_148            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U807                 | 3    |        | mul18_147_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U297                | 2    |        | sum_i_148            | fadd | fulldsp | 4       |
|     next_mul206_fu_17038_p2                            | -    |        | next_mul206          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U808                 | 3    |        | mul13_148_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U298                | 2    |        | sum_r_149            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U809                 | 3    |        | mul18_148_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U299                | 2    |        | sum_i_149            | fadd | fulldsp | 4       |
|     next_mul208_fu_17058_p2                            | -    |        | next_mul208          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U810                 | 3    |        | mul13_149_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U300                | 2    |        | sum_r_150            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U811                 | 3    |        | mul18_149_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U301                | 2    |        | sum_i_150            | fadd | fulldsp | 4       |
|     next_mul210_fu_17078_p2                            | -    |        | next_mul210          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U812                 | 3    |        | mul13_150_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U302                | 2    |        | sum_r_151            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U813                 | 3    |        | mul18_150_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U303                | 2    |        | sum_i_151            | fadd | fulldsp | 4       |
|     next_mul212_fu_17098_p2                            | -    |        | next_mul212          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U814                 | 3    |        | mul13_151_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U304                | 2    |        | sum_r_152            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U815                 | 3    |        | mul18_151_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U305                | 2    |        | sum_i_152            | fadd | fulldsp | 4       |
|     next_mul214_fu_17118_p2                            | -    |        | next_mul214          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U816                 | 3    |        | mul13_152_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U306                | 2    |        | sum_r_153            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U817                 | 3    |        | mul18_152_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U307                | 2    |        | sum_i_153            | fadd | fulldsp | 4       |
|     next_mul216_fu_17138_p2                            | -    |        | next_mul216          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U818                 | 3    |        | mul13_153_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U308                | 2    |        | sum_r_154            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U819                 | 3    |        | mul18_153_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U309                | 2    |        | sum_i_154            | fadd | fulldsp | 4       |
|     next_mul218_fu_17158_p2                            | -    |        | next_mul218          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U820                 | 3    |        | mul13_154_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U310                | 2    |        | sum_r_155            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U821                 | 3    |        | mul18_154_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U311                | 2    |        | sum_i_155            | fadd | fulldsp | 4       |
|     next_mul220_fu_17178_p2                            | -    |        | next_mul220          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U822                 | 3    |        | mul13_155_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U312                | 2    |        | sum_r_156            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U823                 | 3    |        | mul18_155_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U313                | 2    |        | sum_i_156            | fadd | fulldsp | 4       |
|     next_mul222_fu_17198_p2                            | -    |        | next_mul222          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U824                 | 3    |        | mul13_156_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U314                | 2    |        | sum_r_157            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U825                 | 3    |        | mul18_156_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U315                | 2    |        | sum_i_157            | fadd | fulldsp | 4       |
|     next_mul224_fu_17218_p2                            | -    |        | next_mul224          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U826                 | 3    |        | mul13_157_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U316                | 2    |        | sum_r_158            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U827                 | 3    |        | mul18_157_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U317                | 2    |        | sum_i_158            | fadd | fulldsp | 4       |
|     next_mul226_fu_17238_p2                            | -    |        | next_mul226          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U828                 | 3    |        | mul13_158_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U318                | 2    |        | sum_r_159            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U829                 | 3    |        | mul18_158_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U319                | 2    |        | sum_i_159            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U830                 | 3    |        | mul13_159_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U320                | 2    |        | sum_r_160            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U831                 | 3    |        | mul18_159_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U321                | 2    |        | sum_i_160            | fadd | fulldsp | 4       |
|     next_mul228_fu_17271_p2                            | -    |        | next_mul228          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U832                 | 3    |        | mul13_160_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U322                | 2    |        | sum_r_161            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U833                 | 3    |        | mul18_160_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U323                | 2    |        | sum_i_161            | fadd | fulldsp | 4       |
|     next_mul230_fu_17291_p2                            | -    |        | next_mul230          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U834                 | 3    |        | mul13_161_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U324                | 2    |        | sum_r_162            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U835                 | 3    |        | mul18_161_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U325                | 2    |        | sum_i_162            | fadd | fulldsp | 4       |
|     next_mul232_fu_17311_p2                            | -    |        | next_mul232          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U836                 | 3    |        | mul13_162_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U326                | 2    |        | sum_r_163            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U837                 | 3    |        | mul18_162_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U327                | 2    |        | sum_i_163            | fadd | fulldsp | 4       |
|     next_mul234_fu_17331_p2                            | -    |        | next_mul234          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U838                 | 3    |        | mul13_163_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U328                | 2    |        | sum_r_164            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U839                 | 3    |        | mul18_163_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U329                | 2    |        | sum_i_164            | fadd | fulldsp | 4       |
|     next_mul236_fu_17351_p2                            | -    |        | next_mul236          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U840                 | 3    |        | mul13_164_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U330                | 2    |        | sum_r_165            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U841                 | 3    |        | mul18_164_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U331                | 2    |        | sum_i_165            | fadd | fulldsp | 4       |
|     next_mul238_fu_17371_p2                            | -    |        | next_mul238          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U842                 | 3    |        | mul13_165_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U332                | 2    |        | sum_r_166            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U843                 | 3    |        | mul18_165_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U333                | 2    |        | sum_i_166            | fadd | fulldsp | 4       |
|     next_mul240_fu_17391_p2                            | -    |        | next_mul240          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U844                 | 3    |        | mul13_166_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U334                | 2    |        | sum_r_167            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U845                 | 3    |        | mul18_166_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U335                | 2    |        | sum_i_167            | fadd | fulldsp | 4       |
|     next_mul242_fu_17411_p2                            | -    |        | next_mul242          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U846                 | 3    |        | mul13_167_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U336                | 2    |        | sum_r_168            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U847                 | 3    |        | mul18_167_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U337                | 2    |        | sum_i_168            | fadd | fulldsp | 4       |
|     next_mul244_fu_17431_p2                            | -    |        | next_mul244          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U848                 | 3    |        | mul13_168_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U338                | 2    |        | sum_r_169            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U849                 | 3    |        | mul18_168_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U339                | 2    |        | sum_i_169            | fadd | fulldsp | 4       |
|     next_mul246_fu_17451_p2                            | -    |        | next_mul246          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U850                 | 3    |        | mul13_169_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U340                | 2    |        | sum_r_170            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U851                 | 3    |        | mul18_169_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U341                | 2    |        | sum_i_170            | fadd | fulldsp | 4       |
|     next_mul248_fu_17471_p2                            | -    |        | next_mul248          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U852                 | 3    |        | mul13_170_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U342                | 2    |        | sum_r_171            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U853                 | 3    |        | mul18_170_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U343                | 2    |        | sum_i_171            | fadd | fulldsp | 4       |
|     next_mul250_fu_17491_p2                            | -    |        | next_mul250          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U854                 | 3    |        | mul13_171_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U344                | 2    |        | sum_r_172            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U855                 | 3    |        | mul18_171_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U345                | 2    |        | sum_i_172            | fadd | fulldsp | 4       |
|     next_mul252_fu_17511_p2                            | -    |        | next_mul252          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U856                 | 3    |        | mul13_172_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U346                | 2    |        | sum_r_173            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U857                 | 3    |        | mul18_172_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U347                | 2    |        | sum_i_173            | fadd | fulldsp | 4       |
|     next_mul254_fu_17531_p2                            | -    |        | next_mul254          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U858                 | 3    |        | mul13_173_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U348                | 2    |        | sum_r_174            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U859                 | 3    |        | mul18_173_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U349                | 2    |        | sum_i_174            | fadd | fulldsp | 4       |
|     next_mul256_fu_17551_p2                            | -    |        | next_mul256          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U860                 | 3    |        | mul13_174_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U350                | 2    |        | sum_r_175            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U861                 | 3    |        | mul18_174_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U351                | 2    |        | sum_i_175            | fadd | fulldsp | 4       |
|     index_191_fu_17568_p2                              | -    |        | index_191            | sub  | fabric  | 0       |
|     index_175_fu_17573_p2                              | -    |        | index_175            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U862                 | 3    |        | mul13_175_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U352                | 2    |        | sum_r_176            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U863                 | 3    |        | mul18_175_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U353                | 2    |        | sum_i_176            | fadd | fulldsp | 4       |
|     next_mul258_fu_17587_p2                            | -    |        | next_mul258          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U864                 | 3    |        | mul13_176_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U354                | 2    |        | sum_r_177            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U865                 | 3    |        | mul18_176_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U355                | 2    |        | sum_i_177            | fadd | fulldsp | 4       |
|     next_mul260_fu_17607_p2                            | -    |        | next_mul260          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U866                 | 3    |        | mul13_177_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U356                | 2    |        | sum_r_178            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U867                 | 3    |        | mul18_177_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U357                | 2    |        | sum_i_178            | fadd | fulldsp | 4       |
|     next_mul262_fu_17627_p2                            | -    |        | next_mul262          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U868                 | 3    |        | mul13_178_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U358                | 2    |        | sum_r_179            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U869                 | 3    |        | mul18_178_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U359                | 2    |        | sum_i_179            | fadd | fulldsp | 4       |
|     next_mul264_fu_17647_p2                            | -    |        | next_mul264          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U870                 | 3    |        | mul13_179_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U360                | 2    |        | sum_r_180            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U871                 | 3    |        | mul18_179_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U361                | 2    |        | sum_i_180            | fadd | fulldsp | 4       |
|     next_mul266_fu_17667_p2                            | -    |        | next_mul266          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U872                 | 3    |        | mul13_180_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U362                | 2    |        | sum_r_181            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U873                 | 3    |        | mul18_180_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U363                | 2    |        | sum_i_181            | fadd | fulldsp | 4       |
|     next_mul268_fu_17687_p2                            | -    |        | next_mul268          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U874                 | 3    |        | mul13_181_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U364                | 2    |        | sum_r_182            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U875                 | 3    |        | mul18_181_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U365                | 2    |        | sum_i_182            | fadd | fulldsp | 4       |
|     next_mul270_fu_17707_p2                            | -    |        | next_mul270          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U876                 | 3    |        | mul13_182_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U366                | 2    |        | sum_r_183            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U877                 | 3    |        | mul18_182_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U367                | 2    |        | sum_i_183            | fadd | fulldsp | 4       |
|     index_183_fu_17724_p2                              | -    |        | index_183            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U878                 | 3    |        | mul13_183_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U368                | 2    |        | sum_r_184            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U879                 | 3    |        | mul18_183_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U369                | 2    |        | sum_i_184            | fadd | fulldsp | 4       |
|     next_mul272_fu_17737_p2                            | -    |        | next_mul272          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U880                 | 3    |        | mul13_184_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U370                | 2    |        | sum_r_185            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U881                 | 3    |        | mul18_184_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U371                | 2    |        | sum_i_185            | fadd | fulldsp | 4       |
|     next_mul274_fu_17757_p2                            | -    |        | next_mul274          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U882                 | 3    |        | mul13_185_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U372                | 2    |        | sum_r_186            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U883                 | 3    |        | mul18_185_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U373                | 2    |        | sum_i_186            | fadd | fulldsp | 4       |
|     next_mul276_fu_17777_p2                            | -    |        | next_mul276          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U884                 | 3    |        | mul13_186_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U374                | 2    |        | sum_r_187            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U885                 | 3    |        | mul18_186_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U375                | 2    |        | sum_i_187            | fadd | fulldsp | 4       |
|     index_187_fu_17794_p2                              | -    |        | index_187            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U886                 | 3    |        | mul13_187_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U376                | 2    |        | sum_r_188            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U887                 | 3    |        | mul18_187_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U377                | 2    |        | sum_i_188            | fadd | fulldsp | 4       |
|     next_mul278_fu_17807_p2                            | -    |        | next_mul278          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U888                 | 3    |        | mul13_188_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U378                | 2    |        | sum_r_189            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U889                 | 3    |        | mul18_188_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U379                | 2    |        | sum_i_189            | fadd | fulldsp | 4       |
|     index_189_fu_17824_p2                              | -    |        | index_189            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U890                 | 3    |        | mul13_189_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U380                | 2    |        | sum_r_190            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U891                 | 3    |        | mul18_189_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U381                | 2    |        | sum_i_190            | fadd | fulldsp | 4       |
|     index_190_fu_17834_p2                              | -    |        | index_190            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U892                 | 3    |        | mul13_190_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U382                | 2    |        | sum_r_191            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U893                 | 3    |        | mul18_190_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U383                | 2    |        | sum_i_191            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U894                 | 3    |        | mul13_191_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U384                | 2    |        | sum_r_192            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U895                 | 3    |        | mul18_191_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U385                | 2    |        | sum_i_192            | fadd | fulldsp | 4       |
|     index_192_fu_17849_p2                              | -    |        | index_192            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U896                 | 3    |        | mul13_192_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U386                | 2    |        | sum_r_193            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U897                 | 3    |        | mul18_192_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U387                | 2    |        | sum_i_193            | fadd | fulldsp | 4       |
|     index_193_fu_17859_p2                              | -    |        | index_193            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U898                 | 3    |        | mul13_193_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U388                | 2    |        | sum_r_194            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U899                 | 3    |        | mul18_193_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U389                | 2    |        | sum_i_194            | fadd | fulldsp | 4       |
|     next_mul280_fu_17872_p2                            | -    |        | next_mul280          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U900                 | 3    |        | mul13_194_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U390                | 2    |        | sum_r_195            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U901                 | 3    |        | mul18_194_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U391                | 2    |        | sum_i_195            | fadd | fulldsp | 4       |
|     index_195_fu_17889_p2                              | -    |        | index_195            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U902                 | 3    |        | mul13_195_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U392                | 2    |        | sum_r_196            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U903                 | 3    |        | mul18_195_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U393                | 2    |        | sum_i_196            | fadd | fulldsp | 4       |
|     next_mul282_fu_17902_p2                            | -    |        | next_mul282          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U904                 | 3    |        | mul13_196_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U394                | 2    |        | sum_r_197            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U905                 | 3    |        | mul18_196_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U395                | 2    |        | sum_i_197            | fadd | fulldsp | 4       |
|     next_mul284_fu_17922_p2                            | -    |        | next_mul284          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U906                 | 3    |        | mul13_197_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U396                | 2    |        | sum_r_198            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U907                 | 3    |        | mul18_197_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U397                | 2    |        | sum_i_198            | fadd | fulldsp | 4       |
|     next_mul286_fu_17942_p2                            | -    |        | next_mul286          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U908                 | 3    |        | mul13_198_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U398                | 2    |        | sum_r_199            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U909                 | 3    |        | mul18_198_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U399                | 2    |        | sum_i_199            | fadd | fulldsp | 4       |
|     index_199_fu_17959_p2                              | -    |        | index_199            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U910                 | 3    |        | mul13_199_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U400                | 2    |        | sum_r_200            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U911                 | 3    |        | mul18_199_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U401                | 2    |        | sum_i_200            | fadd | fulldsp | 4       |
|     next_mul288_fu_17972_p2                            | -    |        | next_mul288          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U912                 | 3    |        | mul13_200_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U402                | 2    |        | sum_r_201            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U913                 | 3    |        | mul18_200_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U403                | 2    |        | sum_i_201            | fadd | fulldsp | 4       |
|     next_mul290_fu_17992_p2                            | -    |        | next_mul290          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U914                 | 3    |        | mul13_201_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U404                | 2    |        | sum_r_202            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U915                 | 3    |        | mul18_201_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U405                | 2    |        | sum_i_202            | fadd | fulldsp | 4       |
|     next_mul292_fu_18012_p2                            | -    |        | next_mul292          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U916                 | 3    |        | mul13_202_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U406                | 2    |        | sum_r_203            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U917                 | 3    |        | mul18_202_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U407                | 2    |        | sum_i_203            | fadd | fulldsp | 4       |
|     next_mul294_fu_18032_p2                            | -    |        | next_mul294          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U918                 | 3    |        | mul13_203_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U408                | 2    |        | sum_r_204            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U919                 | 3    |        | mul18_203_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U409                | 2    |        | sum_i_204            | fadd | fulldsp | 4       |
|     next_mul296_fu_18052_p2                            | -    |        | next_mul296          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U920                 | 3    |        | mul13_204_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U410                | 2    |        | sum_r_205            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U921                 | 3    |        | mul18_204_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U411                | 2    |        | sum_i_205            | fadd | fulldsp | 4       |
|     next_mul298_fu_18072_p2                            | -    |        | next_mul298          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U922                 | 3    |        | mul13_205_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U412                | 2    |        | sum_r_206            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U923                 | 3    |        | mul18_205_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U413                | 2    |        | sum_i_206            | fadd | fulldsp | 4       |
|     next_mul300_fu_18092_p2                            | -    |        | next_mul300          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U924                 | 3    |        | mul13_206_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U414                | 2    |        | sum_r_207            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U925                 | 3    |        | mul18_206_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U415                | 2    |        | sum_i_207            | fadd | fulldsp | 4       |
|     index_207_fu_18109_p2                              | -    |        | index_207            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U926                 | 3    |        | mul13_207_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U416                | 2    |        | sum_r_208            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U927                 | 3    |        | mul18_207_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U417                | 2    |        | sum_i_208            | fadd | fulldsp | 4       |
|     next_mul302_fu_18122_p2                            | -    |        | next_mul302          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U928                 | 3    |        | mul13_208_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U418                | 2    |        | sum_r_209            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U929                 | 3    |        | mul18_208_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U419                | 2    |        | sum_i_209            | fadd | fulldsp | 4       |
|     next_mul304_fu_18142_p2                            | -    |        | next_mul304          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U930                 | 3    |        | mul13_209_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U420                | 2    |        | sum_r_210            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U931                 | 3    |        | mul18_209_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U421                | 2    |        | sum_i_210            | fadd | fulldsp | 4       |
|     next_mul306_fu_18162_p2                            | -    |        | next_mul306          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U932                 | 3    |        | mul13_210_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U422                | 2    |        | sum_r_211            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U933                 | 3    |        | mul18_210_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U423                | 2    |        | sum_i_211            | fadd | fulldsp | 4       |
|     next_mul308_fu_18182_p2                            | -    |        | next_mul308          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U934                 | 3    |        | mul13_211_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U424                | 2    |        | sum_r_212            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U935                 | 3    |        | mul18_211_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U425                | 2    |        | sum_i_212            | fadd | fulldsp | 4       |
|     next_mul310_fu_18202_p2                            | -    |        | next_mul310          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U936                 | 3    |        | mul13_212_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U426                | 2    |        | sum_r_213            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U937                 | 3    |        | mul18_212_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U427                | 2    |        | sum_i_213            | fadd | fulldsp | 4       |
|     next_mul312_fu_18222_p2                            | -    |        | next_mul312          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U938                 | 3    |        | mul13_213_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U428                | 2    |        | sum_r_214            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U939                 | 3    |        | mul18_213_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U429                | 2    |        | sum_i_214            | fadd | fulldsp | 4       |
|     next_mul314_fu_18242_p2                            | -    |        | next_mul314          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U940                 | 3    |        | mul13_214_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U430                | 2    |        | sum_r_215            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U941                 | 3    |        | mul18_214_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U431                | 2    |        | sum_i_215            | fadd | fulldsp | 4       |
|     index_223_fu_18259_p2                              | -    |        | index_223            | sub  | fabric  | 0       |
|     index_215_fu_18264_p2                              | -    |        | index_215            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U942                 | 3    |        | mul13_215_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U432                | 2    |        | sum_r_216            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U943                 | 3    |        | mul18_215_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U433                | 2    |        | sum_i_216            | fadd | fulldsp | 4       |
|     next_mul316_fu_18278_p2                            | -    |        | next_mul316          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U944                 | 3    |        | mul13_216_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U434                | 2    |        | sum_r_217            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U945                 | 3    |        | mul18_216_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U435                | 2    |        | sum_i_217            | fadd | fulldsp | 4       |
|     next_mul318_fu_18298_p2                            | -    |        | next_mul318          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U946                 | 3    |        | mul13_217_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U436                | 2    |        | sum_r_218            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U947                 | 3    |        | mul18_217_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U437                | 2    |        | sum_i_218            | fadd | fulldsp | 4       |
|     next_mul320_fu_18318_p2                            | -    |        | next_mul320          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U948                 | 3    |        | mul13_218_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U438                | 2    |        | sum_r_219            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U949                 | 3    |        | mul18_218_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U439                | 2    |        | sum_i_219            | fadd | fulldsp | 4       |
|     index_219_fu_18335_p2                              | -    |        | index_219            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U950                 | 3    |        | mul13_219_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U440                | 2    |        | sum_r_220            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U951                 | 3    |        | mul18_219_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U441                | 2    |        | sum_i_220            | fadd | fulldsp | 4       |
|     next_mul322_fu_18348_p2                            | -    |        | next_mul322          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U952                 | 3    |        | mul13_220_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U442                | 2    |        | sum_r_221            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U953                 | 3    |        | mul18_220_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U443                | 2    |        | sum_i_221            | fadd | fulldsp | 4       |
|     index_221_fu_18365_p2                              | -    |        | index_221            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U954                 | 3    |        | mul13_221_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U444                | 2    |        | sum_r_222            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U955                 | 3    |        | mul18_221_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U445                | 2    |        | sum_i_222            | fadd | fulldsp | 4       |
|     index_222_fu_18375_p2                              | -    |        | index_222            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U956                 | 3    |        | mul13_222_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U446                | 2    |        | sum_r_223            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U957                 | 3    |        | mul18_222_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U447                | 2    |        | sum_i_223            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U958                 | 3    |        | mul13_223_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U448                | 2    |        | sum_r_224            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U959                 | 3    |        | mul18_223_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U449                | 2    |        | sum_i_224            | fadd | fulldsp | 4       |
|     index_224_fu_18390_p2                              | -    |        | index_224            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U960                 | 3    |        | mul13_224_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U450                | 2    |        | sum_r_225            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U961                 | 3    |        | mul18_224_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U451                | 2    |        | sum_i_225            | fadd | fulldsp | 4       |
|     index_225_fu_18400_p2                              | -    |        | index_225            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U962                 | 3    |        | mul13_225_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U452                | 2    |        | sum_r_226            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U963                 | 3    |        | mul18_225_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U453                | 2    |        | sum_i_226            | fadd | fulldsp | 4       |
|     next_mul324_fu_18413_p2                            | -    |        | next_mul324          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U964                 | 3    |        | mul13_226_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U454                | 2    |        | sum_r_227            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U965                 | 3    |        | mul18_226_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U455                | 2    |        | sum_i_227            | fadd | fulldsp | 4       |
|     index_227_fu_18430_p2                              | -    |        | index_227            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U966                 | 3    |        | mul13_227_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U456                | 2    |        | sum_r_228            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U967                 | 3    |        | mul18_227_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U457                | 2    |        | sum_i_228            | fadd | fulldsp | 4       |
|     next_mul326_fu_18443_p2                            | -    |        | next_mul326          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U968                 | 3    |        | mul13_228_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U458                | 2    |        | sum_r_229            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U969                 | 3    |        | mul18_228_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U459                | 2    |        | sum_i_229            | fadd | fulldsp | 4       |
|     next_mul328_fu_18463_p2                            | -    |        | next_mul328          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U970                 | 3    |        | mul13_229_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U460                | 2    |        | sum_r_230            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U971                 | 3    |        | mul18_229_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U461                | 2    |        | sum_i_230            | fadd | fulldsp | 4       |
|     next_mul330_fu_18483_p2                            | -    |        | next_mul330          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U972                 | 3    |        | mul13_230_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U462                | 2    |        | sum_r_231            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U973                 | 3    |        | mul18_230_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U463                | 2    |        | sum_i_231            | fadd | fulldsp | 4       |
|     index_231_fu_18500_p2                              | -    |        | index_231            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U974                 | 3    |        | mul13_231_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U464                | 2    |        | sum_r_232            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U975                 | 3    |        | mul18_231_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U465                | 2    |        | sum_i_232            | fadd | fulldsp | 4       |
|     next_mul332_fu_18513_p2                            | -    |        | next_mul332          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U976                 | 3    |        | mul13_232_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U466                | 2    |        | sum_r_233            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U977                 | 3    |        | mul18_232_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U467                | 2    |        | sum_i_233            | fadd | fulldsp | 4       |
|     next_mul334_fu_18533_p2                            | -    |        | next_mul334          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U978                 | 3    |        | mul13_233_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U468                | 2    |        | sum_r_234            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U979                 | 3    |        | mul18_233_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U469                | 2    |        | sum_i_234            | fadd | fulldsp | 4       |
|     next_mul336_fu_18553_p2                            | -    |        | next_mul336          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U980                 | 3    |        | mul13_234_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U470                | 2    |        | sum_r_235            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U981                 | 3    |        | mul18_234_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U471                | 2    |        | sum_i_235            | fadd | fulldsp | 4       |
|     index_239_fu_18570_p2                              | -    |        | index_239            | sub  | fabric  | 0       |
|     index_235_fu_18575_p2                              | -    |        | index_235            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U982                 | 3    |        | mul13_235_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U472                | 2    |        | sum_r_236            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U983                 | 3    |        | mul18_235_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U473                | 2    |        | sum_i_236            | fadd | fulldsp | 4       |
|     next_mul338_fu_18589_p2                            | -    |        | next_mul338          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U984                 | 3    |        | mul13_236_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U474                | 2    |        | sum_r_237            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U985                 | 3    |        | mul18_236_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U475                | 2    |        | sum_i_237            | fadd | fulldsp | 4       |
|     index_237_fu_18606_p2                              | -    |        | index_237            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U986                 | 3    |        | mul13_237_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U476                | 2    |        | sum_r_238            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U987                 | 3    |        | mul18_237_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U477                | 2    |        | sum_i_238            | fadd | fulldsp | 4       |
|     index_238_fu_18616_p2                              | -    |        | index_238            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U988                 | 3    |        | mul13_238_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U478                | 2    |        | sum_r_239            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U989                 | 3    |        | mul18_238_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U479                | 2    |        | sum_i_239            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U990                 | 3    |        | mul13_239_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U480                | 2    |        | sum_r_240            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U991                 | 3    |        | mul18_239_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U481                | 2    |        | sum_i_240            | fadd | fulldsp | 4       |
|     index_240_fu_18631_p2                              | -    |        | index_240            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U992                 | 3    |        | mul13_240_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U482                | 2    |        | sum_r_241            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U993                 | 3    |        | mul18_240_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U483                | 2    |        | sum_i_241            | fadd | fulldsp | 4       |
|     index_241_fu_18641_p2                              | -    |        | index_241            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U994                 | 3    |        | mul13_241_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U484                | 2    |        | sum_r_242            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U995                 | 3    |        | mul18_241_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U485                | 2    |        | sum_i_242            | fadd | fulldsp | 4       |
|     next_mul340_fu_18654_p2                            | -    |        | next_mul340          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U996                 | 3    |        | mul13_242_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U486                | 2    |        | sum_r_243            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U997                 | 3    |        | mul18_242_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U487                | 2    |        | sum_i_243            | fadd | fulldsp | 4       |
|     index_243_fu_18671_p2                              | -    |        | index_243            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U998                 | 3    |        | mul13_243_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U488                | 2    |        | sum_r_244            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U999                 | 3    |        | mul18_243_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U489                | 2    |        | sum_i_244            | fadd | fulldsp | 4       |
|     next_mul342_fu_18684_p2                            | -    |        | next_mul342          | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1000                | 3    |        | mul13_244_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U490                | 2    |        | sum_r_245            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1001                | 3    |        | mul18_244_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U491                | 2    |        | sum_i_245            | fadd | fulldsp | 4       |
|     index_247_fu_18701_p2                              | -    |        | index_247            | sub  | fabric  | 0       |
|     index_245_fu_18706_p2                              | -    |        | index_245            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1002                | 3    |        | mul13_245_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U492                | 2    |        | sum_r_246            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1003                | 3    |        | mul18_245_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U493                | 2    |        | sum_i_246            | fadd | fulldsp | 4       |
|     index_246_fu_18717_p2                              | -    |        | index_246            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1004                | 3    |        | mul13_246_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U494                | 2    |        | sum_r_247            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1005                | 3    |        | mul18_246_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U495                | 2    |        | sum_i_247            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1006                | 3    |        | mul13_247_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U496                | 2    |        | sum_r_248            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1007                | 3    |        | mul18_247_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U497                | 2    |        | sum_i_248            | fadd | fulldsp | 4       |
|     index_248_fu_18732_p2                              | -    |        | index_248            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1008                | 3    |        | mul13_248_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U498                | 2    |        | sum_r_249            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1009                | 3    |        | mul18_248_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U499                | 2    |        | sum_i_249            | fadd | fulldsp | 4       |
|     index_249_fu_18742_p2                              | -    |        | index_249            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1010                | 3    |        | mul13_249_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U500                | 2    |        | sum_r_250            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1011                | 3    |        | mul18_249_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U501                | 2    |        | sum_i_250            | fadd | fulldsp | 4       |
|     index_251_fu_18752_p2                              | -    |        | index_251            | sub  | fabric  | 0       |
|     index_250_fu_18757_p2                              | -    |        | index_250            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1012                | 3    |        | mul13_250_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U502                | 2    |        | sum_r_251            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1013                | 3    |        | mul18_250_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U503                | 2    |        | sum_i_251            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1014                | 3    |        | mul13_251_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U504                | 2    |        | sum_r_252            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1015                | 3    |        | mul18_251_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U505                | 2    |        | sum_i_252            | fadd | fulldsp | 4       |
|     index_252_fu_18773_p2                              | -    |        | index_252            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1016                | 3    |        | mul13_252_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U506                | 2    |        | sum_r_253            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1017                | 3    |        | mul18_252_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U507                | 2    |        | sum_i_253            | fadd | fulldsp | 4       |
|     index_300_fu_18783_p2                              | -    |        | index_300            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1018                | 3    |        | mul13_253_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U508                | 2    |        | sum_r_254            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1019                | 3    |        | mul18_253_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U509                | 2    |        | sum_i_254            | fadd | fulldsp | 4       |
|     index_301_fu_18794_p2                              | -    |        | index_301            | sub  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1020                | 3    |        | mul13_254_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U510                | 2    |        | sum_r_255            | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1021                | 3    |        | mul18_254_i          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U511                | 2    |        | sum_i_255            | fadd | fulldsp | 4       |
+--------------------------------------------------------+------+--------+----------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                                                   | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+--------------------------------------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                                                  | 1016 | 0    |        |                        |         |      |         |
|  + Loop_VITIS_LOOP_23_2_proc                           | 1016 | 0    |        |                        |         |      |         |
|   + Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2 | 1016 | 0    |        |                        |         |      |         |
|     cos_coefficients_table_U                           | 508  | -    |        | cos_coefficients_table | rom_np  | auto | 1       |
|     sin_coefficients_table_U                           | 508  | -    |        | sin_coefficients_table | rom_np  | auto | 1       |
+--------------------------------------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                     | Messages                                                                                                                                                                           |
+----------+---------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | dft_256_v2/dft.cpp:22 in dft | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+----------+---------+------------------------------+
| Type     | Options | Location                     |
+----------+---------+------------------------------+
| pipeline |         | dft_256_v2/dft.cpp:27 in dft |
+----------+---------+------------------------------+

* Inferred Pragmas
+--------------------------------+-----------------+------------------------------------+----------------------+
| Source Pragma                  | Inferred Pragma | Options                            | Location             |
+--------------------------------+-----------------+------------------------------------+----------------------+
| pipeline dft_256_v2/dft.cpp:27 | array_partition | dim=1 type=complete  variable=temp | variable temp in dft |
+--------------------------------+-----------------+------------------------------------+----------------------+


