

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo'
================================================================
* Date:           Mon Mar  1 14:00:13 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataflowPartition_0_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.186 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str56, [1 x i8]* @p_str57, [1 x i8]* @p_str58, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str59, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps)" [/workspace/finn-hlslib/streamtools.h:468]   --->   Operation 9 'read' 'numReps_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node totalIters)   --->   "%shl_ln473 = shl i32 %numReps_read, 12" [/workspace/finn-hlslib/streamtools.h:473->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 10 'shl' 'shl_ln473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node totalIters)   --->   "%shl_ln473_1 = shl i32 %numReps_read, 10" [/workspace/finn-hlslib/streamtools.h:473->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 11 'shl' 'shl_ln473_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.55ns) (out node of the LUT)   --->   "%totalIters = sub i32 %shl_ln473, %shl_ln473_1" [/workspace/finn-hlslib/streamtools.h:473->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 12 'sub' 'totalIters' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %0" [/workspace/finn-hlslib/streamtools.h:476->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.72>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_025_0_i = phi i56 [ 0, %entry ], [ %trunc_ln, %hls_label_0_end ]" [/workspace/finn-hlslib/streamtools.h:486->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 14 'phi' 'p_025_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%o_0_i = phi i32 [ 0, %entry ], [ %select_ln490, %hls_label_0_end ]" [/workspace/finn-hlslib/streamtools.h:490->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 15 'phi' 'o_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_0_i = phi i32 [ 0, %entry ], [ %t, %hls_label_0_end ]"   --->   Operation 16 'phi' 't_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.47ns)   --->   "%icmp_ln476 = icmp eq i32 %t_0_i, %totalIters" [/workspace/finn-hlslib/streamtools.h:476->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 17 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%t = add i32 %t_0_i, 1" [/workspace/finn-hlslib/streamtools.h:476->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 18 'add' 't' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln476, label %.exit, label %hls_label_0_begin" [/workspace/finn-hlslib/streamtools.h:476->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln479 = icmp eq i32 %o_0_i, 0" [/workspace/finn-hlslib/streamtools.h:479->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 20 'icmp' 'icmp_ln479' <Predicate = (!icmp_ln476)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%o = add i32 1, %o_0_i" [/workspace/finn-hlslib/streamtools.h:488->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 21 'add' 'o' <Predicate = (!icmp_ln476)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.47ns)   --->   "%icmp_ln490 = icmp eq i32 %o, 8" [/workspace/finn-hlslib/streamtools.h:490->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 22 'icmp' 'icmp_ln490' <Predicate = (!icmp_ln476)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.69ns)   --->   "%select_ln490 = select i1 %icmp_ln490, i32 0, i32 %o" [/workspace/finn-hlslib/streamtools.h:490->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 23 'select' 'select_ln490' <Predicate = (!icmp_ln476)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln476 = zext i56 %p_025_0_i to i64" [/workspace/finn-hlslib/streamtools.h:476->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 24 'zext' 'zext_ln476' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.76ns)   --->   "br i1 %icmp_ln479, label %1, label %hls_label_0_end" [/workspace/finn-hlslib/streamtools.h:479->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 25 'br' <Predicate = (!icmp_ln476)> <Delay = 1.76>
ST_3 : Operation 26 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/workspace/finn-hlslib/streamtools.h:480->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 26 'read' 'tmp_V_1' <Predicate = (!icmp_ln476 & icmp_ln479)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "br label %hls_label_0_end" [/workspace/finn-hlslib/streamtools.h:481->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 27 'br' <Predicate = (!icmp_ln476 & icmp_ln479)> <Delay = 1.76>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 [ %tmp_V_1, %1 ], [ %zext_ln476, %hls_label_0_begin ]"   --->   Operation 28 'phi' 'p_Val2_s' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%eo_V = trunc i64 %p_Val2_s to i8" [/workspace/finn-hlslib/streamtools.h:483->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 29 'trunc' 'eo_V' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %eo_V)" [/workspace/finn-hlslib/streamtools.h:484->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 30 'write' <Predicate = (!icmp_ln476)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %p_Val2_s, i32 8, i32 63)" [/workspace/finn-hlslib/streamtools.h:486->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = (!icmp_ln476)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [/workspace/finn-hlslib/streamtools.h:476->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 32 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/workspace/finn-hlslib/streamtools.h:477->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 33 'specpipeline' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %eo_V)" [/workspace/finn-hlslib/streamtools.h:484->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 34 'write' <Predicate = (!icmp_ln476)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)" [/workspace/finn-hlslib/streamtools.h:493->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 35 'specregionend' 'empty' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %0" [/workspace/finn-hlslib/streamtools.h:476->/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 36 'br' <Predicate = (!icmp_ln476)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface  ) [ 000000]
specinterface_ln0  (specinterface  ) [ 000000]
specinterface_ln0  (specinterface  ) [ 000000]
numReps_read       (read           ) [ 000000]
shl_ln473          (shl            ) [ 000000]
shl_ln473_1        (shl            ) [ 000000]
totalIters         (sub            ) [ 001110]
br_ln476           (br             ) [ 011110]
p_025_0_i          (phi            ) [ 001100]
o_0_i              (phi            ) [ 001000]
t_0_i              (phi            ) [ 001000]
icmp_ln476         (icmp           ) [ 001110]
t                  (add            ) [ 011110]
br_ln476           (br             ) [ 000000]
icmp_ln479         (icmp           ) [ 001110]
o                  (add            ) [ 000000]
icmp_ln490         (icmp           ) [ 000000]
select_ln490       (select         ) [ 011110]
zext_ln476         (zext           ) [ 000000]
br_ln479           (br             ) [ 000000]
tmp_V_1            (read           ) [ 000000]
br_ln481           (br             ) [ 000000]
p_Val2_s           (phi            ) [ 000000]
eo_V               (trunc          ) [ 001010]
trunc_ln           (partselect     ) [ 011010]
tmp_i              (specregionbegin) [ 000000]
specpipeline_ln477 (specpipeline   ) [ 000000]
write_ln484        (write          ) [ 000000]
empty              (specregionend  ) [ 000000]
br_ln476           (br             ) [ 011110]
ret_ln960          (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="numReps_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_V_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln484/3 "/>
</bind>
</comp>

<comp id="93" class="1005" name="p_025_0_i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="56" slack="1"/>
<pin id="95" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="p_025_0_i (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_025_0_i_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="56" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_025_0_i/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="o_0_i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_0_i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="o_0_i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_0_i/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="t_0_i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_0_i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="t_0_i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0_i/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="p_Val2_s_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="129" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Val2_s_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="56" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shl_ln473_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln473/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="shl_ln473_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln473_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="totalIters_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="totalIters/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln476_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln476/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="t_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln479_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln479/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="o_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln490_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln490/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln490_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln490/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln476_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="56" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="eo_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo_V/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="56" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="totalIters_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln476_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln476 "/>
</bind>
</comp>

<comp id="221" class="1005" name="t_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="226" class="1005" name="icmp_ln479_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln479 "/>
</bind>
</comp>

<comp id="230" class="1005" name="select_ln490_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln490 "/>
</bind>
</comp>

<comp id="235" class="1005" name="eo_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="eo_V "/>
</bind>
</comp>

<comp id="240" class="1005" name="trunc_ln_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="56" slack="1"/>
<pin id="242" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="60" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="136"><net_src comp="80" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="74" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="74" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="137" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="120" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="120" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="109" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="109" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="56" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="172" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="93" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="200"><net_src comp="130" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="130" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="64" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="149" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="220"><net_src comp="155" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="160" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="229"><net_src comp="166" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="184" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="238"><net_src comp="197" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="243"><net_src comp="202" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="97" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {4 }
 - Input state : 
	Port: StreamingDataWidthCo : in_V_V | {3 }
	Port: StreamingDataWidthCo : numReps | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln476 : 1
		t : 1
		br_ln476 : 2
		icmp_ln479 : 1
		o : 1
		icmp_ln490 : 2
		select_ln490 : 3
	State 3
		p_Val2_s : 1
		eo_V : 2
		write_ln484 : 3
		trunc_ln : 2
	State 4
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         t_fu_160        |    0    |    39   |
|          |         o_fu_172        |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln476_fu_155    |    0    |    18   |
|   icmp   |    icmp_ln479_fu_166    |    0    |    18   |
|          |    icmp_ln490_fu_178    |    0    |    18   |
|----------|-------------------------|---------|---------|
|    sub   |    totalIters_fu_149    |    0    |    39   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln490_fu_184   |    0    |    32   |
|----------|-------------------------|---------|---------|
|   read   | numReps_read_read_fu_74 |    0    |    0    |
|          |    tmp_V_1_read_fu_80   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_86     |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |     shl_ln473_fu_137    |    0    |    0    |
|          |    shl_ln473_1_fu_143   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln476_fu_192    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       eo_V_fu_197       |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln_fu_202     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   203   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    eo_V_reg_235    |    8   |
| icmp_ln476_reg_217 |    1   |
| icmp_ln479_reg_226 |    1   |
|    o_0_i_reg_105   |   32   |
|  p_025_0_i_reg_93  |   56   |
|  p_Val2_s_reg_127  |   64   |
|select_ln490_reg_230|   32   |
|    t_0_i_reg_116   |   32   |
|      t_reg_221     |   32   |
| totalIters_reg_212 |   32   |
|  trunc_ln_reg_240  |   56   |
+--------------------+--------+
|        Total       |   346  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_86 |  p2  |   2  |   8  |   16   ||    9    |
| p_025_0_i_reg_93 |  p0  |   2  |  56  |   112  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   203  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   346  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   346  |   221  |
+-----------+--------+--------+--------+
