
---------- Begin Simulation Statistics ----------
final_tick                                   31701000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200607                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674400                       # Number of bytes of host memory used
host_op_rate                                   228951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              765541407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        8286                       # Number of instructions simulated
sim_ops                                          9477                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000032                       # Number of seconds simulated
sim_ticks                                    31701000                       # Number of ticks simulated
system.cpu.Branches                              1613                       # Number of branches fetched
system.cpu.committedInsts                        8286                       # Number of instructions committed
system.cpu.committedOps                          9477                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                            63402                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               63401.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                32180                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                5516                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1155                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         306                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                  8323                       # Number of integer alu accesses
system.cpu.num_int_insts                         8323                       # number of integer instructions
system.cpu.num_int_register_reads               13597                       # number of times the integer registers were read
system.cpu.num_int_register_writes               5617                       # number of times the integer registers were written
system.cpu.num_load_insts                        1321                       # Number of load instructions
system.cpu.num_mem_refs                          2854                       # number of memory refs
system.cpu.num_store_insts                       1533                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  40                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                      6654     69.47%     69.47% # Class of executed instruction
system.cpu.op_class::IntMult                       49      0.51%     69.98% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.22%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.20% # Class of executed instruction
system.cpu.op_class::MemRead                     1321     13.79%     83.99% # Class of executed instruction
system.cpu.op_class::MemWrite                    1533     16.01%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                       9578                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           48                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                388                       # Transaction distribution
system.membus.trans_dist::WritebackClean           35                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            288                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           100                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        20672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               459                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.030501                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.172149                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     445     96.95%     96.95% # Request fanout histogram
system.membus.snoop_fanout::1                      14      3.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 459                       # Request fanout histogram
system.membus.reqLayer0.occupancy              642156                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1440000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy             845000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          18432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              29248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 457                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         581432762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         341187975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             922620738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    581432762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        581432762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        581432762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        341187975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            922620738                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON        31701000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         9390                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             9390                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         9390                       # number of overall hits
system.cpu.icache.overall_hits::total            9390                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          288                       # number of overall misses
system.cpu.icache.overall_misses::total           288                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12111000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12111000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12111000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12111000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9678                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9678                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9678                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029758                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029758                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029758                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029758                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42052.083333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42052.083333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42052.083333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42052.083333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           35                       # number of writebacks
system.cpu.icache.writebacks::total                35                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11823000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11823000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11823000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029758                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029758                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029758                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029758                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41052.083333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41052.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41052.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41052.083333                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         9390                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            9390                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           288                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12111000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12111000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029758                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029758                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42052.083333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42052.083333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11823000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11823000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029758                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029758                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41052.083333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41052.083333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.460463                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               288                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.604167                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             41000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.460463                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.248946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.248946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             19644                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            19644                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2567                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2587                       # number of overall hits
system.cpu.dcache.overall_hits::total            2587                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          173                       # number of overall misses
system.cpu.dcache.overall_misses::total           173                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6858500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6858500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6858500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6858500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2730                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2730                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2760                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2760                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.059707                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.059707                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062681                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062681                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42076.687117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42076.687117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39644.508671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39644.508671                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          169                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6666500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6666500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6953500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6953500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.059341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061232                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061232                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41151.234568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41151.234568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41144.970414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41144.970414                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3960000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3960000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.075502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42127.659574                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42127.659574                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.074699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.074699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41258.064516                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41258.064516                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           69                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2898500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2898500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1485                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1485                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.046465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42007.246377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42007.246377                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2829500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2829500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046465                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41007.246377                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41007.246377                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       287000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       287000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        41000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        41000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     31701000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            96.740988                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2792                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               169                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.520710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             89000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    96.740988                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.094474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.094474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.165039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5761                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5761                       # Number of data accesses

---------- End Simulation Statistics   ----------
