--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml logipi_test.twx logipi_test.ncd -o logipi_test.twr
logipi_test.pcf

Design file:              logipi_test.ncd
Physical constraint file: logipi_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll0/dcm_sp_inst/CLK2X
  Logical resource: pll0/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1463 paths analyzed, 239 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.975ns.
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_6 (SLICE_X15Y40.C6), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_11 (FF)
  Destination:          mem_interface0/data_out_sr_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.915ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_11 to mem_interface0/data_out_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.525   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_11
    SLICE_X19Y44.C1      net (fanout=3)        1.214   mem_interface0/addr_bus_latched<11>
    SLICE_X19Y44.C       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y44.B4      net (fanout=1)        0.352   N532
    SLICE_X19Y44.B       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B4      net (fanout=19)       1.884   intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B       Tilo                  0.254   reg0/reg_in_d_8<3>
                                                       intercon0/cs_vector<0><15>21
    SLICE_X14Y45.B1      net (fanout=22)       2.077   intercon0/cs_vector<0><15>2
    SLICE_X14Y45.B       Tilo                  0.235   mem_interface0/addr_bus_latched<2>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121
    SLICE_X15Y40.D3      net (fanout=1)        1.081   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT12
    SLICE_X15Y40.D       Tilo                  0.259   mem_interface0/data_out_sr<6>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT122
    SLICE_X15Y40.C6      net (fanout=1)        0.143   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121
    SLICE_X15Y40.CLK     Tas                   0.373   mem_interface0/data_out_sr<6>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT123
                                                       mem_interface0/data_out_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      8.915ns (2.164ns logic, 6.751ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_10 (FF)
  Destination:          mem_interface0/data_out_sr_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.455ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_10 to mem_interface0/data_out_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.525   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_10
    SLICE_X19Y44.C4      net (fanout=27)       0.754   mem_interface0/addr_bus_latched<10>
    SLICE_X19Y44.C       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y44.B4      net (fanout=1)        0.352   N532
    SLICE_X19Y44.B       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B4      net (fanout=19)       1.884   intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B       Tilo                  0.254   reg0/reg_in_d_8<3>
                                                       intercon0/cs_vector<0><15>21
    SLICE_X14Y45.B1      net (fanout=22)       2.077   intercon0/cs_vector<0><15>2
    SLICE_X14Y45.B       Tilo                  0.235   mem_interface0/addr_bus_latched<2>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121
    SLICE_X15Y40.D3      net (fanout=1)        1.081   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT12
    SLICE_X15Y40.D       Tilo                  0.259   mem_interface0/data_out_sr<6>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT122
    SLICE_X15Y40.C6      net (fanout=1)        0.143   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121
    SLICE_X15Y40.CLK     Tas                   0.373   mem_interface0/data_out_sr<6>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT123
                                                       mem_interface0/data_out_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      8.455ns (2.164ns logic, 6.291ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_14 (FF)
  Destination:          mem_interface0/data_out_sr_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.445ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_14 to mem_interface0/data_out_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AMUX    Tshcko                0.518   mem_interface0/addr_bus_latched<5>
                                                       mem_interface0/addr_bus_latched_14
    SLICE_X19Y44.C2      net (fanout=5)        0.751   mem_interface0/addr_bus_latched<14>
    SLICE_X19Y44.C       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y44.B4      net (fanout=1)        0.352   N532
    SLICE_X19Y44.B       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B4      net (fanout=19)       1.884   intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B       Tilo                  0.254   reg0/reg_in_d_8<3>
                                                       intercon0/cs_vector<0><15>21
    SLICE_X14Y45.B1      net (fanout=22)       2.077   intercon0/cs_vector<0><15>2
    SLICE_X14Y45.B       Tilo                  0.235   mem_interface0/addr_bus_latched<2>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121
    SLICE_X15Y40.D3      net (fanout=1)        1.081   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT12
    SLICE_X15Y40.D       Tilo                  0.259   mem_interface0/data_out_sr<6>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT122
    SLICE_X15Y40.C6      net (fanout=1)        0.143   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT121
    SLICE_X15Y40.CLK     Tas                   0.373   mem_interface0/data_out_sr<6>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT123
                                                       mem_interface0/data_out_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      8.445ns (2.157ns logic, 6.288ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_15 (SLICE_X9Y45.A5), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_11 (FF)
  Destination:          mem_interface0/data_out_sr_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.885ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.627 - 0.620)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_11 to mem_interface0/data_out_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.525   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_11
    SLICE_X19Y44.C1      net (fanout=3)        1.214   mem_interface0/addr_bus_latched<11>
    SLICE_X19Y44.C       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y44.B4      net (fanout=1)        0.352   N532
    SLICE_X19Y44.B       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B4      net (fanout=19)       1.884   intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B       Tilo                  0.254   reg0/reg_in_d_8<3>
                                                       intercon0/cs_vector<0><15>21
    SLICE_X9Y45.C3       net (fanout=22)       2.665   intercon0/cs_vector<0><15>2
    SLICE_X9Y45.C        Tilo                  0.259   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61
    SLICE_X9Y45.B4       net (fanout=1)        0.352   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT6
    SLICE_X9Y45.B        Tilo                  0.259   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT62
    SLICE_X9Y45.A5       net (fanout=1)        0.230   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61
    SLICE_X9Y45.CLK      Tas                   0.373   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT63
                                                       mem_interface0/data_out_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      8.885ns (2.188ns logic, 6.697ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_10 (FF)
  Destination:          mem_interface0/data_out_sr_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.425ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.627 - 0.620)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_10 to mem_interface0/data_out_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.525   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_10
    SLICE_X19Y44.C4      net (fanout=27)       0.754   mem_interface0/addr_bus_latched<10>
    SLICE_X19Y44.C       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y44.B4      net (fanout=1)        0.352   N532
    SLICE_X19Y44.B       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B4      net (fanout=19)       1.884   intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B       Tilo                  0.254   reg0/reg_in_d_8<3>
                                                       intercon0/cs_vector<0><15>21
    SLICE_X9Y45.C3       net (fanout=22)       2.665   intercon0/cs_vector<0><15>2
    SLICE_X9Y45.C        Tilo                  0.259   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61
    SLICE_X9Y45.B4       net (fanout=1)        0.352   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT6
    SLICE_X9Y45.B        Tilo                  0.259   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT62
    SLICE_X9Y45.A5       net (fanout=1)        0.230   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61
    SLICE_X9Y45.CLK      Tas                   0.373   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT63
                                                       mem_interface0/data_out_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      8.425ns (2.188ns logic, 6.237ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_14 (FF)
  Destination:          mem_interface0/data_out_sr_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.415ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.627 - 0.622)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_14 to mem_interface0/data_out_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AMUX    Tshcko                0.518   mem_interface0/addr_bus_latched<5>
                                                       mem_interface0/addr_bus_latched_14
    SLICE_X19Y44.C2      net (fanout=5)        0.751   mem_interface0/addr_bus_latched<14>
    SLICE_X19Y44.C       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y44.B4      net (fanout=1)        0.352   N532
    SLICE_X19Y44.B       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B4      net (fanout=19)       1.884   intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B       Tilo                  0.254   reg0/reg_in_d_8<3>
                                                       intercon0/cs_vector<0><15>21
    SLICE_X9Y45.C3       net (fanout=22)       2.665   intercon0/cs_vector<0><15>2
    SLICE_X9Y45.C        Tilo                  0.259   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61
    SLICE_X9Y45.B4       net (fanout=1)        0.352   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT6
    SLICE_X9Y45.B        Tilo                  0.259   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT62
    SLICE_X9Y45.A5       net (fanout=1)        0.230   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT61
    SLICE_X9Y45.CLK      Tas                   0.373   mem_interface0/data_out_sr<15>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT63
                                                       mem_interface0/data_out_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      8.415ns (2.181ns logic, 6.234ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_1 (SLICE_X17Y37.A5), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_11 (FF)
  Destination:          mem_interface0/data_out_sr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.568ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_11 to mem_interface0/data_out_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.525   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_11
    SLICE_X19Y44.C1      net (fanout=3)        1.214   mem_interface0/addr_bus_latched<11>
    SLICE_X19Y44.C       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y44.B4      net (fanout=1)        0.352   N532
    SLICE_X19Y44.B       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B4      net (fanout=19)       1.884   intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B       Tilo                  0.254   reg0/reg_in_d_8<3>
                                                       intercon0/cs_vector<0><15>21
    SLICE_X14Y46.A4      net (fanout=22)       1.617   intercon0/cs_vector<0><15>2
    SLICE_X14Y46.A       Tilo                  0.235   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71
    SLICE_X17Y37.B6      net (fanout=1)        1.107   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7
    SLICE_X17Y37.B       Tilo                  0.259   mem_interface0/data_out_sr<2>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT72
    SLICE_X17Y37.A5      net (fanout=1)        0.230   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71
    SLICE_X17Y37.CLK     Tas                   0.373   mem_interface0/data_out_sr<2>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT73
                                                       mem_interface0/data_out_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      8.568ns (2.164ns logic, 6.404ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_10 (FF)
  Destination:          mem_interface0/data_out_sr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.108ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_10 to mem_interface0/data_out_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.525   mem_interface0/addr_bus_latched<13>
                                                       mem_interface0/addr_bus_latched_10
    SLICE_X19Y44.C4      net (fanout=27)       0.754   mem_interface0/addr_bus_latched<10>
    SLICE_X19Y44.C       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y44.B4      net (fanout=1)        0.352   N532
    SLICE_X19Y44.B       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B4      net (fanout=19)       1.884   intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B       Tilo                  0.254   reg0/reg_in_d_8<3>
                                                       intercon0/cs_vector<0><15>21
    SLICE_X14Y46.A4      net (fanout=22)       1.617   intercon0/cs_vector<0><15>2
    SLICE_X14Y46.A       Tilo                  0.235   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71
    SLICE_X17Y37.B6      net (fanout=1)        1.107   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7
    SLICE_X17Y37.B       Tilo                  0.259   mem_interface0/data_out_sr<2>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT72
    SLICE_X17Y37.A5      net (fanout=1)        0.230   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71
    SLICE_X17Y37.CLK     Tas                   0.373   mem_interface0/data_out_sr<2>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT73
                                                       mem_interface0/data_out_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      8.108ns (2.164ns logic, 5.944ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_14 (FF)
  Destination:          mem_interface0/data_out_sr_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.098ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.288 - 0.310)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_14 to mem_interface0/data_out_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y44.AMUX    Tshcko                0.518   mem_interface0/addr_bus_latched<5>
                                                       mem_interface0/addr_bus_latched_14
    SLICE_X19Y44.C2      net (fanout=5)        0.751   mem_interface0/addr_bus_latched<14>
    SLICE_X19Y44.C       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X19Y44.B4      net (fanout=1)        0.352   N532
    SLICE_X19Y44.B       Tilo                  0.259   mem_interface0/addr_bus_latched<5>
                                                       intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B4      net (fanout=19)       1.884   intercon0/cs_vector<0><15>1
    SLICE_X12Y51.B       Tilo                  0.254   reg0/reg_in_d_8<3>
                                                       intercon0/cs_vector<0><15>21
    SLICE_X14Y46.A4      net (fanout=22)       1.617   intercon0/cs_vector<0><15>2
    SLICE_X14Y46.A       Tilo                  0.235   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71
    SLICE_X17Y37.B6      net (fanout=1)        1.107   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT7
    SLICE_X17Y37.B       Tilo                  0.259   mem_interface0/data_out_sr<2>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT72
    SLICE_X17Y37.A5      net (fanout=1)        0.230   mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT71
    SLICE_X17Y37.CLK     Tas                   0.373   mem_interface0/data_out_sr<2>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT73
                                                       mem_interface0/data_out_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      8.098ns (2.157ns logic, 5.941ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_interface0/bit_count_2 (SLICE_X22Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/bit_count_1 (FF)
  Destination:          mem_interface0/bit_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/bit_count_1 to mem_interface0/bit_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.200   mem_interface0/bit_count<1>
                                                       mem_interface0/bit_count_1
    SLICE_X22Y39.B5      net (fanout=6)        0.092   mem_interface0/bit_count<1>
    SLICE_X22Y39.CLK     Tah         (-Th)    -0.121   mem_interface0/bit_count<1>
                                                       mem_interface0/Mcount_bit_count_xor<2>11
                                                       mem_interface0/bit_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.321ns logic, 0.092ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_11 (SLICE_X14Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_10 (FF)
  Destination:          mem_interface0/data_in_sr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_10 to mem_interface0/data_in_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.200   mem_interface0/data_in_sr<11>
                                                       mem_interface0/data_in_sr_10
    SLICE_X14Y43.DX      net (fanout=3)        0.168   mem_interface0/data_in_sr<10>
    SLICE_X14Y43.CLK     Tckdi       (-Th)    -0.048   mem_interface0/data_in_sr<11>
                                                       mem_interface0/data_in_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.248ns logic, 0.168ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_latched_11 (SLICE_X15Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_10 (FF)
  Destination:          mem_interface0/data_in_latched_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_10 to mem_interface0/data_in_latched_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.CQ      Tcko                  0.200   mem_interface0/data_in_sr<11>
                                                       mem_interface0/data_in_sr_10
    SLICE_X15Y43.DX      net (fanout=3)        0.173   mem_interface0/data_in_sr<10>
    SLICE_X15Y43.CLK     Tckdi       (-Th)    -0.059   mem_interface0/data_in_latched<11>
                                                       mem_interface0/data_in_latched_11
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.259ns logic, 0.173ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Logical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: SYS_SPI_SCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mem_interface0/data_in_sr<14>/CLK
  Logical resource: mem_interface0/data_in_sr_12/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: SYS_SPI_SCK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: mem_interface0/data_in_sr<14>/SR
  Logical resource: mem_interface0/data_in_sr_12/SR
  Location pin: SLICE_X8Y38.SR
  Clock network: RP_SPI_CE0N_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14386 paths analyzed, 3079 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.999ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SDRAM_Controller/iob_data_7 (OLOGIC_X0Y47.D1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SDRAM_Controller/state_FSM_FFd13 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.352ns (Levels of Logic = 4)
  Clock Path Skew:      0.588ns (1.337 - 0.749)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SDRAM_Controller/state_FSM_FFd13 to Inst_SDRAM_Controller/iob_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.430   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state_FSM_FFd13
    SLICE_X7Y27.D4       net (fanout=2)        0.956   Inst_SDRAM_Controller/state_FSM_FFd12-In
    SLICE_X7Y27.D        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>111
    SLICE_X7Y27.C6       net (fanout=2)        0.151   Inst_SDRAM_Controller/state__n0325<0>11
    SLICE_X7Y27.C        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1_SW1
    SLICE_X8Y22.A3       net (fanout=1)        1.104   N666
    SLICE_X8Y22.A        Tilo                  0.254   Inst_SDRAM_Controller/state_FSM_FFd15-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.D4       net (fanout=16)       1.371   Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.D        Tilo                  0.254   Inst_SDRAM_Controller/iob_data_next<7>
                                                       Inst_SDRAM_Controller/state__n0325<7>1
    OLOGIC_X0Y47.D1      net (fanout=1)        2.136   Inst_SDRAM_Controller/_n0325<7>
    OLOGIC_X0Y47.CLK0    Todck                 1.178   Inst_SDRAM_Controller/iob_data<7>
                                                       Inst_SDRAM_Controller/iob_data_7
    -------------------------------------------------  ---------------------------
    Total                                      8.352ns (2.634ns logic, 5.718ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SDRAM_Controller/state_FSM_FFd3 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.173ns (Levels of Logic = 4)
  Clock Path Skew:      0.586ns (1.337 - 0.751)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SDRAM_Controller/state_FSM_FFd3 to Inst_SDRAM_Controller/iob_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BQ       Tcko                  0.476   Inst_SDRAM_Controller/state_FSM_FFd5
                                                       Inst_SDRAM_Controller/state_FSM_FFd3
    SLICE_X7Y27.D2       net (fanout=4)        0.731   Inst_SDRAM_Controller/state_FSM_FFd3
    SLICE_X7Y27.D        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>111
    SLICE_X7Y27.C6       net (fanout=2)        0.151   Inst_SDRAM_Controller/state__n0325<0>11
    SLICE_X7Y27.C        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1_SW1
    SLICE_X8Y22.A3       net (fanout=1)        1.104   N666
    SLICE_X8Y22.A        Tilo                  0.254   Inst_SDRAM_Controller/state_FSM_FFd15-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.D4       net (fanout=16)       1.371   Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.D        Tilo                  0.254   Inst_SDRAM_Controller/iob_data_next<7>
                                                       Inst_SDRAM_Controller/state__n0325<7>1
    OLOGIC_X0Y47.D1      net (fanout=1)        2.136   Inst_SDRAM_Controller/_n0325<7>
    OLOGIC_X0Y47.CLK0    Todck                 1.178   Inst_SDRAM_Controller/iob_data<7>
                                                       Inst_SDRAM_Controller/iob_data_7
    -------------------------------------------------  ---------------------------
    Total                                      8.173ns (2.680ns logic, 5.493ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SDRAM_Controller/state_FSM_FFd8 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.052ns (Levels of Logic = 3)
  Clock Path Skew:      0.590ns (1.337 - 0.747)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SDRAM_Controller/state_FSM_FFd8 to Inst_SDRAM_Controller/iob_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.BQ       Tcko                  0.476   Inst_SDRAM_Controller/state_FSM_FFd10
                                                       Inst_SDRAM_Controller/state_FSM_FFd8
    SLICE_X7Y27.C2       net (fanout=9)        1.020   Inst_SDRAM_Controller/state_FSM_FFd8
    SLICE_X7Y27.C        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1_SW1
    SLICE_X8Y22.A3       net (fanout=1)        1.104   N666
    SLICE_X8Y22.A        Tilo                  0.254   Inst_SDRAM_Controller/state_FSM_FFd15-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.D4       net (fanout=16)       1.371   Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.D        Tilo                  0.254   Inst_SDRAM_Controller/iob_data_next<7>
                                                       Inst_SDRAM_Controller/state__n0325<7>1
    OLOGIC_X0Y47.D1      net (fanout=1)        2.136   Inst_SDRAM_Controller/_n0325<7>
    OLOGIC_X0Y47.CLK0    Todck                 1.178   Inst_SDRAM_Controller/iob_data<7>
                                                       Inst_SDRAM_Controller/iob_data_7
    -------------------------------------------------  ---------------------------
    Total                                      8.052ns (2.421ns logic, 5.631ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAM_Controller/iob_command_1 (OLOGIC_X0Y48.D1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SDRAM_Controller/startup_refresh_count_2 (FF)
  Destination:          Inst_SDRAM_Controller/iob_command_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.236ns (Levels of Logic = 4)
  Clock Path Skew:      0.572ns (1.334 - 0.762)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SDRAM_Controller/startup_refresh_count_2 to Inst_SDRAM_Controller/iob_command_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.DQ       Tcko                  0.430   Inst_SDRAM_Controller/startup_refresh_count<2>
                                                       Inst_SDRAM_Controller/startup_refresh_count_2
    SLICE_X2Y30.C1       net (fanout=4)        1.199   Inst_SDRAM_Controller/startup_refresh_count<2>
    SLICE_X2Y30.C        Tilo                  0.235   Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT<2>
                                                       Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>11
    SLICE_X2Y30.A1       net (fanout=1)        0.532   Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>11
    SLICE_X2Y30.A        Tilo                  0.235   Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT<2>
                                                       Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>13
    SLICE_X1Y28.C1       net (fanout=5)        0.969   Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>1
    SLICE_X1Y28.C        Tilo                  0.259   Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31
                                                       Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT311
    SLICE_X1Y28.B2       net (fanout=1)        0.841   Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31
    SLICE_X1Y28.B        Tilo                  0.259   Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31
                                                       Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT312
    OLOGIC_X0Y48.D1      net (fanout=1)        2.099   Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT<1>
    OLOGIC_X0Y48.CLK0    Todck                 1.178   Inst_SDRAM_Controller/iob_command<1>
                                                       Inst_SDRAM_Controller/iob_command_1
    -------------------------------------------------  ---------------------------
    Total                                      8.236ns (2.596ns logic, 5.640ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SDRAM_Controller/startup_refresh_count_8 (FF)
  Destination:          Inst_SDRAM_Controller/iob_command_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.908ns (Levels of Logic = 4)
  Clock Path Skew:      0.577ns (1.246 - 0.669)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SDRAM_Controller/startup_refresh_count_8 to Inst_SDRAM_Controller/iob_command_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y33.BQ       Tcko                  0.430   Inst_SDRAM_Controller/startup_refresh_count<10>
                                                       Inst_SDRAM_Controller/startup_refresh_count_8
    SLICE_X2Y30.C4       net (fanout=4)        0.871   Inst_SDRAM_Controller/startup_refresh_count<8>
    SLICE_X2Y30.C        Tilo                  0.235   Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT<2>
                                                       Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>11
    SLICE_X2Y30.A1       net (fanout=1)        0.532   Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>11
    SLICE_X2Y30.A        Tilo                  0.235   Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT<2>
                                                       Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>13
    SLICE_X1Y28.C1       net (fanout=5)        0.969   Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>1
    SLICE_X1Y28.C        Tilo                  0.259   Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31
                                                       Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT311
    SLICE_X1Y28.B2       net (fanout=1)        0.841   Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31
    SLICE_X1Y28.B        Tilo                  0.259   Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31
                                                       Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT312
    OLOGIC_X0Y48.D1      net (fanout=1)        2.099   Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT<1>
    OLOGIC_X0Y48.CLK0    Todck                 1.178   Inst_SDRAM_Controller/iob_command<1>
                                                       Inst_SDRAM_Controller/iob_command_1
    -------------------------------------------------  ---------------------------
    Total                                      7.908ns (2.596ns logic, 5.312ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SDRAM_Controller/startup_refresh_count_10 (FF)
  Destination:          Inst_SDRAM_Controller/iob_command_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.776ns (Levels of Logic = 4)
  Clock Path Skew:      0.577ns (1.246 - 0.669)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SDRAM_Controller/startup_refresh_count_10 to Inst_SDRAM_Controller/iob_command_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y33.DQ       Tcko                  0.430   Inst_SDRAM_Controller/startup_refresh_count<10>
                                                       Inst_SDRAM_Controller/startup_refresh_count_10
    SLICE_X2Y30.B1       net (fanout=6)        1.075   Inst_SDRAM_Controller/startup_refresh_count<10>
    SLICE_X2Y30.B        Tilo                  0.235   Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT<2>
                                                       Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>12
    SLICE_X2Y30.A5       net (fanout=1)        0.196   Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>12
    SLICE_X2Y30.A        Tilo                  0.235   Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT<2>
                                                       Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>13
    SLICE_X1Y28.C1       net (fanout=5)        0.969   Inst_SDRAM_Controller/startup_refresh_count[13]_PWR_21_o_equal_17_o<13>1
    SLICE_X1Y28.C        Tilo                  0.259   Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31
                                                       Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT311
    SLICE_X1Y28.B2       net (fanout=1)        0.841   Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31
    SLICE_X1Y28.B        Tilo                  0.259   Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT31
                                                       Inst_SDRAM_Controller/Mmux_state[4]_X_134_o_wide_mux_57_OUT312
    OLOGIC_X0Y48.D1      net (fanout=1)        2.099   Inst_SDRAM_Controller/state[4]_X_134_o_wide_mux_57_OUT<1>
    OLOGIC_X0Y48.CLK0    Todck                 1.178   Inst_SDRAM_Controller/iob_command<1>
                                                       Inst_SDRAM_Controller/iob_command_1
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (2.596ns logic, 5.180ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAM_Controller/iob_data_5 (OLOGIC_X0Y45.D1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SDRAM_Controller/state_FSM_FFd13 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.254ns (Levels of Logic = 4)
  Clock Path Skew:      0.591ns (1.340 - 0.749)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SDRAM_Controller/state_FSM_FFd13 to Inst_SDRAM_Controller/iob_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.430   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state_FSM_FFd13
    SLICE_X7Y27.D4       net (fanout=2)        0.956   Inst_SDRAM_Controller/state_FSM_FFd12-In
    SLICE_X7Y27.D        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>111
    SLICE_X7Y27.C6       net (fanout=2)        0.151   Inst_SDRAM_Controller/state__n0325<0>11
    SLICE_X7Y27.C        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1_SW1
    SLICE_X8Y22.A3       net (fanout=1)        1.104   N666
    SLICE_X8Y22.A        Tilo                  0.254   Inst_SDRAM_Controller/state_FSM_FFd15-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.B5       net (fanout=16)       1.273   Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.B        Tilo                  0.254   Inst_SDRAM_Controller/iob_data_next<7>
                                                       Inst_SDRAM_Controller/state__n0325<5>1
    OLOGIC_X0Y45.D1      net (fanout=1)        2.136   Inst_SDRAM_Controller/_n0325<5>
    OLOGIC_X0Y45.CLK0    Todck                 1.178   Inst_SDRAM_Controller/iob_data<5>
                                                       Inst_SDRAM_Controller/iob_data_5
    -------------------------------------------------  ---------------------------
    Total                                      8.254ns (2.634ns logic, 5.620ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SDRAM_Controller/state_FSM_FFd3 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.075ns (Levels of Logic = 4)
  Clock Path Skew:      0.589ns (1.340 - 0.751)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SDRAM_Controller/state_FSM_FFd3 to Inst_SDRAM_Controller/iob_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.BQ       Tcko                  0.476   Inst_SDRAM_Controller/state_FSM_FFd5
                                                       Inst_SDRAM_Controller/state_FSM_FFd3
    SLICE_X7Y27.D2       net (fanout=4)        0.731   Inst_SDRAM_Controller/state_FSM_FFd3
    SLICE_X7Y27.D        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>111
    SLICE_X7Y27.C6       net (fanout=2)        0.151   Inst_SDRAM_Controller/state__n0325<0>11
    SLICE_X7Y27.C        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1_SW1
    SLICE_X8Y22.A3       net (fanout=1)        1.104   N666
    SLICE_X8Y22.A        Tilo                  0.254   Inst_SDRAM_Controller/state_FSM_FFd15-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.B5       net (fanout=16)       1.273   Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.B        Tilo                  0.254   Inst_SDRAM_Controller/iob_data_next<7>
                                                       Inst_SDRAM_Controller/state__n0325<5>1
    OLOGIC_X0Y45.D1      net (fanout=1)        2.136   Inst_SDRAM_Controller/_n0325<5>
    OLOGIC_X0Y45.CLK0    Todck                 1.178   Inst_SDRAM_Controller/iob_data<5>
                                                       Inst_SDRAM_Controller/iob_data_5
    -------------------------------------------------  ---------------------------
    Total                                      8.075ns (2.680ns logic, 5.395ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SDRAM_Controller/state_FSM_FFd8 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.954ns (Levels of Logic = 3)
  Clock Path Skew:      0.593ns (1.340 - 0.747)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SDRAM_Controller/state_FSM_FFd8 to Inst_SDRAM_Controller/iob_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.BQ       Tcko                  0.476   Inst_SDRAM_Controller/state_FSM_FFd10
                                                       Inst_SDRAM_Controller/state_FSM_FFd8
    SLICE_X7Y27.C2       net (fanout=9)        1.020   Inst_SDRAM_Controller/state_FSM_FFd8
    SLICE_X7Y27.C        Tilo                  0.259   Inst_SDRAM_Controller/state_FSM_FFd12-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1_SW1
    SLICE_X8Y22.A3       net (fanout=1)        1.104   N666
    SLICE_X8Y22.A        Tilo                  0.254   Inst_SDRAM_Controller/state_FSM_FFd15-In
                                                       Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.B5       net (fanout=16)       1.273   Inst_SDRAM_Controller/state__n0325<0>1
    SLICE_X4Y31.B        Tilo                  0.254   Inst_SDRAM_Controller/iob_data_next<7>
                                                       Inst_SDRAM_Controller/state__n0325<5>1
    OLOGIC_X0Y45.D1      net (fanout=1)        2.136   Inst_SDRAM_Controller/_n0325<5>
    OLOGIC_X0Y45.CLK0    Todck                 1.178   Inst_SDRAM_Controller/iob_data<5>
                                                       Inst_SDRAM_Controller/iob_data_5
    -------------------------------------------------  ---------------------------
    Total                                      7.954ns (2.421ns logic, 5.533ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gpio1/wbs_readdata_9 (SLICE_X14Y58.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpio1/dir_9 (FF)
  Destination:          gpio1/wbs_readdata_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpio1/dir_9 to gpio1/wbs_readdata_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y58.BQ      Tcko                  0.198   gpio1/dir<11>
                                                       gpio1/dir_9
    SLICE_X14Y58.A5      net (fanout=2)        0.058   gpio1/dir<9>
    SLICE_X14Y58.CLK     Tah         (-Th)    -0.121   gpio1/wbs_readdata<13>
                                                       gpio1/mux1511
                                                       gpio1/wbs_readdata_9
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.319ns logic, 0.058ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAM_Controller/iob_data_next_15 (SLICE_X6Y22.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAM_Controller/save_data_in_31 (FF)
  Destination:          Inst_SDRAM_Controller/iob_data_next_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SDRAM_Controller/save_data_in_31 to Inst_SDRAM_Controller/iob_data_next_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BMUX     Tshcko                0.244   Inst_SDRAM_Controller/save_data_in<30>
                                                       Inst_SDRAM_Controller/save_data_in_31
    SLICE_X6Y22.DX       net (fanout=1)        0.086   Inst_SDRAM_Controller/save_data_in<31>
    SLICE_X6Y22.CLK      Tckdi       (-Th)    -0.048   Inst_SDRAM_Controller/iob_data_next<15>
                                                       Inst_SDRAM_Controller/iob_data_next_15
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.292ns logic, 0.086ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point reg0/reg_in_d_3_0 (SLICE_X18Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_long_register_112 (FF)
  Destination:          reg0/reg_in_d_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_long_register_112 to reg0/reg_in_d_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.AQ      Tcko                  0.198   debug_long_register<115>
                                                       debug_long_register_112
    SLICE_X18Y57.AX      net (fanout=1)        0.150   debug_long_register<112>
    SLICE_X18Y57.CLK     Tckdi       (-Th)    -0.048   reg0/reg_in_d_3<3>
                                                       reg0/reg_in_d_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll0/clkout1_buf/I0
  Logical resource: pll0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: Inst_SDRAM_Controller/iob_address<10>/CLK0
  Logical resource: Inst_SDRAM_Controller/iob_address_10/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: Inst_SDRAM_Controller/iob_address<11>/CLK0
  Logical resource: Inst_SDRAM_Controller/iob_address_11/CK0
  Location pin: OLOGIC_X3Y3.CLK0
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|     15.998ns|            0|            0|            0|        14386|
| TS_pll0_clk2x                 |     10.000ns|      7.999ns|          N/A|            0|            0|        14386|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    7.999|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_SPI_SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_SPI_SCK    |    8.975|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15849 paths, 0 nets, and 4024 connections

Design statistics:
   Minimum period:   8.975ns{1}   (Maximum frequency: 111.421MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 25 17:39:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



