[{"commit":{"message":"fix temp registers; move code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"}],"sha":"543c8635a7fa5f36bdb0135fd66e7c4a61c2fade"}]