
*** Running vivado
    with args -log iq_pid_vco_wrapper_xlslice_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source iq_pid_vco_wrapper_xlslice_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source iq_pid_vco_wrapper_xlslice_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1111.266 ; gain = 180.086 ; free physical = 1677 ; free virtual = 12851
INFO: [Synth 8-638] synthesizing module 'iq_pid_vco_wrapper_xlslice_0_0' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/ip/iq_pid_vco_wrapper_xlslice_0_0/synth/iq_pid_vco_wrapper_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'iq_pid_vco_wrapper_xlslice_0_0' (2#1) [/home/bma/git/fpga_design/redpitaya/iq_pid_vco/iq_pid_vco.srcs/sources_1/bd/iq_pid_vco_wrapper/ip/iq_pid_vco_wrapper_xlslice_0_0/synth/iq_pid_vco_wrapper_xlslice_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1151.734 ; gain = 220.555 ; free physical = 1547 ; free virtual = 12722
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1151.734 ; gain = 220.555 ; free physical = 1546 ; free virtual = 12721
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1394.902 ; gain = 0.000 ; free physical = 1010 ; free virtual = 12186
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1394.902 ; gain = 463.723 ; free physical = 906 ; free virtual = 12082
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1394.902 ; gain = 463.723 ; free physical = 906 ; free virtual = 12082
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1394.902 ; gain = 463.723 ; free physical = 906 ; free virtual = 12082
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1394.902 ; gain = 463.723 ; free physical = 906 ; free virtual = 12082
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1394.902 ; gain = 463.723 ; free physical = 882 ; free virtual = 12058
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1433.902 ; gain = 502.723 ; free physical = 773 ; free virtual = 11949
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1433.902 ; gain = 502.723 ; free physical = 773 ; free virtual = 11949
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1443.918 ; gain = 512.738 ; free physical = 764 ; free virtual = 11939
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1443.918 ; gain = 512.738 ; free physical = 727 ; free virtual = 11903
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1443.918 ; gain = 512.738 ; free physical = 727 ; free virtual = 11903
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1443.918 ; gain = 512.738 ; free physical = 727 ; free virtual = 11903
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1443.918 ; gain = 512.738 ; free physical = 727 ; free virtual = 11903
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1443.918 ; gain = 512.738 ; free physical = 727 ; free virtual = 11902
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1443.918 ; gain = 512.738 ; free physical = 727 ; free virtual = 11902

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1443.918 ; gain = 512.738 ; free physical = 727 ; free virtual = 11902
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1447.918 ; gain = 417.234 ; free physical = 724 ; free virtual = 11899
