
RTOS_01 - Initial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a6c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001c0c  08001c0c  00011c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c24  08001c24  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08001c24  08001c24  00011c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001c2c  08001c2c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c2c  08001c2c  00011c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c30  08001c30  00011c30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001c34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  2000000c  08001c40  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08001c40  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be35  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a5d  00000000  00000000  0002be71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  0002d8d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000aa0  00000000  00000000  0002e438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015349  00000000  00000000  0002eed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba99  00000000  00000000  00044221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091102  00000000  00000000  0004fcba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e0dbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f38  00000000  00000000  000e0e10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000000c 	.word	0x2000000c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001bf4 	.word	0x08001bf4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000010 	.word	0x20000010
 80001dc:	08001bf4 	.word	0x08001bf4

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96e 	b.w	80004d4 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468c      	mov	ip, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 8083 	bne.w	8000326 <__udivmoddi4+0x116>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d947      	bls.n	80002b6 <__udivmoddi4+0xa6>
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b142      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022c:	f1c2 0020 	rsb	r0, r2, #32
 8000230:	fa24 f000 	lsr.w	r0, r4, r0
 8000234:	4091      	lsls	r1, r2
 8000236:	4097      	lsls	r7, r2
 8000238:	ea40 0c01 	orr.w	ip, r0, r1
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbbc f6f8 	udiv	r6, ip, r8
 8000248:	fa1f fe87 	uxth.w	lr, r7
 800024c:	fb08 c116 	mls	r1, r8, r6, ip
 8000250:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000254:	fb06 f10e 	mul.w	r1, r6, lr
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18fb      	adds	r3, r7, r3
 800025e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000262:	f080 8119 	bcs.w	8000498 <__udivmoddi4+0x288>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8116 	bls.w	8000498 <__udivmoddi4+0x288>
 800026c:	3e02      	subs	r6, #2
 800026e:	443b      	add	r3, r7
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0f8 	udiv	r0, r3, r8
 8000278:	fb08 3310 	mls	r3, r8, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fe0e 	mul.w	lr, r0, lr
 8000284:	45a6      	cmp	lr, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	193c      	adds	r4, r7, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8105 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000292:	45a6      	cmp	lr, r4
 8000294:	f240 8102 	bls.w	800049c <__udivmoddi4+0x28c>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a0:	eba4 040e 	sub.w	r4, r4, lr
 80002a4:	2600      	movs	r6, #0
 80002a6:	b11d      	cbz	r5, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c5 4300 	strd	r4, r3, [r5]
 80002b0:	4631      	mov	r1, r6
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	b902      	cbnz	r2, 80002ba <__udivmoddi4+0xaa>
 80002b8:	deff      	udf	#255	; 0xff
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d150      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c2:	1bcb      	subs	r3, r1, r7
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f f887 	uxth.w	r8, r7
 80002cc:	2601      	movs	r6, #1
 80002ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d2:	0c21      	lsrs	r1, r4, #16
 80002d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002dc:	fb08 f30c 	mul.w	r3, r8, ip
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xe4>
 80002e4:	1879      	adds	r1, r7, r1
 80002e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0xe2>
 80002ec:	428b      	cmp	r3, r1
 80002ee:	f200 80e9 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 80002f2:	4684      	mov	ip, r0
 80002f4:	1ac9      	subs	r1, r1, r3
 80002f6:	b2a3      	uxth	r3, r4
 80002f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000300:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000304:	fb08 f800 	mul.w	r8, r8, r0
 8000308:	45a0      	cmp	r8, r4
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x10c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x10a>
 8000314:	45a0      	cmp	r8, r4
 8000316:	f200 80d9 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 800031a:	4618      	mov	r0, r3
 800031c:	eba4 0408 	sub.w	r4, r4, r8
 8000320:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000324:	e7bf      	b.n	80002a6 <__udivmoddi4+0x96>
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x12e>
 800032a:	2d00      	cmp	r5, #0
 800032c:	f000 80b1 	beq.w	8000492 <__udivmoddi4+0x282>
 8000330:	2600      	movs	r6, #0
 8000332:	e9c5 0100 	strd	r0, r1, [r5]
 8000336:	4630      	mov	r0, r6
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f683 	clz	r6, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d14a      	bne.n	80003dc <__udivmoddi4+0x1cc>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b8 	bhi.w	80004c0 <__udivmoddi4+0x2b0>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0103 	sbc.w	r1, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	468c      	mov	ip, r1
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0a8      	beq.n	80002b0 <__udivmoddi4+0xa0>
 800035e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000362:	e7a5      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000364:	f1c2 0320 	rsb	r3, r2, #32
 8000368:	fa20 f603 	lsr.w	r6, r0, r3
 800036c:	4097      	lsls	r7, r2
 800036e:	fa01 f002 	lsl.w	r0, r1, r2
 8000372:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000376:	40d9      	lsrs	r1, r3
 8000378:	4330      	orrs	r0, r6
 800037a:	0c03      	lsrs	r3, r0, #16
 800037c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000380:	fa1f f887 	uxth.w	r8, r7
 8000384:	fb0e 1116 	mls	r1, lr, r6, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb06 f108 	mul.w	r1, r6, r8
 8000390:	4299      	cmp	r1, r3
 8000392:	fa04 f402 	lsl.w	r4, r4, r2
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x19c>
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	f106 3cff 	add.w	ip, r6, #4294967295
 800039e:	f080 808d 	bcs.w	80004bc <__udivmoddi4+0x2ac>
 80003a2:	4299      	cmp	r1, r3
 80003a4:	f240 808a 	bls.w	80004bc <__udivmoddi4+0x2ac>
 80003a8:	3e02      	subs	r6, #2
 80003aa:	443b      	add	r3, r7
 80003ac:	1a5b      	subs	r3, r3, r1
 80003ae:	b281      	uxth	r1, r0
 80003b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb00 f308 	mul.w	r3, r0, r8
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ca:	d273      	bcs.n	80004b4 <__udivmoddi4+0x2a4>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d971      	bls.n	80004b4 <__udivmoddi4+0x2a4>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4439      	add	r1, r7
 80003d4:	1acb      	subs	r3, r1, r3
 80003d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003da:	e778      	b.n	80002ce <__udivmoddi4+0xbe>
 80003dc:	f1c6 0c20 	rsb	ip, r6, #32
 80003e0:	fa03 f406 	lsl.w	r4, r3, r6
 80003e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e8:	431c      	orrs	r4, r3
 80003ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ee:	fa01 f306 	lsl.w	r3, r1, r6
 80003f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003fa:	431f      	orrs	r7, r3
 80003fc:	0c3b      	lsrs	r3, r7, #16
 80003fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000402:	fa1f f884 	uxth.w	r8, r4
 8000406:	fb0e 1119 	mls	r1, lr, r9, r1
 800040a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040e:	fb09 fa08 	mul.w	sl, r9, r8
 8000412:	458a      	cmp	sl, r1
 8000414:	fa02 f206 	lsl.w	r2, r2, r6
 8000418:	fa00 f306 	lsl.w	r3, r0, r6
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x220>
 800041e:	1861      	adds	r1, r4, r1
 8000420:	f109 30ff 	add.w	r0, r9, #4294967295
 8000424:	d248      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000426:	458a      	cmp	sl, r1
 8000428:	d946      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4421      	add	r1, r4
 8000430:	eba1 010a 	sub.w	r1, r1, sl
 8000434:	b2bf      	uxth	r7, r7
 8000436:	fbb1 f0fe 	udiv	r0, r1, lr
 800043a:	fb0e 1110 	mls	r1, lr, r0, r1
 800043e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000442:	fb00 f808 	mul.w	r8, r0, r8
 8000446:	45b8      	cmp	r8, r7
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x24a>
 800044a:	19e7      	adds	r7, r4, r7
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000450:	d22e      	bcs.n	80004b0 <__udivmoddi4+0x2a0>
 8000452:	45b8      	cmp	r8, r7
 8000454:	d92c      	bls.n	80004b0 <__udivmoddi4+0x2a0>
 8000456:	3802      	subs	r0, #2
 8000458:	4427      	add	r7, r4
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	eba7 0708 	sub.w	r7, r7, r8
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	454f      	cmp	r7, r9
 8000468:	46c6      	mov	lr, r8
 800046a:	4649      	mov	r1, r9
 800046c:	d31a      	bcc.n	80004a4 <__udivmoddi4+0x294>
 800046e:	d017      	beq.n	80004a0 <__udivmoddi4+0x290>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x27a>
 8000472:	ebb3 020e 	subs.w	r2, r3, lr
 8000476:	eb67 0701 	sbc.w	r7, r7, r1
 800047a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047e:	40f2      	lsrs	r2, r6
 8000480:	ea4c 0202 	orr.w	r2, ip, r2
 8000484:	40f7      	lsrs	r7, r6
 8000486:	e9c5 2700 	strd	r2, r7, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e70b      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e9      	b.n	8000270 <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fd      	b.n	800029c <__udivmoddi4+0x8c>
 80004a0:	4543      	cmp	r3, r8
 80004a2:	d2e5      	bcs.n	8000470 <__udivmoddi4+0x260>
 80004a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a8:	eb69 0104 	sbc.w	r1, r9, r4
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7df      	b.n	8000470 <__udivmoddi4+0x260>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e7d2      	b.n	800045a <__udivmoddi4+0x24a>
 80004b4:	4660      	mov	r0, ip
 80004b6:	e78d      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e7b9      	b.n	8000430 <__udivmoddi4+0x220>
 80004bc:	4666      	mov	r6, ip
 80004be:	e775      	b.n	80003ac <__udivmoddi4+0x19c>
 80004c0:	4630      	mov	r0, r6
 80004c2:	e74a      	b.n	800035a <__udivmoddi4+0x14a>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	4439      	add	r1, r7
 80004ca:	e713      	b.n	80002f4 <__udivmoddi4+0xe4>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	e724      	b.n	800031c <__udivmoddi4+0x10c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004dc:	f000 f958 	bl	8000790 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e0:	f000 f802 	bl	80004e8 <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004e4:	e7fe      	b.n	80004e4 <main+0xc>
	...

080004e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b094      	sub	sp, #80	; 0x50
 80004ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ee:	f107 0320 	add.w	r3, r7, #32
 80004f2:	2230      	movs	r2, #48	; 0x30
 80004f4:	2100      	movs	r1, #0
 80004f6:	4618      	mov	r0, r3
 80004f8:	f001 fb74 	bl	8001be4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004fc:	f107 030c 	add.w	r3, r7, #12
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]
 8000508:	60da      	str	r2, [r3, #12]
 800050a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800050c:	2300      	movs	r3, #0
 800050e:	60bb      	str	r3, [r7, #8]
 8000510:	4b23      	ldr	r3, [pc, #140]	; (80005a0 <SystemClock_Config+0xb8>)
 8000512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000514:	4a22      	ldr	r2, [pc, #136]	; (80005a0 <SystemClock_Config+0xb8>)
 8000516:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800051a:	6413      	str	r3, [r2, #64]	; 0x40
 800051c:	4b20      	ldr	r3, [pc, #128]	; (80005a0 <SystemClock_Config+0xb8>)
 800051e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000520:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000524:	60bb      	str	r3, [r7, #8]
 8000526:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000528:	2300      	movs	r3, #0
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	4b1d      	ldr	r3, [pc, #116]	; (80005a4 <SystemClock_Config+0xbc>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000534:	4a1b      	ldr	r2, [pc, #108]	; (80005a4 <SystemClock_Config+0xbc>)
 8000536:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800053a:	6013      	str	r3, [r2, #0]
 800053c:	4b19      	ldr	r3, [pc, #100]	; (80005a4 <SystemClock_Config+0xbc>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000544:	607b      	str	r3, [r7, #4]
 8000546:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000548:	2302      	movs	r3, #2
 800054a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800054c:	2301      	movs	r3, #1
 800054e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000550:	2310      	movs	r3, #16
 8000552:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000554:	2300      	movs	r3, #0
 8000556:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000558:	f107 0320 	add.w	r3, r7, #32
 800055c:	4618      	mov	r0, r3
 800055e:	f000 fa3b 	bl	80009d8 <HAL_RCC_OscConfig>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000568:	f000 f830 	bl	80005cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800056c:	230f      	movs	r3, #15
 800056e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000570:	2300      	movs	r3, #0
 8000572:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000574:	2300      	movs	r3, #0
 8000576:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000578:	2300      	movs	r3, #0
 800057a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800057c:	2300      	movs	r3, #0
 800057e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000580:	f107 030c 	add.w	r3, r7, #12
 8000584:	2100      	movs	r1, #0
 8000586:	4618      	mov	r0, r3
 8000588:	f000 fc9e 	bl	8000ec8 <HAL_RCC_ClockConfig>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000592:	f000 f81b 	bl	80005cc <Error_Handler>
  }
}
 8000596:	bf00      	nop
 8000598:	3750      	adds	r7, #80	; 0x50
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	40023800 	.word	0x40023800
 80005a4:	40007000 	.word	0x40007000

080005a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a04      	ldr	r2, [pc, #16]	; (80005c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d101      	bne.n	80005be <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80005ba:	f000 f90b 	bl	80007d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80005be:	bf00      	nop
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40000800 	.word	0x40000800

080005cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d0:	b672      	cpsid	i
}
 80005d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <Error_Handler+0x8>
	...

080005d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005de:	2300      	movs	r3, #0
 80005e0:	607b      	str	r3, [r7, #4]
 80005e2:	4b10      	ldr	r3, [pc, #64]	; (8000624 <HAL_MspInit+0x4c>)
 80005e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005e6:	4a0f      	ldr	r2, [pc, #60]	; (8000624 <HAL_MspInit+0x4c>)
 80005e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005ec:	6453      	str	r3, [r2, #68]	; 0x44
 80005ee:	4b0d      	ldr	r3, [pc, #52]	; (8000624 <HAL_MspInit+0x4c>)
 80005f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fa:	2300      	movs	r3, #0
 80005fc:	603b      	str	r3, [r7, #0]
 80005fe:	4b09      	ldr	r3, [pc, #36]	; (8000624 <HAL_MspInit+0x4c>)
 8000600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000602:	4a08      	ldr	r2, [pc, #32]	; (8000624 <HAL_MspInit+0x4c>)
 8000604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000608:	6413      	str	r3, [r2, #64]	; 0x40
 800060a:	4b06      	ldr	r3, [pc, #24]	; (8000624 <HAL_MspInit+0x4c>)
 800060c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000612:	603b      	str	r3, [r7, #0]
 8000614:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	40023800 	.word	0x40023800

08000628 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b08c      	sub	sp, #48	; 0x30
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000630:	2300      	movs	r3, #0
 8000632:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000634:	2300      	movs	r3, #0
 8000636:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8000638:	2200      	movs	r2, #0
 800063a:	6879      	ldr	r1, [r7, #4]
 800063c:	201e      	movs	r0, #30
 800063e:	f000 f9a1 	bl	8000984 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000642:	201e      	movs	r0, #30
 8000644:	f000 f9ba 	bl	80009bc <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	4b1e      	ldr	r3, [pc, #120]	; (80006c8 <HAL_InitTick+0xa0>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000650:	4a1d      	ldr	r2, [pc, #116]	; (80006c8 <HAL_InitTick+0xa0>)
 8000652:	f043 0304 	orr.w	r3, r3, #4
 8000656:	6413      	str	r3, [r2, #64]	; 0x40
 8000658:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <HAL_InitTick+0xa0>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800065c:	f003 0304 	and.w	r3, r3, #4
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000664:	f107 0210 	add.w	r2, r7, #16
 8000668:	f107 0314 	add.w	r3, r7, #20
 800066c:	4611      	mov	r1, r2
 800066e:	4618      	mov	r0, r3
 8000670:	f000 fde6 	bl	8001240 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000674:	f000 fdd0 	bl	8001218 <HAL_RCC_GetPCLK1Freq>
 8000678:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800067a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800067c:	4a13      	ldr	r2, [pc, #76]	; (80006cc <HAL_InitTick+0xa4>)
 800067e:	fba2 2303 	umull	r2, r3, r2, r3
 8000682:	0c9b      	lsrs	r3, r3, #18
 8000684:	3b01      	subs	r3, #1
 8000686:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000688:	4b11      	ldr	r3, [pc, #68]	; (80006d0 <HAL_InitTick+0xa8>)
 800068a:	4a12      	ldr	r2, [pc, #72]	; (80006d4 <HAL_InitTick+0xac>)
 800068c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800068e:	4b10      	ldr	r3, [pc, #64]	; (80006d0 <HAL_InitTick+0xa8>)
 8000690:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000694:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000696:	4a0e      	ldr	r2, [pc, #56]	; (80006d0 <HAL_InitTick+0xa8>)
 8000698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800069a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800069c:	4b0c      	ldr	r3, [pc, #48]	; (80006d0 <HAL_InitTick+0xa8>)
 800069e:	2200      	movs	r2, #0
 80006a0:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006a2:	4b0b      	ldr	r3, [pc, #44]	; (80006d0 <HAL_InitTick+0xa8>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80006a8:	4809      	ldr	r0, [pc, #36]	; (80006d0 <HAL_InitTick+0xa8>)
 80006aa:	f000 fdfb 	bl	80012a4 <HAL_TIM_Base_Init>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d104      	bne.n	80006be <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80006b4:	4806      	ldr	r0, [pc, #24]	; (80006d0 <HAL_InitTick+0xa8>)
 80006b6:	f000 fe4f 	bl	8001358 <HAL_TIM_Base_Start_IT>
 80006ba:	4603      	mov	r3, r0
 80006bc:	e000      	b.n	80006c0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80006be:	2301      	movs	r3, #1
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3730      	adds	r7, #48	; 0x30
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40023800 	.word	0x40023800
 80006cc:	431bde83 	.word	0x431bde83
 80006d0:	200000b4 	.word	0x200000b4
 80006d4:	40000800 	.word	0x40000800

080006d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006dc:	e7fe      	b.n	80006dc <NMI_Handler+0x4>

080006de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006de:	b480      	push	{r7}
 80006e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e2:	e7fe      	b.n	80006e2 <HardFault_Handler+0x4>

080006e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e8:	e7fe      	b.n	80006e8 <MemManage_Handler+0x4>

080006ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006ea:	b480      	push	{r7}
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ee:	e7fe      	b.n	80006ee <BusFault_Handler+0x4>

080006f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f4:	e7fe      	b.n	80006f4 <UsageFault_Handler+0x4>

080006f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006f6:	b480      	push	{r7}
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006fa:	bf00      	nop
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000708:	4802      	ldr	r0, [pc, #8]	; (8000714 <TIM4_IRQHandler+0x10>)
 800070a:	f000 fe87 	bl	800141c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200000b4 	.word	0x200000b4

08000718 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800071c:	4b06      	ldr	r3, [pc, #24]	; (8000738 <SystemInit+0x20>)
 800071e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000722:	4a05      	ldr	r2, [pc, #20]	; (8000738 <SystemInit+0x20>)
 8000724:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000728:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800072c:	bf00      	nop
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	e000ed00 	.word	0xe000ed00

0800073c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800073c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000774 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000740:	480d      	ldr	r0, [pc, #52]	; (8000778 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000742:	490e      	ldr	r1, [pc, #56]	; (800077c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000744:	4a0e      	ldr	r2, [pc, #56]	; (8000780 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000746:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000748:	e002      	b.n	8000750 <LoopCopyDataInit>

0800074a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800074a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800074c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800074e:	3304      	adds	r3, #4

08000750 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000750:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000752:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000754:	d3f9      	bcc.n	800074a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000756:	4a0b      	ldr	r2, [pc, #44]	; (8000784 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000758:	4c0b      	ldr	r4, [pc, #44]	; (8000788 <LoopFillZerobss+0x26>)
  movs r3, #0
 800075a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800075c:	e001      	b.n	8000762 <LoopFillZerobss>

0800075e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800075e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000760:	3204      	adds	r2, #4

08000762 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000762:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000764:	d3fb      	bcc.n	800075e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000766:	f7ff ffd7 	bl	8000718 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800076a:	f001 fa17 	bl	8001b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800076e:	f7ff feb3 	bl	80004d8 <main>
  bx  lr    
 8000772:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000774:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000778:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800077c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000780:	08001c34 	.word	0x08001c34
  ldr r2, =_sbss
 8000784:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000788:	20000100 	.word	0x20000100

0800078c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800078c:	e7fe      	b.n	800078c <ADC_IRQHandler>
	...

08000790 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000794:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <HAL_Init+0x40>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a0d      	ldr	r2, [pc, #52]	; (80007d0 <HAL_Init+0x40>)
 800079a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800079e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80007a0:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <HAL_Init+0x40>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a0a      	ldr	r2, [pc, #40]	; (80007d0 <HAL_Init+0x40>)
 80007a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007ac:	4b08      	ldr	r3, [pc, #32]	; (80007d0 <HAL_Init+0x40>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a07      	ldr	r2, [pc, #28]	; (80007d0 <HAL_Init+0x40>)
 80007b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007b8:	2003      	movs	r0, #3
 80007ba:	f000 f8d8 	bl	800096e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007be:	200f      	movs	r0, #15
 80007c0:	f7ff ff32 	bl	8000628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007c4:	f7ff ff08 	bl	80005d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007c8:	2300      	movs	r3, #0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40023c00 	.word	0x40023c00

080007d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <HAL_IncTick+0x20>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	461a      	mov	r2, r3
 80007de:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <HAL_IncTick+0x24>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4413      	add	r3, r2
 80007e4:	4a04      	ldr	r2, [pc, #16]	; (80007f8 <HAL_IncTick+0x24>)
 80007e6:	6013      	str	r3, [r2, #0]
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	20000008 	.word	0x20000008
 80007f8:	200000fc 	.word	0x200000fc

080007fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000800:	4b03      	ldr	r3, [pc, #12]	; (8000810 <HAL_GetTick+0x14>)
 8000802:	681b      	ldr	r3, [r3, #0]
}
 8000804:	4618      	mov	r0, r3
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	200000fc 	.word	0x200000fc

08000814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000814:	b480      	push	{r7}
 8000816:	b085      	sub	sp, #20
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	f003 0307 	and.w	r3, r3, #7
 8000822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000824:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <__NVIC_SetPriorityGrouping+0x44>)
 8000826:	68db      	ldr	r3, [r3, #12]
 8000828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800082a:	68ba      	ldr	r2, [r7, #8]
 800082c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000830:	4013      	ands	r3, r2
 8000832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000838:	68bb      	ldr	r3, [r7, #8]
 800083a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800083c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000846:	4a04      	ldr	r2, [pc, #16]	; (8000858 <__NVIC_SetPriorityGrouping+0x44>)
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	60d3      	str	r3, [r2, #12]
}
 800084c:	bf00      	nop
 800084e:	3714      	adds	r7, #20
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr
 8000858:	e000ed00 	.word	0xe000ed00

0800085c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000860:	4b04      	ldr	r3, [pc, #16]	; (8000874 <__NVIC_GetPriorityGrouping+0x18>)
 8000862:	68db      	ldr	r3, [r3, #12]
 8000864:	0a1b      	lsrs	r3, r3, #8
 8000866:	f003 0307 	and.w	r3, r3, #7
}
 800086a:	4618      	mov	r0, r3
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr
 8000874:	e000ed00 	.word	0xe000ed00

08000878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000878:	b480      	push	{r7}
 800087a:	b083      	sub	sp, #12
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000886:	2b00      	cmp	r3, #0
 8000888:	db0b      	blt.n	80008a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	f003 021f 	and.w	r2, r3, #31
 8000890:	4907      	ldr	r1, [pc, #28]	; (80008b0 <__NVIC_EnableIRQ+0x38>)
 8000892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000896:	095b      	lsrs	r3, r3, #5
 8000898:	2001      	movs	r0, #1
 800089a:	fa00 f202 	lsl.w	r2, r0, r2
 800089e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008a2:	bf00      	nop
 80008a4:	370c      	adds	r7, #12
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	e000e100 	.word	0xe000e100

080008b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	6039      	str	r1, [r7, #0]
 80008be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	db0a      	blt.n	80008de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	490c      	ldr	r1, [pc, #48]	; (8000900 <__NVIC_SetPriority+0x4c>)
 80008ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d2:	0112      	lsls	r2, r2, #4
 80008d4:	b2d2      	uxtb	r2, r2
 80008d6:	440b      	add	r3, r1
 80008d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008dc:	e00a      	b.n	80008f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	4908      	ldr	r1, [pc, #32]	; (8000904 <__NVIC_SetPriority+0x50>)
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	f003 030f 	and.w	r3, r3, #15
 80008ea:	3b04      	subs	r3, #4
 80008ec:	0112      	lsls	r2, r2, #4
 80008ee:	b2d2      	uxtb	r2, r2
 80008f0:	440b      	add	r3, r1
 80008f2:	761a      	strb	r2, [r3, #24]
}
 80008f4:	bf00      	nop
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	e000e100 	.word	0xe000e100
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000908:	b480      	push	{r7}
 800090a:	b089      	sub	sp, #36	; 0x24
 800090c:	af00      	add	r7, sp, #0
 800090e:	60f8      	str	r0, [r7, #12]
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	f003 0307 	and.w	r3, r3, #7
 800091a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800091c:	69fb      	ldr	r3, [r7, #28]
 800091e:	f1c3 0307 	rsb	r3, r3, #7
 8000922:	2b04      	cmp	r3, #4
 8000924:	bf28      	it	cs
 8000926:	2304      	movcs	r3, #4
 8000928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	3304      	adds	r3, #4
 800092e:	2b06      	cmp	r3, #6
 8000930:	d902      	bls.n	8000938 <NVIC_EncodePriority+0x30>
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	3b03      	subs	r3, #3
 8000936:	e000      	b.n	800093a <NVIC_EncodePriority+0x32>
 8000938:	2300      	movs	r3, #0
 800093a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800093c:	f04f 32ff 	mov.w	r2, #4294967295
 8000940:	69bb      	ldr	r3, [r7, #24]
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	43da      	mvns	r2, r3
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	401a      	ands	r2, r3
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000950:	f04f 31ff 	mov.w	r1, #4294967295
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	fa01 f303 	lsl.w	r3, r1, r3
 800095a:	43d9      	mvns	r1, r3
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000960:	4313      	orrs	r3, r2
         );
}
 8000962:	4618      	mov	r0, r3
 8000964:	3724      	adds	r7, #36	; 0x24
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b082      	sub	sp, #8
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f7ff ff4c 	bl	8000814 <__NVIC_SetPriorityGrouping>
}
 800097c:	bf00      	nop
 800097e:	3708      	adds	r7, #8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
 800098a:	4603      	mov	r3, r0
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	607a      	str	r2, [r7, #4]
 8000990:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000996:	f7ff ff61 	bl	800085c <__NVIC_GetPriorityGrouping>
 800099a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	68b9      	ldr	r1, [r7, #8]
 80009a0:	6978      	ldr	r0, [r7, #20]
 80009a2:	f7ff ffb1 	bl	8000908 <NVIC_EncodePriority>
 80009a6:	4602      	mov	r2, r0
 80009a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ac:	4611      	mov	r1, r2
 80009ae:	4618      	mov	r0, r3
 80009b0:	f7ff ff80 	bl	80008b4 <__NVIC_SetPriority>
}
 80009b4:	bf00      	nop
 80009b6:	3718      	adds	r7, #24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff ff54 	bl	8000878 <__NVIC_EnableIRQ>
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d101      	bne.n	80009ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80009e6:	2301      	movs	r3, #1
 80009e8:	e264      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d075      	beq.n	8000ae2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80009f6:	4ba3      	ldr	r3, [pc, #652]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	f003 030c 	and.w	r3, r3, #12
 80009fe:	2b04      	cmp	r3, #4
 8000a00:	d00c      	beq.n	8000a1c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a02:	4ba0      	ldr	r3, [pc, #640]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a04:	689b      	ldr	r3, [r3, #8]
 8000a06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000a0a:	2b08      	cmp	r3, #8
 8000a0c:	d112      	bne.n	8000a34 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a0e:	4b9d      	ldr	r3, [pc, #628]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000a1a:	d10b      	bne.n	8000a34 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a1c:	4b99      	ldr	r3, [pc, #612]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d05b      	beq.n	8000ae0 <HAL_RCC_OscConfig+0x108>
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d157      	bne.n	8000ae0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000a30:	2301      	movs	r3, #1
 8000a32:	e23f      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a3c:	d106      	bne.n	8000a4c <HAL_RCC_OscConfig+0x74>
 8000a3e:	4b91      	ldr	r3, [pc, #580]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a90      	ldr	r2, [pc, #576]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a48:	6013      	str	r3, [r2, #0]
 8000a4a:	e01d      	b.n	8000a88 <HAL_RCC_OscConfig+0xb0>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a54:	d10c      	bne.n	8000a70 <HAL_RCC_OscConfig+0x98>
 8000a56:	4b8b      	ldr	r3, [pc, #556]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a8a      	ldr	r2, [pc, #552]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a60:	6013      	str	r3, [r2, #0]
 8000a62:	4b88      	ldr	r3, [pc, #544]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a87      	ldr	r2, [pc, #540]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a6c:	6013      	str	r3, [r2, #0]
 8000a6e:	e00b      	b.n	8000a88 <HAL_RCC_OscConfig+0xb0>
 8000a70:	4b84      	ldr	r3, [pc, #528]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a83      	ldr	r2, [pc, #524]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a7a:	6013      	str	r3, [r2, #0]
 8000a7c:	4b81      	ldr	r3, [pc, #516]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a80      	ldr	r2, [pc, #512]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000a82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d013      	beq.n	8000ab8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a90:	f7ff feb4 	bl	80007fc <HAL_GetTick>
 8000a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a96:	e008      	b.n	8000aaa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a98:	f7ff feb0 	bl	80007fc <HAL_GetTick>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	693b      	ldr	r3, [r7, #16]
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	2b64      	cmp	r3, #100	; 0x64
 8000aa4:	d901      	bls.n	8000aaa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000aa6:	2303      	movs	r3, #3
 8000aa8:	e204      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000aaa:	4b76      	ldr	r3, [pc, #472]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d0f0      	beq.n	8000a98 <HAL_RCC_OscConfig+0xc0>
 8000ab6:	e014      	b.n	8000ae2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ab8:	f7ff fea0 	bl	80007fc <HAL_GetTick>
 8000abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000abe:	e008      	b.n	8000ad2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ac0:	f7ff fe9c 	bl	80007fc <HAL_GetTick>
 8000ac4:	4602      	mov	r2, r0
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	2b64      	cmp	r3, #100	; 0x64
 8000acc:	d901      	bls.n	8000ad2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000ace:	2303      	movs	r3, #3
 8000ad0:	e1f0      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ad2:	4b6c      	ldr	r3, [pc, #432]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d1f0      	bne.n	8000ac0 <HAL_RCC_OscConfig+0xe8>
 8000ade:	e000      	b.n	8000ae2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f003 0302 	and.w	r3, r3, #2
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d063      	beq.n	8000bb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000aee:	4b65      	ldr	r3, [pc, #404]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000af0:	689b      	ldr	r3, [r3, #8]
 8000af2:	f003 030c 	and.w	r3, r3, #12
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d00b      	beq.n	8000b12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000afa:	4b62      	ldr	r3, [pc, #392]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000afc:	689b      	ldr	r3, [r3, #8]
 8000afe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000b02:	2b08      	cmp	r3, #8
 8000b04:	d11c      	bne.n	8000b40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000b06:	4b5f      	ldr	r3, [pc, #380]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d116      	bne.n	8000b40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b12:	4b5c      	ldr	r3, [pc, #368]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d005      	beq.n	8000b2a <HAL_RCC_OscConfig+0x152>
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	68db      	ldr	r3, [r3, #12]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d001      	beq.n	8000b2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000b26:	2301      	movs	r3, #1
 8000b28:	e1c4      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b2a:	4b56      	ldr	r3, [pc, #344]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	691b      	ldr	r3, [r3, #16]
 8000b36:	00db      	lsls	r3, r3, #3
 8000b38:	4952      	ldr	r1, [pc, #328]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b3e:	e03a      	b.n	8000bb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d020      	beq.n	8000b8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b48:	4b4f      	ldr	r3, [pc, #316]	; (8000c88 <HAL_RCC_OscConfig+0x2b0>)
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b4e:	f7ff fe55 	bl	80007fc <HAL_GetTick>
 8000b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b54:	e008      	b.n	8000b68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b56:	f7ff fe51 	bl	80007fc <HAL_GetTick>
 8000b5a:	4602      	mov	r2, r0
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	2b02      	cmp	r3, #2
 8000b62:	d901      	bls.n	8000b68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000b64:	2303      	movs	r3, #3
 8000b66:	e1a5      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b68:	4b46      	ldr	r3, [pc, #280]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f003 0302 	and.w	r3, r3, #2
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d0f0      	beq.n	8000b56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b74:	4b43      	ldr	r3, [pc, #268]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	691b      	ldr	r3, [r3, #16]
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	4940      	ldr	r1, [pc, #256]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000b84:	4313      	orrs	r3, r2
 8000b86:	600b      	str	r3, [r1, #0]
 8000b88:	e015      	b.n	8000bb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000b8a:	4b3f      	ldr	r3, [pc, #252]	; (8000c88 <HAL_RCC_OscConfig+0x2b0>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b90:	f7ff fe34 	bl	80007fc <HAL_GetTick>
 8000b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b96:	e008      	b.n	8000baa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b98:	f7ff fe30 	bl	80007fc <HAL_GetTick>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	2b02      	cmp	r3, #2
 8000ba4:	d901      	bls.n	8000baa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	e184      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000baa:	4b36      	ldr	r3, [pc, #216]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f003 0302 	and.w	r3, r3, #2
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1f0      	bne.n	8000b98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f003 0308 	and.w	r3, r3, #8
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d030      	beq.n	8000c24 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	695b      	ldr	r3, [r3, #20]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d016      	beq.n	8000bf8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000bca:	4b30      	ldr	r3, [pc, #192]	; (8000c8c <HAL_RCC_OscConfig+0x2b4>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000bd0:	f7ff fe14 	bl	80007fc <HAL_GetTick>
 8000bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000bd6:	e008      	b.n	8000bea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000bd8:	f7ff fe10 	bl	80007fc <HAL_GetTick>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	2b02      	cmp	r3, #2
 8000be4:	d901      	bls.n	8000bea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000be6:	2303      	movs	r3, #3
 8000be8:	e164      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000bea:	4b26      	ldr	r3, [pc, #152]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000bec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000bee:	f003 0302 	and.w	r3, r3, #2
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d0f0      	beq.n	8000bd8 <HAL_RCC_OscConfig+0x200>
 8000bf6:	e015      	b.n	8000c24 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000bf8:	4b24      	ldr	r3, [pc, #144]	; (8000c8c <HAL_RCC_OscConfig+0x2b4>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bfe:	f7ff fdfd 	bl	80007fc <HAL_GetTick>
 8000c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c04:	e008      	b.n	8000c18 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c06:	f7ff fdf9 	bl	80007fc <HAL_GetTick>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	d901      	bls.n	8000c18 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000c14:	2303      	movs	r3, #3
 8000c16:	e14d      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c18:	4b1a      	ldr	r3, [pc, #104]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000c1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c1c:	f003 0302 	and.w	r3, r3, #2
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d1f0      	bne.n	8000c06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f003 0304 	and.w	r3, r3, #4
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	f000 80a0 	beq.w	8000d72 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c32:	2300      	movs	r3, #0
 8000c34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c36:	4b13      	ldr	r3, [pc, #76]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d10f      	bne.n	8000c62 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4a:	4a0e      	ldr	r2, [pc, #56]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000c4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c50:	6413      	str	r3, [r2, #64]	; 0x40
 8000c52:	4b0c      	ldr	r3, [pc, #48]	; (8000c84 <HAL_RCC_OscConfig+0x2ac>)
 8000c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c5a:	60bb      	str	r3, [r7, #8]
 8000c5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c62:	4b0b      	ldr	r3, [pc, #44]	; (8000c90 <HAL_RCC_OscConfig+0x2b8>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d121      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c6e:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <HAL_RCC_OscConfig+0x2b8>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a07      	ldr	r2, [pc, #28]	; (8000c90 <HAL_RCC_OscConfig+0x2b8>)
 8000c74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000c7a:	f7ff fdbf 	bl	80007fc <HAL_GetTick>
 8000c7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c80:	e011      	b.n	8000ca6 <HAL_RCC_OscConfig+0x2ce>
 8000c82:	bf00      	nop
 8000c84:	40023800 	.word	0x40023800
 8000c88:	42470000 	.word	0x42470000
 8000c8c:	42470e80 	.word	0x42470e80
 8000c90:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c94:	f7ff fdb2 	bl	80007fc <HAL_GetTick>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	2b02      	cmp	r3, #2
 8000ca0:	d901      	bls.n	8000ca6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	e106      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ca6:	4b85      	ldr	r3, [pc, #532]	; (8000ebc <HAL_RCC_OscConfig+0x4e4>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d0f0      	beq.n	8000c94 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	2b01      	cmp	r3, #1
 8000cb8:	d106      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x2f0>
 8000cba:	4b81      	ldr	r3, [pc, #516]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000cbe:	4a80      	ldr	r2, [pc, #512]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	6713      	str	r3, [r2, #112]	; 0x70
 8000cc6:	e01c      	b.n	8000d02 <HAL_RCC_OscConfig+0x32a>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	689b      	ldr	r3, [r3, #8]
 8000ccc:	2b05      	cmp	r3, #5
 8000cce:	d10c      	bne.n	8000cea <HAL_RCC_OscConfig+0x312>
 8000cd0:	4b7b      	ldr	r3, [pc, #492]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000cd4:	4a7a      	ldr	r2, [pc, #488]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000cd6:	f043 0304 	orr.w	r3, r3, #4
 8000cda:	6713      	str	r3, [r2, #112]	; 0x70
 8000cdc:	4b78      	ldr	r3, [pc, #480]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ce0:	4a77      	ldr	r2, [pc, #476]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000ce2:	f043 0301 	orr.w	r3, r3, #1
 8000ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8000ce8:	e00b      	b.n	8000d02 <HAL_RCC_OscConfig+0x32a>
 8000cea:	4b75      	ldr	r3, [pc, #468]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000cee:	4a74      	ldr	r2, [pc, #464]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000cf0:	f023 0301 	bic.w	r3, r3, #1
 8000cf4:	6713      	str	r3, [r2, #112]	; 0x70
 8000cf6:	4b72      	ldr	r3, [pc, #456]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000cfa:	4a71      	ldr	r2, [pc, #452]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000cfc:	f023 0304 	bic.w	r3, r3, #4
 8000d00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d015      	beq.n	8000d36 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d0a:	f7ff fd77 	bl	80007fc <HAL_GetTick>
 8000d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d10:	e00a      	b.n	8000d28 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d12:	f7ff fd73 	bl	80007fc <HAL_GetTick>
 8000d16:	4602      	mov	r2, r0
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d901      	bls.n	8000d28 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	e0c5      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d28:	4b65      	ldr	r3, [pc, #404]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d2c:	f003 0302 	and.w	r3, r3, #2
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d0ee      	beq.n	8000d12 <HAL_RCC_OscConfig+0x33a>
 8000d34:	e014      	b.n	8000d60 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d36:	f7ff fd61 	bl	80007fc <HAL_GetTick>
 8000d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d3c:	e00a      	b.n	8000d54 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d3e:	f7ff fd5d 	bl	80007fc <HAL_GetTick>
 8000d42:	4602      	mov	r2, r0
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	1ad3      	subs	r3, r2, r3
 8000d48:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d901      	bls.n	8000d54 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000d50:	2303      	movs	r3, #3
 8000d52:	e0af      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d54:	4b5a      	ldr	r3, [pc, #360]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d58:	f003 0302 	and.w	r3, r3, #2
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d1ee      	bne.n	8000d3e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000d60:	7dfb      	ldrb	r3, [r7, #23]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d105      	bne.n	8000d72 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d66:	4b56      	ldr	r3, [pc, #344]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6a:	4a55      	ldr	r2, [pc, #340]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000d6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d70:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	699b      	ldr	r3, [r3, #24]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	f000 809b 	beq.w	8000eb2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000d7c:	4b50      	ldr	r3, [pc, #320]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	f003 030c 	and.w	r3, r3, #12
 8000d84:	2b08      	cmp	r3, #8
 8000d86:	d05c      	beq.n	8000e42 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	d141      	bne.n	8000e14 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d90:	4b4c      	ldr	r3, [pc, #304]	; (8000ec4 <HAL_RCC_OscConfig+0x4ec>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d96:	f7ff fd31 	bl	80007fc <HAL_GetTick>
 8000d9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000d9c:	e008      	b.n	8000db0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d9e:	f7ff fd2d 	bl	80007fc <HAL_GetTick>
 8000da2:	4602      	mov	r2, r0
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	d901      	bls.n	8000db0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8000dac:	2303      	movs	r3, #3
 8000dae:	e081      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000db0:	4b43      	ldr	r3, [pc, #268]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d1f0      	bne.n	8000d9e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	69da      	ldr	r2, [r3, #28]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6a1b      	ldr	r3, [r3, #32]
 8000dc4:	431a      	orrs	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dca:	019b      	lsls	r3, r3, #6
 8000dcc:	431a      	orrs	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd2:	085b      	lsrs	r3, r3, #1
 8000dd4:	3b01      	subs	r3, #1
 8000dd6:	041b      	lsls	r3, r3, #16
 8000dd8:	431a      	orrs	r2, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dde:	061b      	lsls	r3, r3, #24
 8000de0:	4937      	ldr	r1, [pc, #220]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000de2:	4313      	orrs	r3, r2
 8000de4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000de6:	4b37      	ldr	r3, [pc, #220]	; (8000ec4 <HAL_RCC_OscConfig+0x4ec>)
 8000de8:	2201      	movs	r2, #1
 8000dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dec:	f7ff fd06 	bl	80007fc <HAL_GetTick>
 8000df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000df2:	e008      	b.n	8000e06 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000df4:	f7ff fd02 	bl	80007fc <HAL_GetTick>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	d901      	bls.n	8000e06 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8000e02:	2303      	movs	r3, #3
 8000e04:	e056      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e06:	4b2e      	ldr	r3, [pc, #184]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d0f0      	beq.n	8000df4 <HAL_RCC_OscConfig+0x41c>
 8000e12:	e04e      	b.n	8000eb2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e14:	4b2b      	ldr	r3, [pc, #172]	; (8000ec4 <HAL_RCC_OscConfig+0x4ec>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e1a:	f7ff fcef 	bl	80007fc <HAL_GetTick>
 8000e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e20:	e008      	b.n	8000e34 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e22:	f7ff fceb 	bl	80007fc <HAL_GetTick>
 8000e26:	4602      	mov	r2, r0
 8000e28:	693b      	ldr	r3, [r7, #16]
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	2b02      	cmp	r3, #2
 8000e2e:	d901      	bls.n	8000e34 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8000e30:	2303      	movs	r3, #3
 8000e32:	e03f      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e34:	4b22      	ldr	r3, [pc, #136]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d1f0      	bne.n	8000e22 <HAL_RCC_OscConfig+0x44a>
 8000e40:	e037      	b.n	8000eb2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	699b      	ldr	r3, [r3, #24]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d101      	bne.n	8000e4e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e032      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000e4e:	4b1c      	ldr	r3, [pc, #112]	; (8000ec0 <HAL_RCC_OscConfig+0x4e8>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d028      	beq.n	8000eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d121      	bne.n	8000eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e74:	429a      	cmp	r2, r3
 8000e76:	d11a      	bne.n	8000eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000e78:	68fa      	ldr	r2, [r7, #12]
 8000e7a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000e7e:	4013      	ands	r3, r2
 8000e80:	687a      	ldr	r2, [r7, #4]
 8000e82:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000e84:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d111      	bne.n	8000eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e94:	085b      	lsrs	r3, r3, #1
 8000e96:	3b01      	subs	r3, #1
 8000e98:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d107      	bne.n	8000eae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ea8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d001      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e000      	b.n	8000eb4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8000eb2:	2300      	movs	r3, #0
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	3718      	adds	r7, #24
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40007000 	.word	0x40007000
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	42470060 	.word	0x42470060

08000ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d101      	bne.n	8000edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e0cc      	b.n	8001076 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000edc:	4b68      	ldr	r3, [pc, #416]	; (8001080 <HAL_RCC_ClockConfig+0x1b8>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f003 0307 	and.w	r3, r3, #7
 8000ee4:	683a      	ldr	r2, [r7, #0]
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d90c      	bls.n	8000f04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000eea:	4b65      	ldr	r3, [pc, #404]	; (8001080 <HAL_RCC_ClockConfig+0x1b8>)
 8000eec:	683a      	ldr	r2, [r7, #0]
 8000eee:	b2d2      	uxtb	r2, r2
 8000ef0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ef2:	4b63      	ldr	r3, [pc, #396]	; (8001080 <HAL_RCC_ClockConfig+0x1b8>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0307 	and.w	r3, r3, #7
 8000efa:	683a      	ldr	r2, [r7, #0]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d001      	beq.n	8000f04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e0b8      	b.n	8001076 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 0302 	and.w	r3, r3, #2
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d020      	beq.n	8000f52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f003 0304 	and.w	r3, r3, #4
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d005      	beq.n	8000f28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f1c:	4b59      	ldr	r3, [pc, #356]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	4a58      	ldr	r2, [pc, #352]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000f22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000f26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f003 0308 	and.w	r3, r3, #8
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d005      	beq.n	8000f40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f34:	4b53      	ldr	r3, [pc, #332]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	4a52      	ldr	r2, [pc, #328]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000f3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000f3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f40:	4b50      	ldr	r3, [pc, #320]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	494d      	ldr	r1, [pc, #308]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d044      	beq.n	8000fe8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d107      	bne.n	8000f76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f66:	4b47      	ldr	r3, [pc, #284]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d119      	bne.n	8000fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e07f      	b.n	8001076 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d003      	beq.n	8000f86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f82:	2b03      	cmp	r3, #3
 8000f84:	d107      	bne.n	8000f96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f86:	4b3f      	ldr	r3, [pc, #252]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d109      	bne.n	8000fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e06f      	b.n	8001076 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f96:	4b3b      	ldr	r3, [pc, #236]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d101      	bne.n	8000fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e067      	b.n	8001076 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000fa6:	4b37      	ldr	r3, [pc, #220]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	f023 0203 	bic.w	r2, r3, #3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	4934      	ldr	r1, [pc, #208]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000fb8:	f7ff fc20 	bl	80007fc <HAL_GetTick>
 8000fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fbe:	e00a      	b.n	8000fd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fc0:	f7ff fc1c 	bl	80007fc <HAL_GetTick>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d901      	bls.n	8000fd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e04f      	b.n	8001076 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fd6:	4b2b      	ldr	r3, [pc, #172]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	f003 020c 	and.w	r2, r3, #12
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d1eb      	bne.n	8000fc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000fe8:	4b25      	ldr	r3, [pc, #148]	; (8001080 <HAL_RCC_ClockConfig+0x1b8>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f003 0307 	and.w	r3, r3, #7
 8000ff0:	683a      	ldr	r2, [r7, #0]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d20c      	bcs.n	8001010 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ff6:	4b22      	ldr	r3, [pc, #136]	; (8001080 <HAL_RCC_ClockConfig+0x1b8>)
 8000ff8:	683a      	ldr	r2, [r7, #0]
 8000ffa:	b2d2      	uxtb	r2, r2
 8000ffc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ffe:	4b20      	ldr	r3, [pc, #128]	; (8001080 <HAL_RCC_ClockConfig+0x1b8>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0307 	and.w	r3, r3, #7
 8001006:	683a      	ldr	r2, [r7, #0]
 8001008:	429a      	cmp	r2, r3
 800100a:	d001      	beq.n	8001010 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800100c:	2301      	movs	r3, #1
 800100e:	e032      	b.n	8001076 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f003 0304 	and.w	r3, r3, #4
 8001018:	2b00      	cmp	r3, #0
 800101a:	d008      	beq.n	800102e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800101c:	4b19      	ldr	r3, [pc, #100]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	4916      	ldr	r1, [pc, #88]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 800102a:	4313      	orrs	r3, r2
 800102c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 0308 	and.w	r3, r3, #8
 8001036:	2b00      	cmp	r3, #0
 8001038:	d009      	beq.n	800104e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800103a:	4b12      	ldr	r3, [pc, #72]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	691b      	ldr	r3, [r3, #16]
 8001046:	00db      	lsls	r3, r3, #3
 8001048:	490e      	ldr	r1, [pc, #56]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 800104a:	4313      	orrs	r3, r2
 800104c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800104e:	f000 f821 	bl	8001094 <HAL_RCC_GetSysClockFreq>
 8001052:	4602      	mov	r2, r0
 8001054:	4b0b      	ldr	r3, [pc, #44]	; (8001084 <HAL_RCC_ClockConfig+0x1bc>)
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	091b      	lsrs	r3, r3, #4
 800105a:	f003 030f 	and.w	r3, r3, #15
 800105e:	490a      	ldr	r1, [pc, #40]	; (8001088 <HAL_RCC_ClockConfig+0x1c0>)
 8001060:	5ccb      	ldrb	r3, [r1, r3]
 8001062:	fa22 f303 	lsr.w	r3, r2, r3
 8001066:	4a09      	ldr	r2, [pc, #36]	; (800108c <HAL_RCC_ClockConfig+0x1c4>)
 8001068:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800106a:	4b09      	ldr	r3, [pc, #36]	; (8001090 <HAL_RCC_ClockConfig+0x1c8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fada 	bl	8000628 <HAL_InitTick>

  return HAL_OK;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023c00 	.word	0x40023c00
 8001084:	40023800 	.word	0x40023800
 8001088:	08001c0c 	.word	0x08001c0c
 800108c:	20000000 	.word	0x20000000
 8001090:	20000004 	.word	0x20000004

08001094 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001094:	b5b0      	push	{r4, r5, r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800109a:	2100      	movs	r1, #0
 800109c:	6079      	str	r1, [r7, #4]
 800109e:	2100      	movs	r1, #0
 80010a0:	60f9      	str	r1, [r7, #12]
 80010a2:	2100      	movs	r1, #0
 80010a4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80010a6:	2100      	movs	r1, #0
 80010a8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010aa:	4952      	ldr	r1, [pc, #328]	; (80011f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80010ac:	6889      	ldr	r1, [r1, #8]
 80010ae:	f001 010c 	and.w	r1, r1, #12
 80010b2:	2908      	cmp	r1, #8
 80010b4:	d00d      	beq.n	80010d2 <HAL_RCC_GetSysClockFreq+0x3e>
 80010b6:	2908      	cmp	r1, #8
 80010b8:	f200 8094 	bhi.w	80011e4 <HAL_RCC_GetSysClockFreq+0x150>
 80010bc:	2900      	cmp	r1, #0
 80010be:	d002      	beq.n	80010c6 <HAL_RCC_GetSysClockFreq+0x32>
 80010c0:	2904      	cmp	r1, #4
 80010c2:	d003      	beq.n	80010cc <HAL_RCC_GetSysClockFreq+0x38>
 80010c4:	e08e      	b.n	80011e4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80010c6:	4b4c      	ldr	r3, [pc, #304]	; (80011f8 <HAL_RCC_GetSysClockFreq+0x164>)
 80010c8:	60bb      	str	r3, [r7, #8]
       break;
 80010ca:	e08e      	b.n	80011ea <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80010cc:	4b4b      	ldr	r3, [pc, #300]	; (80011fc <HAL_RCC_GetSysClockFreq+0x168>)
 80010ce:	60bb      	str	r3, [r7, #8]
      break;
 80010d0:	e08b      	b.n	80011ea <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80010d2:	4948      	ldr	r1, [pc, #288]	; (80011f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80010d4:	6849      	ldr	r1, [r1, #4]
 80010d6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80010da:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80010dc:	4945      	ldr	r1, [pc, #276]	; (80011f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80010de:	6849      	ldr	r1, [r1, #4]
 80010e0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80010e4:	2900      	cmp	r1, #0
 80010e6:	d024      	beq.n	8001132 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010e8:	4942      	ldr	r1, [pc, #264]	; (80011f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80010ea:	6849      	ldr	r1, [r1, #4]
 80010ec:	0989      	lsrs	r1, r1, #6
 80010ee:	4608      	mov	r0, r1
 80010f0:	f04f 0100 	mov.w	r1, #0
 80010f4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80010f8:	f04f 0500 	mov.w	r5, #0
 80010fc:	ea00 0204 	and.w	r2, r0, r4
 8001100:	ea01 0305 	and.w	r3, r1, r5
 8001104:	493d      	ldr	r1, [pc, #244]	; (80011fc <HAL_RCC_GetSysClockFreq+0x168>)
 8001106:	fb01 f003 	mul.w	r0, r1, r3
 800110a:	2100      	movs	r1, #0
 800110c:	fb01 f102 	mul.w	r1, r1, r2
 8001110:	1844      	adds	r4, r0, r1
 8001112:	493a      	ldr	r1, [pc, #232]	; (80011fc <HAL_RCC_GetSysClockFreq+0x168>)
 8001114:	fba2 0101 	umull	r0, r1, r2, r1
 8001118:	1863      	adds	r3, r4, r1
 800111a:	4619      	mov	r1, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	461a      	mov	r2, r3
 8001120:	f04f 0300 	mov.w	r3, #0
 8001124:	f7ff f85c 	bl	80001e0 <__aeabi_uldivmod>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	4613      	mov	r3, r2
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	e04a      	b.n	80011c8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001132:	4b30      	ldr	r3, [pc, #192]	; (80011f4 <HAL_RCC_GetSysClockFreq+0x160>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	099b      	lsrs	r3, r3, #6
 8001138:	461a      	mov	r2, r3
 800113a:	f04f 0300 	mov.w	r3, #0
 800113e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001142:	f04f 0100 	mov.w	r1, #0
 8001146:	ea02 0400 	and.w	r4, r2, r0
 800114a:	ea03 0501 	and.w	r5, r3, r1
 800114e:	4620      	mov	r0, r4
 8001150:	4629      	mov	r1, r5
 8001152:	f04f 0200 	mov.w	r2, #0
 8001156:	f04f 0300 	mov.w	r3, #0
 800115a:	014b      	lsls	r3, r1, #5
 800115c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001160:	0142      	lsls	r2, r0, #5
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	1b00      	subs	r0, r0, r4
 8001168:	eb61 0105 	sbc.w	r1, r1, r5
 800116c:	f04f 0200 	mov.w	r2, #0
 8001170:	f04f 0300 	mov.w	r3, #0
 8001174:	018b      	lsls	r3, r1, #6
 8001176:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800117a:	0182      	lsls	r2, r0, #6
 800117c:	1a12      	subs	r2, r2, r0
 800117e:	eb63 0301 	sbc.w	r3, r3, r1
 8001182:	f04f 0000 	mov.w	r0, #0
 8001186:	f04f 0100 	mov.w	r1, #0
 800118a:	00d9      	lsls	r1, r3, #3
 800118c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001190:	00d0      	lsls	r0, r2, #3
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	1912      	adds	r2, r2, r4
 8001198:	eb45 0303 	adc.w	r3, r5, r3
 800119c:	f04f 0000 	mov.w	r0, #0
 80011a0:	f04f 0100 	mov.w	r1, #0
 80011a4:	0299      	lsls	r1, r3, #10
 80011a6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80011aa:	0290      	lsls	r0, r2, #10
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4610      	mov	r0, r2
 80011b2:	4619      	mov	r1, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	461a      	mov	r2, r3
 80011b8:	f04f 0300 	mov.w	r3, #0
 80011bc:	f7ff f810 	bl	80001e0 <__aeabi_uldivmod>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4613      	mov	r3, r2
 80011c6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80011c8:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	0c1b      	lsrs	r3, r3, #16
 80011ce:	f003 0303 	and.w	r3, r3, #3
 80011d2:	3301      	adds	r3, #1
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80011d8:	68fa      	ldr	r2, [r7, #12]
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e0:	60bb      	str	r3, [r7, #8]
      break;
 80011e2:	e002      	b.n	80011ea <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80011e4:	4b04      	ldr	r3, [pc, #16]	; (80011f8 <HAL_RCC_GetSysClockFreq+0x164>)
 80011e6:	60bb      	str	r3, [r7, #8]
      break;
 80011e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80011ea:	68bb      	ldr	r3, [r7, #8]
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3710      	adds	r7, #16
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bdb0      	pop	{r4, r5, r7, pc}
 80011f4:	40023800 	.word	0x40023800
 80011f8:	00f42400 	.word	0x00f42400
 80011fc:	017d7840 	.word	0x017d7840

08001200 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001204:	4b03      	ldr	r3, [pc, #12]	; (8001214 <HAL_RCC_GetHCLKFreq+0x14>)
 8001206:	681b      	ldr	r3, [r3, #0]
}
 8001208:	4618      	mov	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	20000000 	.word	0x20000000

08001218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800121c:	f7ff fff0 	bl	8001200 <HAL_RCC_GetHCLKFreq>
 8001220:	4602      	mov	r2, r0
 8001222:	4b05      	ldr	r3, [pc, #20]	; (8001238 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	0a9b      	lsrs	r3, r3, #10
 8001228:	f003 0307 	and.w	r3, r3, #7
 800122c:	4903      	ldr	r1, [pc, #12]	; (800123c <HAL_RCC_GetPCLK1Freq+0x24>)
 800122e:	5ccb      	ldrb	r3, [r1, r3]
 8001230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001234:	4618      	mov	r0, r3
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40023800 	.word	0x40023800
 800123c:	08001c1c 	.word	0x08001c1c

08001240 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	220f      	movs	r2, #15
 800124e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001250:	4b12      	ldr	r3, [pc, #72]	; (800129c <HAL_RCC_GetClockConfig+0x5c>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f003 0203 	and.w	r2, r3, #3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800125c:	4b0f      	ldr	r3, [pc, #60]	; (800129c <HAL_RCC_GetClockConfig+0x5c>)
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <HAL_RCC_GetClockConfig+0x5c>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <HAL_RCC_GetClockConfig+0x5c>)
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	08db      	lsrs	r3, r3, #3
 800127a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001282:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <HAL_RCC_GetClockConfig+0x60>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 0207 	and.w	r2, r3, #7
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	601a      	str	r2, [r3, #0]
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40023800 	.word	0x40023800
 80012a0:	40023c00 	.word	0x40023c00

080012a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e041      	b.n	800133a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d106      	bne.n	80012d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f000 f839 	bl	8001342 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2202      	movs	r2, #2
 80012d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3304      	adds	r3, #4
 80012e0:	4619      	mov	r1, r3
 80012e2:	4610      	mov	r0, r2
 80012e4:	f000 f9ca 	bl	800167c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2201      	movs	r2, #1
 80012f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2201      	movs	r2, #1
 8001304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2201      	movs	r2, #1
 8001314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2201      	movs	r2, #1
 800131c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2201      	movs	r2, #1
 8001324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2201      	movs	r2, #1
 800132c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2201      	movs	r2, #1
 8001334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b01      	cmp	r3, #1
 800136a:	d001      	beq.n	8001370 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e044      	b.n	80013fa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2202      	movs	r2, #2
 8001374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	68da      	ldr	r2, [r3, #12]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f042 0201 	orr.w	r2, r2, #1
 8001386:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a1e      	ldr	r2, [pc, #120]	; (8001408 <HAL_TIM_Base_Start_IT+0xb0>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d018      	beq.n	80013c4 <HAL_TIM_Base_Start_IT+0x6c>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800139a:	d013      	beq.n	80013c4 <HAL_TIM_Base_Start_IT+0x6c>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a1a      	ldr	r2, [pc, #104]	; (800140c <HAL_TIM_Base_Start_IT+0xb4>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d00e      	beq.n	80013c4 <HAL_TIM_Base_Start_IT+0x6c>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a19      	ldr	r2, [pc, #100]	; (8001410 <HAL_TIM_Base_Start_IT+0xb8>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d009      	beq.n	80013c4 <HAL_TIM_Base_Start_IT+0x6c>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a17      	ldr	r2, [pc, #92]	; (8001414 <HAL_TIM_Base_Start_IT+0xbc>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d004      	beq.n	80013c4 <HAL_TIM_Base_Start_IT+0x6c>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a16      	ldr	r2, [pc, #88]	; (8001418 <HAL_TIM_Base_Start_IT+0xc0>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d111      	bne.n	80013e8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2b06      	cmp	r3, #6
 80013d4:	d010      	beq.n	80013f8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f042 0201 	orr.w	r2, r2, #1
 80013e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80013e6:	e007      	b.n	80013f8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f042 0201 	orr.w	r2, r2, #1
 80013f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40010000 	.word	0x40010000
 800140c:	40000400 	.word	0x40000400
 8001410:	40000800 	.word	0x40000800
 8001414:	40000c00 	.word	0x40000c00
 8001418:	40014000 	.word	0x40014000

0800141c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	691b      	ldr	r3, [r3, #16]
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	2b02      	cmp	r3, #2
 8001430:	d122      	bne.n	8001478 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	f003 0302 	and.w	r3, r3, #2
 800143c:	2b02      	cmp	r3, #2
 800143e:	d11b      	bne.n	8001478 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f06f 0202 	mvn.w	r2, #2
 8001448:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2201      	movs	r2, #1
 800144e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	f003 0303 	and.w	r3, r3, #3
 800145a:	2b00      	cmp	r3, #0
 800145c:	d003      	beq.n	8001466 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f000 f8ee 	bl	8001640 <HAL_TIM_IC_CaptureCallback>
 8001464:	e005      	b.n	8001472 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 f8e0 	bl	800162c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f000 f8f1 	bl	8001654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	691b      	ldr	r3, [r3, #16]
 800147e:	f003 0304 	and.w	r3, r3, #4
 8001482:	2b04      	cmp	r3, #4
 8001484:	d122      	bne.n	80014cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	2b04      	cmp	r3, #4
 8001492:	d11b      	bne.n	80014cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f06f 0204 	mvn.w	r2, #4
 800149c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2202      	movs	r2, #2
 80014a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d003      	beq.n	80014ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f000 f8c4 	bl	8001640 <HAL_TIM_IC_CaptureCallback>
 80014b8:	e005      	b.n	80014c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f000 f8b6 	bl	800162c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f000 f8c7 	bl	8001654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	f003 0308 	and.w	r3, r3, #8
 80014d6:	2b08      	cmp	r3, #8
 80014d8:	d122      	bne.n	8001520 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	f003 0308 	and.w	r3, r3, #8
 80014e4:	2b08      	cmp	r3, #8
 80014e6:	d11b      	bne.n	8001520 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f06f 0208 	mvn.w	r2, #8
 80014f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2204      	movs	r2, #4
 80014f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	f003 0303 	and.w	r3, r3, #3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d003      	beq.n	800150e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f000 f89a 	bl	8001640 <HAL_TIM_IC_CaptureCallback>
 800150c:	e005      	b.n	800151a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 f88c 	bl	800162c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f000 f89d 	bl	8001654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2200      	movs	r2, #0
 800151e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	691b      	ldr	r3, [r3, #16]
 8001526:	f003 0310 	and.w	r3, r3, #16
 800152a:	2b10      	cmp	r3, #16
 800152c:	d122      	bne.n	8001574 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	f003 0310 	and.w	r3, r3, #16
 8001538:	2b10      	cmp	r3, #16
 800153a:	d11b      	bne.n	8001574 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f06f 0210 	mvn.w	r2, #16
 8001544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2208      	movs	r2, #8
 800154a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001556:	2b00      	cmp	r3, #0
 8001558:	d003      	beq.n	8001562 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 f870 	bl	8001640 <HAL_TIM_IC_CaptureCallback>
 8001560:	e005      	b.n	800156e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f000 f862 	bl	800162c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 f873 	bl	8001654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2200      	movs	r2, #0
 8001572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	2b01      	cmp	r3, #1
 8001580:	d10e      	bne.n	80015a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	2b01      	cmp	r3, #1
 800158e:	d107      	bne.n	80015a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f06f 0201 	mvn.w	r2, #1
 8001598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff f804 	bl	80005a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015aa:	2b80      	cmp	r3, #128	; 0x80
 80015ac:	d10e      	bne.n	80015cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015b8:	2b80      	cmp	r3, #128	; 0x80
 80015ba:	d107      	bne.n	80015cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80015c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f000 f8e2 	bl	8001790 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	691b      	ldr	r3, [r3, #16]
 80015d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015d6:	2b40      	cmp	r3, #64	; 0x40
 80015d8:	d10e      	bne.n	80015f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015e4:	2b40      	cmp	r3, #64	; 0x40
 80015e6:	d107      	bne.n	80015f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80015f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f000 f838 	bl	8001668 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	691b      	ldr	r3, [r3, #16]
 80015fe:	f003 0320 	and.w	r3, r3, #32
 8001602:	2b20      	cmp	r3, #32
 8001604:	d10e      	bne.n	8001624 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	f003 0320 	and.w	r3, r3, #32
 8001610:	2b20      	cmp	r3, #32
 8001612:	d107      	bne.n	8001624 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f06f 0220 	mvn.w	r2, #32
 800161c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f000 f8ac 	bl	800177c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800167c:	b480      	push	{r7}
 800167e:	b085      	sub	sp, #20
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4a34      	ldr	r2, [pc, #208]	; (8001760 <TIM_Base_SetConfig+0xe4>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d00f      	beq.n	80016b4 <TIM_Base_SetConfig+0x38>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800169a:	d00b      	beq.n	80016b4 <TIM_Base_SetConfig+0x38>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	4a31      	ldr	r2, [pc, #196]	; (8001764 <TIM_Base_SetConfig+0xe8>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d007      	beq.n	80016b4 <TIM_Base_SetConfig+0x38>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4a30      	ldr	r2, [pc, #192]	; (8001768 <TIM_Base_SetConfig+0xec>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d003      	beq.n	80016b4 <TIM_Base_SetConfig+0x38>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4a2f      	ldr	r2, [pc, #188]	; (800176c <TIM_Base_SetConfig+0xf0>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d108      	bne.n	80016c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a25      	ldr	r2, [pc, #148]	; (8001760 <TIM_Base_SetConfig+0xe4>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d01b      	beq.n	8001706 <TIM_Base_SetConfig+0x8a>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016d4:	d017      	beq.n	8001706 <TIM_Base_SetConfig+0x8a>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a22      	ldr	r2, [pc, #136]	; (8001764 <TIM_Base_SetConfig+0xe8>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d013      	beq.n	8001706 <TIM_Base_SetConfig+0x8a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a21      	ldr	r2, [pc, #132]	; (8001768 <TIM_Base_SetConfig+0xec>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d00f      	beq.n	8001706 <TIM_Base_SetConfig+0x8a>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a20      	ldr	r2, [pc, #128]	; (800176c <TIM_Base_SetConfig+0xf0>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d00b      	beq.n	8001706 <TIM_Base_SetConfig+0x8a>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a1f      	ldr	r2, [pc, #124]	; (8001770 <TIM_Base_SetConfig+0xf4>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d007      	beq.n	8001706 <TIM_Base_SetConfig+0x8a>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a1e      	ldr	r2, [pc, #120]	; (8001774 <TIM_Base_SetConfig+0xf8>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d003      	beq.n	8001706 <TIM_Base_SetConfig+0x8a>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a1d      	ldr	r2, [pc, #116]	; (8001778 <TIM_Base_SetConfig+0xfc>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d108      	bne.n	8001718 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800170c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	68fa      	ldr	r2, [r7, #12]
 8001714:	4313      	orrs	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	695b      	ldr	r3, [r3, #20]
 8001722:	4313      	orrs	r3, r2
 8001724:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	68fa      	ldr	r2, [r7, #12]
 800172a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	689a      	ldr	r2, [r3, #8]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a08      	ldr	r2, [pc, #32]	; (8001760 <TIM_Base_SetConfig+0xe4>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d103      	bne.n	800174c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	691a      	ldr	r2, [r3, #16]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2201      	movs	r2, #1
 8001750:	615a      	str	r2, [r3, #20]
}
 8001752:	bf00      	nop
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40010000 	.word	0x40010000
 8001764:	40000400 	.word	0x40000400
 8001768:	40000800 	.word	0x40000800
 800176c:	40000c00 	.word	0x40000c00
 8001770:	40014000 	.word	0x40014000
 8001774:	40014400 	.word	0x40014400
 8001778:	40014800 	.word	0x40014800

0800177c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001784:	bf00      	nop
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr

08001790 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08a      	sub	sp, #40	; 0x28
 80017a8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80017ae:	4b7d      	ldr	r3, [pc, #500]	; (80019a4 <xTaskIncrementTick+0x200>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f040 80ec 	bne.w	8001990 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80017b8:	4b7b      	ldr	r3, [pc, #492]	; (80019a8 <xTaskIncrementTick+0x204>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	3301      	adds	r3, #1
 80017be:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80017c0:	4a79      	ldr	r2, [pc, #484]	; (80019a8 <xTaskIncrementTick+0x204>)
 80017c2:	6a3b      	ldr	r3, [r7, #32]
 80017c4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80017c6:	6a3b      	ldr	r3, [r7, #32]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d120      	bne.n	800180e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80017cc:	4b77      	ldr	r3, [pc, #476]	; (80019ac <xTaskIncrementTick+0x208>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d00a      	beq.n	80017ec <xTaskIncrementTick+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80017d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017da:	f383 8811 	msr	BASEPRI, r3
 80017de:	f3bf 8f6f 	isb	sy
 80017e2:	f3bf 8f4f 	dsb	sy
 80017e6:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80017e8:	bf00      	nop
 80017ea:	e7fe      	b.n	80017ea <xTaskIncrementTick+0x46>
 80017ec:	4b6f      	ldr	r3, [pc, #444]	; (80019ac <xTaskIncrementTick+0x208>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	61fb      	str	r3, [r7, #28]
 80017f2:	4b6f      	ldr	r3, [pc, #444]	; (80019b0 <xTaskIncrementTick+0x20c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a6d      	ldr	r2, [pc, #436]	; (80019ac <xTaskIncrementTick+0x208>)
 80017f8:	6013      	str	r3, [r2, #0]
 80017fa:	4a6d      	ldr	r2, [pc, #436]	; (80019b0 <xTaskIncrementTick+0x20c>)
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	6013      	str	r3, [r2, #0]
 8001800:	4b6c      	ldr	r3, [pc, #432]	; (80019b4 <xTaskIncrementTick+0x210>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	3301      	adds	r3, #1
 8001806:	4a6b      	ldr	r2, [pc, #428]	; (80019b4 <xTaskIncrementTick+0x210>)
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	f000 f93d 	bl	8001a88 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800180e:	4b6a      	ldr	r3, [pc, #424]	; (80019b8 <xTaskIncrementTick+0x214>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	6a3a      	ldr	r2, [r7, #32]
 8001814:	429a      	cmp	r2, r3
 8001816:	f0c0 80a6 	bcc.w	8001966 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800181a:	4b64      	ldr	r3, [pc, #400]	; (80019ac <xTaskIncrementTick+0x208>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d104      	bne.n	800182e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001824:	4b64      	ldr	r3, [pc, #400]	; (80019b8 <xTaskIncrementTick+0x214>)
 8001826:	f04f 32ff 	mov.w	r2, #4294967295
 800182a:	601a      	str	r2, [r3, #0]
                    break;
 800182c:	e09b      	b.n	8001966 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800182e:	4b5f      	ldr	r3, [pc, #380]	; (80019ac <xTaskIncrementTick+0x208>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800183e:	6a3a      	ldr	r2, [r7, #32]
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	429a      	cmp	r2, r3
 8001844:	d203      	bcs.n	800184e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001846:	4a5c      	ldr	r2, [pc, #368]	; (80019b8 <xTaskIncrementTick+0x214>)
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800184c:	e08b      	b.n	8001966 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	68d2      	ldr	r2, [r2, #12]
 800185c:	609a      	str	r2, [r3, #8]
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	6892      	ldr	r2, [r2, #8]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	3304      	adds	r3, #4
 8001870:	429a      	cmp	r2, r3
 8001872:	d103      	bne.n	800187c <xTaskIncrementTick+0xd8>
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	68da      	ldr	r2, [r3, #12]
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	2200      	movs	r2, #0
 8001880:	615a      	str	r2, [r3, #20]
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	1e5a      	subs	r2, r3, #1
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800188c:	69bb      	ldr	r3, [r7, #24]
 800188e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001890:	2b00      	cmp	r3, #0
 8001892:	d01e      	beq.n	80018d2 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	6a12      	ldr	r2, [r2, #32]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	69d2      	ldr	r2, [r2, #28]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	3318      	adds	r3, #24
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d103      	bne.n	80018c2 <xTaskIncrementTick+0x11e>
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	6a1a      	ldr	r2, [r3, #32]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	2200      	movs	r2, #0
 80018c6:	629a      	str	r2, [r3, #40]	; 0x28
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	1e5a      	subs	r2, r3, #1
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d6:	2201      	movs	r2, #1
 80018d8:	409a      	lsls	r2, r3
 80018da:	4b38      	ldr	r3, [pc, #224]	; (80019bc <xTaskIncrementTick+0x218>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4313      	orrs	r3, r2
 80018e0:	4a36      	ldr	r2, [pc, #216]	; (80019bc <xTaskIncrementTick+0x218>)
 80018e2:	6013      	str	r3, [r2, #0]
 80018e4:	69bb      	ldr	r3, [r7, #24]
 80018e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018e8:	4935      	ldr	r1, [pc, #212]	; (80019c0 <xTaskIncrementTick+0x21c>)
 80018ea:	4613      	mov	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4413      	add	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	440b      	add	r3, r1
 80018f4:	3304      	adds	r3, #4
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	68ba      	ldr	r2, [r7, #8]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	60da      	str	r2, [r3, #12]
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	3204      	adds	r2, #4
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	1d1a      	adds	r2, r3, #4
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	609a      	str	r2, [r3, #8]
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800191e:	4613      	mov	r3, r2
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	4413      	add	r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	4a26      	ldr	r2, [pc, #152]	; (80019c0 <xTaskIncrementTick+0x21c>)
 8001928:	441a      	add	r2, r3
 800192a:	69bb      	ldr	r3, [r7, #24]
 800192c:	615a      	str	r2, [r3, #20]
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001932:	4923      	ldr	r1, [pc, #140]	; (80019c0 <xTaskIncrementTick+0x21c>)
 8001934:	4613      	mov	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	440b      	add	r3, r1
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	1c59      	adds	r1, r3, #1
 8001942:	481f      	ldr	r0, [pc, #124]	; (80019c0 <xTaskIncrementTick+0x21c>)
 8001944:	4613      	mov	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	4413      	add	r3, r2
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	4403      	add	r3, r0
 800194e:	6019      	str	r1, [r3, #0]
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001954:	4b1b      	ldr	r3, [pc, #108]	; (80019c4 <xTaskIncrementTick+0x220>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195a:	429a      	cmp	r2, r3
 800195c:	f4ff af5d 	bcc.w	800181a <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8001960:	2301      	movs	r3, #1
 8001962:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001964:	e759      	b.n	800181a <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001966:	4b17      	ldr	r3, [pc, #92]	; (80019c4 <xTaskIncrementTick+0x220>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800196c:	4914      	ldr	r1, [pc, #80]	; (80019c0 <xTaskIncrementTick+0x21c>)
 800196e:	4613      	mov	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	4413      	add	r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	440b      	add	r3, r1
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d901      	bls.n	8001982 <xTaskIncrementTick+0x1de>
                {
                    xSwitchRequired = pdTRUE;
 800197e:	2301      	movs	r3, #1
 8001980:	627b      	str	r3, [r7, #36]	; 0x24
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8001982:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <xTaskIncrementTick+0x224>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d007      	beq.n	800199a <xTaskIncrementTick+0x1f6>
                {
                    xSwitchRequired = pdTRUE;
 800198a:	2301      	movs	r3, #1
 800198c:	627b      	str	r3, [r7, #36]	; 0x24
 800198e:	e004      	b.n	800199a <xTaskIncrementTick+0x1f6>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001990:	4b0e      	ldr	r3, [pc, #56]	; (80019cc <xTaskIncrementTick+0x228>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	3301      	adds	r3, #1
 8001996:	4a0d      	ldr	r2, [pc, #52]	; (80019cc <xTaskIncrementTick+0x228>)
 8001998:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800199c:	4618      	mov	r0, r3
 800199e:	3728      	adds	r7, #40	; 0x28
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	200000b0 	.word	0x200000b0
 80019a8:	20000098 	.word	0x20000098
 80019ac:	20000090 	.word	0x20000090
 80019b0:	20000094 	.word	0x20000094
 80019b4:	200000a8 	.word	0x200000a8
 80019b8:	200000ac 	.word	0x200000ac
 80019bc:	2000009c 	.word	0x2000009c
 80019c0:	2000002c 	.word	0x2000002c
 80019c4:	20000028 	.word	0x20000028
 80019c8:	200000a4 	.word	0x200000a4
 80019cc:	200000a0 	.word	0x200000a0

080019d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80019d0:	b480      	push	{r7}
 80019d2:	b087      	sub	sp, #28
 80019d4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80019d6:	4b27      	ldr	r3, [pc, #156]	; (8001a74 <vTaskSwitchContext+0xa4>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d003      	beq.n	80019e6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80019de:	4b26      	ldr	r3, [pc, #152]	; (8001a78 <vTaskSwitchContext+0xa8>)
 80019e0:	2201      	movs	r2, #1
 80019e2:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80019e4:	e03f      	b.n	8001a66 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80019e6:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <vTaskSwitchContext+0xa8>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80019ec:	4b23      	ldr	r3, [pc, #140]	; (8001a7c <vTaskSwitchContext+0xac>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	fab3 f383 	clz	r3, r3
 80019f8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80019fa:	7afb      	ldrb	r3, [r7, #11]
 80019fc:	f1c3 031f 	rsb	r3, r3, #31
 8001a00:	617b      	str	r3, [r7, #20]
 8001a02:	491f      	ldr	r1, [pc, #124]	; (8001a80 <vTaskSwitchContext+0xb0>)
 8001a04:	697a      	ldr	r2, [r7, #20]
 8001a06:	4613      	mov	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	440b      	add	r3, r1
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d10a      	bne.n	8001a2c <vTaskSwitchContext+0x5c>
        __asm volatile
 8001a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a1a:	f383 8811 	msr	BASEPRI, r3
 8001a1e:	f3bf 8f6f 	isb	sy
 8001a22:	f3bf 8f4f 	dsb	sy
 8001a26:	607b      	str	r3, [r7, #4]
    }
 8001a28:	bf00      	nop
 8001a2a:	e7fe      	b.n	8001a2a <vTaskSwitchContext+0x5a>
 8001a2c:	697a      	ldr	r2, [r7, #20]
 8001a2e:	4613      	mov	r3, r2
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	4413      	add	r3, r2
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	4a12      	ldr	r2, [pc, #72]	; (8001a80 <vTaskSwitchContext+0xb0>)
 8001a38:	4413      	add	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	685a      	ldr	r2, [r3, #4]
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	685a      	ldr	r2, [r3, #4]
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	3308      	adds	r3, #8
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d104      	bne.n	8001a5c <vTaskSwitchContext+0x8c>
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	685a      	ldr	r2, [r3, #4]
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	605a      	str	r2, [r3, #4]
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	4a08      	ldr	r2, [pc, #32]	; (8001a84 <vTaskSwitchContext+0xb4>)
 8001a64:	6013      	str	r3, [r2, #0]
}
 8001a66:	bf00      	nop
 8001a68:	371c      	adds	r7, #28
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	200000b0 	.word	0x200000b0
 8001a78:	200000a4 	.word	0x200000a4
 8001a7c:	2000009c 	.word	0x2000009c
 8001a80:	2000002c 	.word	0x2000002c
 8001a84:	20000028 	.word	0x20000028

08001a88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001a8c:	4b0a      	ldr	r3, [pc, #40]	; (8001ab8 <prvResetNextTaskUnblockTime+0x30>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d104      	bne.n	8001aa0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001a96:	4b09      	ldr	r3, [pc, #36]	; (8001abc <prvResetNextTaskUnblockTime+0x34>)
 8001a98:	f04f 32ff 	mov.w	r2, #4294967295
 8001a9c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8001a9e:	e005      	b.n	8001aac <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001aa0:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <prvResetNextTaskUnblockTime+0x30>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a04      	ldr	r2, [pc, #16]	; (8001abc <prvResetNextTaskUnblockTime+0x34>)
 8001aaa:	6013      	str	r3, [r2, #0]
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	20000090 	.word	0x20000090
 8001abc:	200000ac 	.word	0x200000ac

08001ac0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001ac0:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <pxCurrentTCBConst2>)
 8001ac2:	6819      	ldr	r1, [r3, #0]
 8001ac4:	6808      	ldr	r0, [r1, #0]
 8001ac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001aca:	f380 8809 	msr	PSP, r0
 8001ace:	f3bf 8f6f 	isb	sy
 8001ad2:	f04f 0000 	mov.w	r0, #0
 8001ad6:	f380 8811 	msr	BASEPRI, r0
 8001ada:	4770      	bx	lr
 8001adc:	f3af 8000 	nop.w

08001ae0 <pxCurrentTCBConst2>:
 8001ae0:	20000028 	.word	0x20000028
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001ae4:	bf00      	nop
 8001ae6:	bf00      	nop
	...

08001af0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001af0:	f3ef 8009 	mrs	r0, PSP
 8001af4:	f3bf 8f6f 	isb	sy
 8001af8:	4b15      	ldr	r3, [pc, #84]	; (8001b50 <pxCurrentTCBConst>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	f01e 0f10 	tst.w	lr, #16
 8001b00:	bf08      	it	eq
 8001b02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001b06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b0a:	6010      	str	r0, [r2, #0]
 8001b0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001b10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001b14:	f380 8811 	msr	BASEPRI, r0
 8001b18:	f3bf 8f4f 	dsb	sy
 8001b1c:	f3bf 8f6f 	isb	sy
 8001b20:	f7ff ff56 	bl	80019d0 <vTaskSwitchContext>
 8001b24:	f04f 0000 	mov.w	r0, #0
 8001b28:	f380 8811 	msr	BASEPRI, r0
 8001b2c:	bc09      	pop	{r0, r3}
 8001b2e:	6819      	ldr	r1, [r3, #0]
 8001b30:	6808      	ldr	r0, [r1, #0]
 8001b32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b36:	f01e 0f10 	tst.w	lr, #16
 8001b3a:	bf08      	it	eq
 8001b3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001b40:	f380 8809 	msr	PSP, r0
 8001b44:	f3bf 8f6f 	isb	sy
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	f3af 8000 	nop.w

08001b50 <pxCurrentTCBConst>:
 8001b50:	20000028 	.word	0x20000028
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001b54:	bf00      	nop
 8001b56:	bf00      	nop

08001b58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
        __asm volatile
 8001b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b62:	f383 8811 	msr	BASEPRI, r3
 8001b66:	f3bf 8f6f 	isb	sy
 8001b6a:	f3bf 8f4f 	dsb	sy
 8001b6e:	607b      	str	r3, [r7, #4]
    }
 8001b70:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001b72:	f7ff fe17 	bl	80017a4 <xTaskIncrementTick>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d003      	beq.n	8001b84 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <SysTick_Handler+0x40>)
 8001b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	2300      	movs	r3, #0
 8001b86:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001b8e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001b90:	bf00      	nop
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	e000ed04 	.word	0xe000ed04

08001b9c <__libc_init_array>:
 8001b9c:	b570      	push	{r4, r5, r6, lr}
 8001b9e:	4d0d      	ldr	r5, [pc, #52]	; (8001bd4 <__libc_init_array+0x38>)
 8001ba0:	4c0d      	ldr	r4, [pc, #52]	; (8001bd8 <__libc_init_array+0x3c>)
 8001ba2:	1b64      	subs	r4, r4, r5
 8001ba4:	10a4      	asrs	r4, r4, #2
 8001ba6:	2600      	movs	r6, #0
 8001ba8:	42a6      	cmp	r6, r4
 8001baa:	d109      	bne.n	8001bc0 <__libc_init_array+0x24>
 8001bac:	4d0b      	ldr	r5, [pc, #44]	; (8001bdc <__libc_init_array+0x40>)
 8001bae:	4c0c      	ldr	r4, [pc, #48]	; (8001be0 <__libc_init_array+0x44>)
 8001bb0:	f000 f820 	bl	8001bf4 <_init>
 8001bb4:	1b64      	subs	r4, r4, r5
 8001bb6:	10a4      	asrs	r4, r4, #2
 8001bb8:	2600      	movs	r6, #0
 8001bba:	42a6      	cmp	r6, r4
 8001bbc:	d105      	bne.n	8001bca <__libc_init_array+0x2e>
 8001bbe:	bd70      	pop	{r4, r5, r6, pc}
 8001bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bc4:	4798      	blx	r3
 8001bc6:	3601      	adds	r6, #1
 8001bc8:	e7ee      	b.n	8001ba8 <__libc_init_array+0xc>
 8001bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bce:	4798      	blx	r3
 8001bd0:	3601      	adds	r6, #1
 8001bd2:	e7f2      	b.n	8001bba <__libc_init_array+0x1e>
 8001bd4:	08001c2c 	.word	0x08001c2c
 8001bd8:	08001c2c 	.word	0x08001c2c
 8001bdc:	08001c2c 	.word	0x08001c2c
 8001be0:	08001c30 	.word	0x08001c30

08001be4 <memset>:
 8001be4:	4402      	add	r2, r0
 8001be6:	4603      	mov	r3, r0
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d100      	bne.n	8001bee <memset+0xa>
 8001bec:	4770      	bx	lr
 8001bee:	f803 1b01 	strb.w	r1, [r3], #1
 8001bf2:	e7f9      	b.n	8001be8 <memset+0x4>

08001bf4 <_init>:
 8001bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bf6:	bf00      	nop
 8001bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001bfa:	bc08      	pop	{r3}
 8001bfc:	469e      	mov	lr, r3
 8001bfe:	4770      	bx	lr

08001c00 <_fini>:
 8001c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c02:	bf00      	nop
 8001c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c06:	bc08      	pop	{r3}
 8001c08:	469e      	mov	lr, r3
 8001c0a:	4770      	bx	lr
