// Seed: 1796264065
module module_0 (
    output tri  id_0,
    output wand id_1
);
  assign id_0 = id_3;
  assign module_1.type_0 = 0;
  logic [7:0] id_4 = id_4[1-"" : 1'd0];
endmodule
module module_1 (
    input wor   id_0,
    input tri   id_1,
    input tri1  id_2,
    input uwire id_3
);
  wor id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  always_latch @(id_2 or posedge 1 & 1) id_5 = id_2 ? 1 : 1'b0 ? id_0 : id_2 ? id_2 : id_2;
  assign (pull1, pull0) id_5 = id_2;
  wire id_6;
  tri1 id_7 = 1'b0;
endmodule
