 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sat May 24 22:47:01 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6v125c   Library: saed14rvt_ss0p6v125c
Wire Load Model Mode: top

  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[18]/CK (SAEDRVT14_FDPRBQ_V2_0P5)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[18]/Q (SAEDRVT14_FDPRBQ_V2_0P5)
                                                          0.04       0.04 f
  core_i/if_stage_i/U135/X (SAEDRVT14_INV_S_0P5)          0.01       0.05 r
  core_i/if_stage_i/U10/X (SAEDRVT14_INV_S_0P75)          0.01       0.06 f
  core_i/if_stage_i/instr_rdata_id_o[18] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.06 f
  core_i/id_stage_i/instr_rdata_i[18] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 f
  core_i/id_stage_i/U514/X (SAEDRVT14_BUF_ECO_1)          0.02       0.09 f
  core_i/id_stage_i/register_file_i/raddr_a_i[3] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.09 f
  core_i/id_stage_i/register_file_i/U4862/X (SAEDRVT14_AN2_1)
                                                          0.02       0.11 f
  core_i/id_stage_i/register_file_i/U4864/X (SAEDRVT14_AN2_1)
                                                          0.03       0.14 f
  core_i/id_stage_i/register_file_i/U3280/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.16 f
  core_i/id_stage_i/register_file_i/U2368/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.19 f
  core_i/id_stage_i/register_file_i/U4884/X (SAEDRVT14_AO22_0P5)
                                                          0.04       0.22 f
  core_i/id_stage_i/register_file_i/U24/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.26 f
  core_i/id_stage_i/register_file_i/U4885/X (SAEDRVT14_NR4_0P75)
                                                          0.05       0.31 r
  core_i/id_stage_i/register_file_i/U84/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       0.33 f
  core_i/id_stage_i/register_file_i/U23/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.35 f
  core_i/id_stage_i/register_file_i/rdata_a_o[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.35 f
  core_i/id_stage_i/r153/A[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.35 f
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.06       0.41 f
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.45 f
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.49 f
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.54 f
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.58 f
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 f
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.67 f
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.71 f
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.76 f
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.80 f
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.84 f
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.89 f
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.93 f
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.97 f
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.02 f
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.06 f
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.10 f
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.15 f
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.19 f
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.23 f
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.28 f
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.32 f
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 f
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.41 f
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.45 f
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.49 f
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.54 f
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.58 f
  core_i/id_stage_i/r153/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.62 f
  core_i/id_stage_i/r153/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.66 f
  core_i/id_stage_i/r153/U1_31/X (SAEDRVT14_EO3_1)        0.06       1.73 f
  core_i/id_stage_i/r153/SUM[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.73 f
  core_i/id_stage_i/U2032/X (SAEDRVT14_AOI222_1)          0.06       1.79 r
  core_i/id_stage_i/U857/X (SAEDRVT14_INV_S_0P5)          0.01       1.80 f
  core_i/id_stage_i/jump_target_o[31] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.80 f
  core_i/if_stage_i/jump_target_id_i[31] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.80 f
  core_i/if_stage_i/U413/X (SAEDRVT14_AO221_0P5)          0.04       1.83 f
  core_i/if_stage_i/U410/X (SAEDRVT14_OR3_1)              0.03       1.86 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[31] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.86 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[31] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.86 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U148/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.90 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[31] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.90 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[31] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.90 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U7/X (SAEDRVT14_INV_S_0P75)
                                                          0.02       1.92 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U6/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       1.94 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[31] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.94 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[31] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.94 f
  core_i/if_stage_i/instr_addr_o[31] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.94 f
  core_i/instr_addr_o[31] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.94 f
  instr_addr_o[31] (out)                                  0.01       1.95 f
  data arrival time                                                  1.95

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[30]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.04       0.04 r
  core_i/if_stage_i/U8/X (SAEDRVT14_BUF_ECO_1)            0.02       0.06 r
  core_i/if_stage_i/instr_rdata_id_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.06 r
  core_i/id_stage_i/instr_rdata_i[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 r
  core_i/id_stage_i/U558/X (SAEDRVT14_INV_S_1)            0.01       0.07 f
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.01       0.08 r
  core_i/id_stage_i/register_file_i/raddr_a_i[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.08 r
  core_i/id_stage_i/register_file_i/U82/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.10 f
  core_i/id_stage_i/register_file_i/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.03       0.12 r
  core_i/id_stage_i/register_file_i/U57/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.16 r
  core_i/id_stage_i/register_file_i/U3249/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U2501/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4884/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U24/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.26 r
  core_i/id_stage_i/register_file_i/U4885/X (SAEDRVT14_NR4_0P75)
                                                          0.04       0.30 f
  core_i/id_stage_i/register_file_i/U84/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U23/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.34 r
  core_i/id_stage_i/register_file_i/rdata_a_o[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/A[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.06       0.40 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.49 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.53 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.57 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.75 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.88 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.92 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.96 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.01 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.23 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.27 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.31 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.44 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.49 r
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.53 r
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.57 r
  core_i/id_stage_i/r153/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.62 r
  core_i/id_stage_i/r153/U1_30/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.69 f
  core_i/id_stage_i/r153/SUM[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.69 f
  core_i/id_stage_i/U1797/X (SAEDRVT14_AOI222_1)          0.06       1.75 r
  core_i/id_stage_i/U1296/X (SAEDRVT14_INV_S_1)           0.01       1.77 f
  core_i/id_stage_i/jump_target_o[30] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.77 f
  core_i/if_stage_i/jump_target_id_i[30] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.77 f
  core_i/if_stage_i/U417/X (SAEDRVT14_AO221_0P5)          0.04       1.80 f
  core_i/if_stage_i/U414/X (SAEDRVT14_OR3_1)              0.03       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[30] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[30] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U150/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[30] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[30] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U129/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.90 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U100/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.92 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[30] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.92 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[30] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.92 f
  core_i/if_stage_i/instr_addr_o[30] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.92 f
  core_i/instr_addr_o[30] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.92 f
  instr_addr_o[30] (out)                                  0.01       1.93 f
  data arrival time                                                  1.93

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[29]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.04       0.04 r
  core_i/if_stage_i/U8/X (SAEDRVT14_BUF_ECO_1)            0.02       0.06 r
  core_i/if_stage_i/instr_rdata_id_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.06 r
  core_i/id_stage_i/instr_rdata_i[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 r
  core_i/id_stage_i/U558/X (SAEDRVT14_INV_S_1)            0.01       0.07 f
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.01       0.08 r
  core_i/id_stage_i/register_file_i/raddr_a_i[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.08 r
  core_i/id_stage_i/register_file_i/U82/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.10 f
  core_i/id_stage_i/register_file_i/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.03       0.12 r
  core_i/id_stage_i/register_file_i/U57/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.16 r
  core_i/id_stage_i/register_file_i/U3249/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U2501/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4884/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U24/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.26 r
  core_i/id_stage_i/register_file_i/U4885/X (SAEDRVT14_NR4_0P75)
                                                          0.04       0.30 f
  core_i/id_stage_i/register_file_i/U84/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U23/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.34 r
  core_i/id_stage_i/register_file_i/rdata_a_o[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/A[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.06       0.40 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.49 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.53 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.57 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.75 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.88 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.92 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.96 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.01 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.23 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.27 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.31 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.44 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.49 r
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.53 r
  core_i/id_stage_i/r153/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.57 r
  core_i/id_stage_i/r153/U1_29/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.65 f
  core_i/id_stage_i/r153/SUM[29] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.65 f
  core_i/id_stage_i/U1798/X (SAEDRVT14_AOI222_1)          0.06       1.71 r
  core_i/id_stage_i/U1297/X (SAEDRVT14_INV_S_1)           0.01       1.72 f
  core_i/id_stage_i/jump_target_o[29] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.72 f
  core_i/if_stage_i/jump_target_id_i[29] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.72 f
  core_i/if_stage_i/U421/X (SAEDRVT14_AO221_0P5)          0.04       1.76 f
  core_i/if_stage_i/U418/X (SAEDRVT14_OR3_1)              0.03       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[29] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[29] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U153/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[29] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[29] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U128/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.86 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U99/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[29] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.88 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[29] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.88 f
  core_i/if_stage_i/instr_addr_o[29] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.88 f
  core_i/instr_addr_o[29] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.88 f
  instr_addr_o[29] (out)                                  0.01       1.89 f
  data arrival time                                                  1.89

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[28]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.04       0.04 r
  core_i/if_stage_i/U8/X (SAEDRVT14_BUF_ECO_1)            0.02       0.06 r
  core_i/if_stage_i/instr_rdata_id_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.06 r
  core_i/id_stage_i/instr_rdata_i[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 r
  core_i/id_stage_i/U558/X (SAEDRVT14_INV_S_1)            0.01       0.07 f
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.01       0.08 r
  core_i/id_stage_i/register_file_i/raddr_a_i[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.08 r
  core_i/id_stage_i/register_file_i/U82/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.10 f
  core_i/id_stage_i/register_file_i/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.03       0.12 r
  core_i/id_stage_i/register_file_i/U57/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.16 r
  core_i/id_stage_i/register_file_i/U3249/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U2501/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4884/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U24/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.26 r
  core_i/id_stage_i/register_file_i/U4885/X (SAEDRVT14_NR4_0P75)
                                                          0.04       0.30 f
  core_i/id_stage_i/register_file_i/U84/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U23/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.34 r
  core_i/id_stage_i/register_file_i/rdata_a_o[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/A[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.06       0.40 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.49 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.53 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.57 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.75 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.88 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.92 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.96 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.01 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.23 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.27 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.31 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.44 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.49 r
  core_i/id_stage_i/r153/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.53 r
  core_i/id_stage_i/r153/U1_28/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.61 f
  core_i/id_stage_i/r153/SUM[28] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.61 f
  core_i/id_stage_i/U1799/X (SAEDRVT14_AOI222_1)          0.06       1.67 r
  core_i/id_stage_i/U1298/X (SAEDRVT14_INV_S_1)           0.01       1.68 f
  core_i/id_stage_i/jump_target_o[28] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.68 f
  core_i/if_stage_i/jump_target_id_i[28] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.68 f
  core_i/if_stage_i/U425/X (SAEDRVT14_AO221_0P5)          0.04       1.72 f
  core_i/if_stage_i/U422/X (SAEDRVT14_OR3_1)              0.03       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[28] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[28] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U156/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[28] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[28] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.80 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U127/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.81 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U98/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[28] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.84 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[28] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.84 f
  core_i/if_stage_i/instr_addr_o[28] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.84 f
  core_i/instr_addr_o[28] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.84 f
  instr_addr_o[28] (out)                                  0.01       1.84 f
  data arrival time                                                  1.84

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[27]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.04       0.04 r
  core_i/if_stage_i/U8/X (SAEDRVT14_BUF_ECO_1)            0.02       0.06 r
  core_i/if_stage_i/instr_rdata_id_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.06 r
  core_i/id_stage_i/instr_rdata_i[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 r
  core_i/id_stage_i/U558/X (SAEDRVT14_INV_S_1)            0.01       0.07 f
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.01       0.08 r
  core_i/id_stage_i/register_file_i/raddr_a_i[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.08 r
  core_i/id_stage_i/register_file_i/U82/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.10 f
  core_i/id_stage_i/register_file_i/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.03       0.12 r
  core_i/id_stage_i/register_file_i/U57/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.16 r
  core_i/id_stage_i/register_file_i/U3249/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U2501/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4884/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U24/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.26 r
  core_i/id_stage_i/register_file_i/U4885/X (SAEDRVT14_NR4_0P75)
                                                          0.04       0.30 f
  core_i/id_stage_i/register_file_i/U84/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U23/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.34 r
  core_i/id_stage_i/register_file_i/rdata_a_o[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/A[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.06       0.40 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.49 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.53 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.57 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.75 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.88 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.92 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.96 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.01 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.23 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.27 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.31 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.44 r
  core_i/id_stage_i/r153/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.49 r
  core_i/id_stage_i/r153/U1_27/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.56 f
  core_i/id_stage_i/r153/SUM[27] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.56 f
  core_i/id_stage_i/U1800/X (SAEDRVT14_AOI222_1)          0.06       1.62 r
  core_i/id_stage_i/U1299/X (SAEDRVT14_INV_S_1)           0.01       1.64 f
  core_i/id_stage_i/jump_target_o[27] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.64 f
  core_i/if_stage_i/jump_target_id_i[27] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.64 f
  core_i/if_stage_i/U429/X (SAEDRVT14_AO221_0P5)          0.04       1.67 f
  core_i/if_stage_i/U426/X (SAEDRVT14_OR3_1)              0.03       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[27] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[27] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U159/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[27] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[27] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U126/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.77 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U97/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.79 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[27] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.79 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[27] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.79 f
  core_i/if_stage_i/instr_addr_o[27] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.79 f
  core_i/instr_addr_o[27] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.79 f
  instr_addr_o[27] (out)                                  0.01       1.80 f
  data arrival time                                                  1.80

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[26]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.04       0.04 r
  core_i/if_stage_i/U8/X (SAEDRVT14_BUF_ECO_1)            0.02       0.06 r
  core_i/if_stage_i/instr_rdata_id_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.06 r
  core_i/id_stage_i/instr_rdata_i[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 r
  core_i/id_stage_i/U558/X (SAEDRVT14_INV_S_1)            0.01       0.07 f
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.01       0.08 r
  core_i/id_stage_i/register_file_i/raddr_a_i[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.08 r
  core_i/id_stage_i/register_file_i/U82/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.10 f
  core_i/id_stage_i/register_file_i/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.03       0.12 r
  core_i/id_stage_i/register_file_i/U57/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.16 r
  core_i/id_stage_i/register_file_i/U3249/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U2501/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4884/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U24/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.26 r
  core_i/id_stage_i/register_file_i/U4885/X (SAEDRVT14_NR4_0P75)
                                                          0.04       0.30 f
  core_i/id_stage_i/register_file_i/U84/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U23/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.34 r
  core_i/id_stage_i/register_file_i/rdata_a_o[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/A[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.06       0.40 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.49 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.53 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.57 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.75 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.88 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.92 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.96 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.01 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.23 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.27 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.31 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/r153/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.44 r
  core_i/id_stage_i/r153/U1_26/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.52 f
  core_i/id_stage_i/r153/SUM[26] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.52 f
  core_i/id_stage_i/U1801/X (SAEDRVT14_AOI222_1)          0.06       1.58 r
  core_i/id_stage_i/U1300/X (SAEDRVT14_INV_S_1)           0.01       1.59 f
  core_i/id_stage_i/jump_target_o[26] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.59 f
  core_i/if_stage_i/jump_target_id_i[26] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.59 f
  core_i/if_stage_i/U433/X (SAEDRVT14_AO221_0P5)          0.04       1.63 f
  core_i/if_stage_i/U430/X (SAEDRVT14_OR3_1)              0.03       1.67 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[26] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.67 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[26] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.67 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U162/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[26] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[26] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.71 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U125/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.73 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U96/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[26] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.75 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[26] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.75 f
  core_i/if_stage_i/instr_addr_o[26] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.75 f
  core_i/instr_addr_o[26] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.75 f
  instr_addr_o[26] (out)                                  0.01       1.76 f
  data arrival time                                                  1.76

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[25]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.04       0.04 r
  core_i/if_stage_i/U8/X (SAEDRVT14_BUF_ECO_1)            0.02       0.06 r
  core_i/if_stage_i/instr_rdata_id_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.06 r
  core_i/id_stage_i/instr_rdata_i[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 r
  core_i/id_stage_i/U558/X (SAEDRVT14_INV_S_1)            0.01       0.07 f
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.01       0.08 r
  core_i/id_stage_i/register_file_i/raddr_a_i[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.08 r
  core_i/id_stage_i/register_file_i/U82/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.10 f
  core_i/id_stage_i/register_file_i/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.03       0.12 r
  core_i/id_stage_i/register_file_i/U57/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.16 r
  core_i/id_stage_i/register_file_i/U3249/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U2501/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4884/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U24/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.26 r
  core_i/id_stage_i/register_file_i/U4885/X (SAEDRVT14_NR4_0P75)
                                                          0.04       0.30 f
  core_i/id_stage_i/register_file_i/U84/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U23/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.34 r
  core_i/id_stage_i/register_file_i/rdata_a_o[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/A[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.06       0.40 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.49 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.53 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.57 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.75 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.88 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.92 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.96 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.01 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.23 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.27 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.31 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 r
  core_i/id_stage_i/r153/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.40 r
  core_i/id_stage_i/r153/U1_25/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.48 f
  core_i/id_stage_i/r153/SUM[25] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.48 f
  core_i/id_stage_i/U1802/X (SAEDRVT14_AOI222_1)          0.06       1.54 r
  core_i/id_stage_i/U1301/X (SAEDRVT14_INV_S_1)           0.01       1.55 f
  core_i/id_stage_i/jump_target_o[25] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.55 f
  core_i/if_stage_i/jump_target_id_i[25] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.55 f
  core_i/if_stage_i/U436/X (SAEDRVT14_AO221_0P5)          0.04       1.59 f
  core_i/if_stage_i/U434/X (SAEDRVT14_OR3_1)              0.03       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[25] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[25] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U165/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.67 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[25] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.67 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[25] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.67 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U124/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.68 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U95/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[25] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.70 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[25] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.70 f
  core_i/if_stage_i/instr_addr_o[25] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.70 f
  core_i/instr_addr_o[25] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.70 f
  instr_addr_o[25] (out)                                  0.01       1.71 f
  data arrival time                                                  1.71

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[24]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.04       0.04 r
  core_i/if_stage_i/U8/X (SAEDRVT14_BUF_ECO_1)            0.02       0.06 r
  core_i/if_stage_i/instr_rdata_id_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.06 r
  core_i/id_stage_i/instr_rdata_i[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 r
  core_i/id_stage_i/U558/X (SAEDRVT14_INV_S_1)            0.01       0.07 f
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.01       0.08 r
  core_i/id_stage_i/register_file_i/raddr_a_i[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.08 r
  core_i/id_stage_i/register_file_i/U82/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.10 f
  core_i/id_stage_i/register_file_i/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.03       0.12 r
  core_i/id_stage_i/register_file_i/U57/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.16 r
  core_i/id_stage_i/register_file_i/U3249/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U2501/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4884/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U24/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.26 r
  core_i/id_stage_i/register_file_i/U4885/X (SAEDRVT14_NR4_0P75)
                                                          0.04       0.30 f
  core_i/id_stage_i/register_file_i/U84/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U23/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.34 r
  core_i/id_stage_i/register_file_i/rdata_a_o[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/A[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.06       0.40 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.49 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.53 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.57 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.75 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.88 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.92 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.96 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.01 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.23 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.27 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.31 r
  core_i/id_stage_i/r153/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.36 r
  core_i/id_stage_i/r153/U1_24/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.43 f
  core_i/id_stage_i/r153/SUM[24] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.43 f
  core_i/id_stage_i/U1803/X (SAEDRVT14_AOI222_1)          0.06       1.49 r
  core_i/id_stage_i/U1302/X (SAEDRVT14_INV_S_1)           0.01       1.51 f
  core_i/id_stage_i/jump_target_o[24] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.51 f
  core_i/if_stage_i/jump_target_id_i[24] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.51 f
  core_i/if_stage_i/U440/X (SAEDRVT14_AO221_0P5)          0.04       1.54 f
  core_i/if_stage_i/U438/X (SAEDRVT14_OR3_1)              0.03       1.58 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[24] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.58 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[24] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.58 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U168/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[24] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[24] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U123/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.64 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U94/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.66 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[24] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.66 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[24] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.66 f
  core_i/if_stage_i/instr_addr_o[24] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.66 f
  core_i/instr_addr_o[24] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.66 f
  instr_addr_o[24] (out)                                  0.01       1.67 f
  data arrival time                                                  1.67

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: core_i/if_stage_i/instr_rdata_id_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: instr_addr_o[23]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  core_i/if_stage_i/instr_rdata_id_o_reg[15]/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.04       0.04 r
  core_i/if_stage_i/U8/X (SAEDRVT14_BUF_ECO_1)            0.02       0.06 r
  core_i/if_stage_i/instr_rdata_id_o[15] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       0.06 r
  core_i/id_stage_i/instr_rdata_i[15] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.06 r
  core_i/id_stage_i/U558/X (SAEDRVT14_INV_S_1)            0.01       0.07 f
  core_i/id_stage_i/U559/X (SAEDRVT14_INV_S_0P5)          0.01       0.08 r
  core_i/id_stage_i/register_file_i/raddr_a_i[0] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.08 r
  core_i/id_stage_i/register_file_i/U82/X (SAEDRVT14_INV_S_0P5)
                                                          0.01       0.10 f
  core_i/id_stage_i/register_file_i/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.03       0.12 r
  core_i/id_stage_i/register_file_i/U57/X (SAEDRVT14_AN2_MM_1)
                                                          0.03       0.16 r
  core_i/id_stage_i/register_file_i/U3249/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.18 r
  core_i/id_stage_i/register_file_i/U2501/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       0.20 r
  core_i/id_stage_i/register_file_i/U4884/X (SAEDRVT14_AO22_0P5)
                                                          0.03       0.24 r
  core_i/id_stage_i/register_file_i/U24/X (SAEDRVT14_AO221_0P5)
                                                          0.03       0.26 r
  core_i/id_stage_i/register_file_i/U4885/X (SAEDRVT14_NR4_0P75)
                                                          0.04       0.30 f
  core_i/id_stage_i/register_file_i/U84/X (SAEDRVT14_OAI22_0P75)
                                                          0.02       0.32 r
  core_i/id_stage_i/register_file_i/U23/X (SAEDRVT14_AN2_MM_1)
                                                          0.02       0.34 r
  core_i/id_stage_i/register_file_i/rdata_a_o[1] (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/A[1] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       0.34 r
  core_i/id_stage_i/r153/U1_1/CO (SAEDRVT14_ADDF_V2_1)
                                                          0.06       0.40 r
  core_i/id_stage_i/r153/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.44 r
  core_i/id_stage_i/r153/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.49 r
  core_i/id_stage_i/r153/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.53 r
  core_i/id_stage_i/r153/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.57 r
  core_i/id_stage_i/r153/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.62 r
  core_i/id_stage_i/r153/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.66 r
  core_i/id_stage_i/r153/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.70 r
  core_i/id_stage_i/r153/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.75 r
  core_i/id_stage_i/r153/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.79 r
  core_i/id_stage_i/r153/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.83 r
  core_i/id_stage_i/r153/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.88 r
  core_i/id_stage_i/r153/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.92 r
  core_i/id_stage_i/r153/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.96 r
  core_i/id_stage_i/r153/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.01 r
  core_i/id_stage_i/r153/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.05 r
  core_i/id_stage_i/r153/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.09 r
  core_i/id_stage_i/r153/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.14 r
  core_i/id_stage_i/r153/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.18 r
  core_i/id_stage_i/r153/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.23 r
  core_i/id_stage_i/r153/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.27 r
  core_i/id_stage_i/r153/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.31 r
  core_i/id_stage_i/r153/U1_23/S (SAEDRVT14_ADDF_V1_1)
                                                          0.08       1.39 f
  core_i/id_stage_i/r153/SUM[23] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_2)
                                                          0.00       1.39 f
  core_i/id_stage_i/U1814/X (SAEDRVT14_AOI222_1)          0.06       1.45 r
  core_i/id_stage_i/U1311/X (SAEDRVT14_INV_S_1)           0.01       1.46 f
  core_i/id_stage_i/jump_target_o[23] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       1.46 f
  core_i/if_stage_i/jump_target_id_i[23] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.46 f
  core_i/if_stage_i/U444/X (SAEDRVT14_AO221_0P5)          0.04       1.50 f
  core_i/if_stage_i/U442/X (SAEDRVT14_OR3_1)              0.03       1.54 f
  core_i/if_stage_i/prefetch_buffer_i/branch_addr_i[23] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.54 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/branch_addr_i[23] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.54 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/U171/X (SAEDRVT14_AO221_0P5)
                                                          0.04       1.58 f
  core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_o[23] (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                                          0.00       1.58 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/trans_addr_i[23] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.58 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U122/X (SAEDRVT14_INV_S_1)
                                                          0.02       1.60 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U93/X (SAEDRVT14_OAI22_1)
                                                          0.02       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/obi_addr_o[23] (cv32e40p_obi_interface_TRANS_STABLE0)
                                                          0.00       1.62 f
  core_i/if_stage_i/prefetch_buffer_i/instr_addr_o[23] (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                                          0.00       1.62 f
  core_i/if_stage_i/instr_addr_o[23] (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                                          0.00       1.62 f
  core_i/instr_addr_o[23] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.62 f
  instr_addr_o[23] (out)                                  0.01       1.63 f
  data arrival time                                                  1.63

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: core_i/id_stage_i/alu_operand_a_ex_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: data_addr_o[31]
            (output port clocked by clk_i)
  Path Group: clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14rvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/alu_operand_a_ex_o_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/alu_operand_a_ex_o_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.05       0.05 r
  core_i/id_stage_i/U809/CKOUT (SAEDRVT14_CLKSPLT_1)      0.04       0.09 r
  core_i/id_stage_i/alu_operand_a_ex_o[0] (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                                          0.00       0.09 r
  core_i/U243/CKOUT (SAEDRVT14_CLKSPLT_1)                 0.05       0.13 r
  core_i/load_store_unit_i/operand_a_ex_i[0] (cv32e40p_load_store_unit_PULP_OBI0)
                                                          0.00       0.13 r
  core_i/load_store_unit_i/add_346_aco/A[0] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       0.13 r
  core_i/load_store_unit_i/add_346_aco/U1/CKOUTB (SAEDRVT14_CLKSPLT_1)
                                                          0.06       0.20 f
  core_i/load_store_unit_i/add_346_aco/U3/X (SAEDRVT14_NR2_MM_1)
                                                          0.01       0.21 r
  core_i/load_store_unit_i/add_346_aco/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.26 r
  core_i/load_store_unit_i/add_346_aco/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.30 r
  core_i/load_store_unit_i/add_346_aco/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.34 r
  core_i/load_store_unit_i/add_346_aco/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.39 r
  core_i/load_store_unit_i/add_346_aco/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.43 r
  core_i/load_store_unit_i/add_346_aco/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.47 r
  core_i/load_store_unit_i/add_346_aco/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.52 r
  core_i/load_store_unit_i/add_346_aco/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.56 r
  core_i/load_store_unit_i/add_346_aco/U1_9/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.60 r
  core_i/load_store_unit_i/add_346_aco/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.65 r
  core_i/load_store_unit_i/add_346_aco/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.69 r
  core_i/load_store_unit_i/add_346_aco/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.73 r
  core_i/load_store_unit_i/add_346_aco/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.78 r
  core_i/load_store_unit_i/add_346_aco/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.82 r
  core_i/load_store_unit_i/add_346_aco/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.86 r
  core_i/load_store_unit_i/add_346_aco/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.91 r
  core_i/load_store_unit_i/add_346_aco/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.95 r
  core_i/load_store_unit_i/add_346_aco/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       0.99 r
  core_i/load_store_unit_i/add_346_aco/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.04 r
  core_i/load_store_unit_i/add_346_aco/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.08 r
  core_i/load_store_unit_i/add_346_aco/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.12 r
  core_i/load_store_unit_i/add_346_aco/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.17 r
  core_i/load_store_unit_i/add_346_aco/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.21 r
  core_i/load_store_unit_i/add_346_aco/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.26 r
  core_i/load_store_unit_i/add_346_aco/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.30 r
  core_i/load_store_unit_i/add_346_aco/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.34 r
  core_i/load_store_unit_i/add_346_aco/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.39 r
  core_i/load_store_unit_i/add_346_aco/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.43 r
  core_i/load_store_unit_i/add_346_aco/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.47 r
  core_i/load_store_unit_i/add_346_aco/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.04       1.51 r
  core_i/load_store_unit_i/add_346_aco/U1_31/X (SAEDRVT14_EO3_1)
                                                          0.07       1.58 f
  core_i/load_store_unit_i/add_346_aco/SUM[31] (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0)
                                                          0.00       1.58 f
  core_i/load_store_unit_i/data_obi_i/trans_addr_i[31] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.58 f
  core_i/load_store_unit_i/data_obi_i/U41/X (SAEDRVT14_BUF_ECO_1)
                                                          0.02       1.60 f
  core_i/load_store_unit_i/data_obi_i/obi_addr_o[31] (cv32e40p_obi_interface_TRANS_STABLE1)
                                                          0.00       1.60 f
  core_i/load_store_unit_i/data_addr_o[31] (cv32e40p_load_store_unit_PULP_OBI0)
                                                          0.00       1.60 f
  core_i/data_addr_o[31] (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                                          0.00       1.60 f
  data_addr_o[31] (out)                                   0.01       1.60 f
  data arrival time                                                  1.60

  clock clk_i (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.05       4.95
  output external delay                                  -3.00       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


1
