
*** Running vivado
    with args -log pwm_vardisp3_arty.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_vardisp3_arty.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pwm_vardisp3_arty.tcl -notrace
Command: synth_design -top pwm_vardisp3_arty -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 355.938 ; gain = 99.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_vardisp3_arty' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/pwm_vardisp3_arty.vhd:36]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/pwm.vhd:5' bound to instance 'pwm0' of component 'pwm' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/pwm_vardisp3_arty.vhd:79]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/pwm.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/pwm.vhd:13]
INFO: [Synth 8-3491] module 'sseg_arty_2dig' declared at 'C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_arty_2dig.vhd:5' bound to instance 'disp' of component 'sseg_arty_2dig' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/pwm_vardisp3_arty.vhd:86]
INFO: [Synth 8-638] synthesizing module 'sseg_arty_2dig' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_arty_2dig.vhd:17]
INFO: [Synth 8-3491] module 'sseg_control' declared at 'C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_control.vhd:5' bound to instance 'sseg_cntrl' of component 'sseg_control' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_arty_2dig.vhd:52]
INFO: [Synth 8-638] synthesizing module 'sseg_control' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_control.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sseg_control' (2#1) [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_control.vhd:14]
INFO: [Synth 8-3491] module 'bin6tobcd' declared at 'C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/bin6tobcd.vhd:6' bound to instance 'bintobcd0' of component 'bin6tobcd' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_arty_2dig.vhd:62]
INFO: [Synth 8-638] synthesizing module 'bin6tobcd' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/bin6tobcd.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'bin6tobcd' (3#1) [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/bin6tobcd.vhd:14]
INFO: [Synth 8-3491] module 'hex2sseg' declared at 'C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/hex2sseg.vhd:4' bound to instance 'hex2sseg_00' of component 'hex2sseg' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_arty_2dig.vhd:71]
INFO: [Synth 8-638] synthesizing module 'hex2sseg' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/hex2sseg.vhd:13]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'sevseg_reg' in module 'hex2sseg' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/hex2sseg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'hex2sseg' (4#1) [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/hex2sseg.vhd:13]
INFO: [Synth 8-3491] module 'hex2sseg' declared at 'C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/hex2sseg.vhd:4' bound to instance 'hex2sseg_01' of component 'hex2sseg' [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_arty_2dig.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'sseg_arty_2dig' (5#1) [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_arty_2dig.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'pwm_vardisp3_arty' (6#1) [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/pwm_vardisp3_arty.vhd:36]
WARNING: [Synth 8-3917] design pwm_vardisp3_arty has port led[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 410.676 ; gain = 153.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 410.676 ; gain = 153.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 410.676 ; gain = 153.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/constrs_1/new/pwm.xdc]
Finished Parsing XDC File [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/constrs_1/new/pwm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/constrs_1/new/pwm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pwm_vardisp3_arty_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pwm_vardisp3_arty_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 733.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 733.758 ; gain = 476.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 733.758 ; gain = 476.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 733.758 ; gain = 476.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/pwm_vardisp3_arty.vhd:112]
INFO: [Synth 8-802] inferred FSM for state register 'dc_state_reg_reg' in module 'pwm_vardisp3_arty'
INFO: [Synth 8-802] inferred FSM for state register 'ta_plus_state_reg_reg' in module 'pwm_vardisp3_arty'
INFO: [Synth 8-802] inferred FSM for state register 'ta_minus_state_reg_reg' in module 'pwm_vardisp3_arty'
INFO: [Synth 8-5544] ROM "dc_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                              001 |                               00
                 pressed |                              010 |                               01
                   pulse |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ta_plus_state_reg_reg' using encoding 'one-hot' in module 'pwm_vardisp3_arty'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                              001 |                               00
                 pressed |                              010 |                               01
                   pulse |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ta_minus_state_reg_reg' using encoding 'one-hot' in module 'pwm_vardisp3_arty'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                     inc |                               01 |                               01
                     dec |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dc_state_reg_reg' using encoding 'sequential' in module 'pwm_vardisp3_arty'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 733.758 ; gain = 476.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_vardisp3_arty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sseg_control 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module bin6tobcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'disp/sseg_cntrl/digit_sel_reg_reg' and it is trimmed from '2' to '1' bits. [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_control.vhd:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'disp/sseg_cntrl/seg_data_reg_reg' and it is trimmed from '8' to '7' bits. [C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.srcs/sources_1/new/sseg_control.vhd:33]
WARNING: [Synth 8-3917] design pwm_vardisp3_arty has port led[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 733.758 ; gain = 476.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 733.758 ; gain = 476.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 751.574 ; gain = 494.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 751.574 ; gain = 494.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop disp/sseg_cntrl/digit_sel_reg_reg[0] is being inverted and renamed to disp/sseg_cntrl/digit_sel_reg_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 751.574 ; gain = 494.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 751.574 ; gain = 494.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 751.574 ; gain = 494.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 751.574 ; gain = 494.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 751.574 ; gain = 494.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 751.574 ; gain = 494.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |     9|
|5     |LUT3   |     5|
|6     |LUT4   |     6|
|7     |LUT5   |    17|
|8     |LUT6   |    11|
|9     |MUXF7  |     2|
|10    |FDRE   |    51|
|11    |IBUF   |     3|
|12    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |   125|
|2     |  disp         |sseg_arty_2dig |    54|
|3     |    sseg_cntrl |sseg_control   |    54|
|4     |  pwm0         |pwm            |    24|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 751.574 ; gain = 494.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 751.574 ; gain = 171.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 751.574 ; gain = 494.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 751.574 ; gain = 506.770
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/WeatherStationPWM/WeatherStationPWM.runs/synth_1/pwm_vardisp3_arty.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm_vardisp3_arty_utilization_synth.rpt -pb pwm_vardisp3_arty_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 751.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 01:16:11 2018...
