#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jun  7 10:34:51 2018
# Process ID: 12593
# Current directory: /home/zach/busses
# Command line: vivado
# Log file: /home/zach/busses/vivado.log
# Journal file: /home/zach/busses/vivado.jou
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/zach/.Xilinx/Vivado/2018.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
start_gui
open_project /home/zach/busses/busses.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
close [ open /home/zach/busses/busses.srcs/sources_1/new/busloader.v w ]
add_files /home/zach/busses/busses.srcs/sources_1/new/busloader.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v w ]
add_files -fileset sim_1 /home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top busloader_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/switch_store.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/mode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:100]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:115]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/zach/busses/busses.sim/sim_1/behav/xsim/xsim.dir/busloader_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/zach/busses/busses.sim/sim_1/behav/xsim/xsim.dir/busloader_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun  7 15:35:16 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  7 15:35:16 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
WARNING: Simulation object /register_controller_tb/clk was not found in the design.
WARNING: Simulation object /register_controller_tb/n_rst was not found in the design.
WARNING: Simulation object /register_controller_tb/mode was not found in the design.
WARNING: Simulation object /register_controller_tb/func was not found in the design.
WARNING: Simulation object /register_controller_tb/r_in was not found in the design.
WARNING: Simulation object /register_controller_tb/r_out was not found in the design.
WARNING: Simulation object /register_controller_tb/d_in was not found in the design.
WARNING: Simulation object /register_controller_tb/DUT/state was not found in the design.
WARNING: Simulation object /register_controller_tb/DUT/next_state was not found in the design.
WARNING: Simulation object /register_controller_tb/DUT/state_function was not found in the design.
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 155 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7163.547 ; gain = 58.797 ; free physical = 6620 ; free virtual = 10243
update_compile_order -fileset sim_1
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/clk}} {{/busloader_tb/sw}} {{/busloader_tb/btn}} {{/busloader_tb/led}} 
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/CLK100MHZ}} {{/busloader_tb/DUT/sw}} {{/busloader_tb/DUT/btn}} {{/busloader_tb/DUT/led}} {{/busloader_tb/DUT/n_rst}} {{/busloader_tb/DUT/r_in}} {{/busloader_tb/DUT/r_out}} {{/busloader_tb/DUT/d_in}} {{/busloader_tb/DUT/bus}} {{/busloader_tb/DUT/btn_db}} {{/busloader_tb/DUT/mode}} {{/busloader_tb/DUT/mode_toggle}} {{/busloader_tb/DUT/func}} 
remove_forces { {/busloader_tb/clk} {/busloader_tb/sw} {/busloader_tb/btn} {/busloader_tb/led} {/busloader_tb/DUT/CLK100MHZ} {/busloader_tb/DUT/sw} {/busloader_tb/DUT/btn} {/busloader_tb/DUT/led} {/busloader_tb/DUT/n_rst} {/busloader_tb/DUT/r_in} {/busloader_tb/DUT/r_out} {/busloader_tb/DUT/d_in} {/busloader_tb/DUT/bus} {/busloader_tb/DUT/btn_db} {/busloader_tb/DUT/mode} {/busloader_tb/DUT/mode_toggle} {/busloader_tb/DUT/func} }
current_wave_config {debouncer_tb_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'debouncer_tb_behav.wcfg*'.
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/CLK100MHZ}} {{/busloader_tb/DUT/sw}} {{/busloader_tb/DUT/btn}} {{/busloader_tb/DUT/led}} {{/busloader_tb/DUT/n_rst}} {{/busloader_tb/DUT/r_in}} {{/busloader_tb/DUT/r_out}} {{/busloader_tb/DUT/d_in}} {{/busloader_tb/DUT/bus}} {{/busloader_tb/DUT/btn_db}} {{/busloader_tb/DUT/mode}} {{/busloader_tb/DUT/mode_toggle}} {{/busloader_tb/DUT/func}} 
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:100]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:115]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 155 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:101]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 275 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 275 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 485 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/DB0/clk}} {{/busloader_tb/DUT/DB0/n_rst}} {{/busloader_tb/DUT/DB0/btn}} {{/busloader_tb/DUT/DB0/q}} {{/busloader_tb/DUT/DB0/hold_counter}} {{/busloader_tb/DUT/DB0/next_state}} {{/busloader_tb/DUT/DB0/state}} {{/busloader_tb/DUT/DB0/hold_threshold}} {{/busloader_tb/DUT/DB0/IDLE}} {{/busloader_tb/DUT/DB0/DOWN}} {{/busloader_tb/DUT/DB0/UP}} {{/busloader_tb/DUT/DB0/TRIG}} 
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 485 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=2)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=2)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 485 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7301.539 ; gain = 8.004 ; free physical = 6613 ; free virtual = 10236
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=2)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=2)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 485 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 275 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7325.551 ; gain = 8.004 ; free physical = 6594 ; free virtual = 10217
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/R1/store}} 
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/R2/store}} 
current_wave_config {debouncer_tb_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'debouncer_tb_behav.wcfg*'.
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/R3}} 
current_wave_config {debouncer_tb_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'debouncer_tb_behav.wcfg*'.
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/R3/store}} 
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 275 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
current_wave_config {debouncer_tb_behav.wcfg*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'debouncer_tb_behav.wcfg*'.
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/R1}} 
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 275 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 275 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 415 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/MODE}} 
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:107]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port mode [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:122]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 415 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 415 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 775 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 935 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 895 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 74
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 895 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 74
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
current_wave_config {debouncer_tb_behav.wcfg}
debouncer_tb_behav.wcfg
add_wave {{/busloader_tb/DUT/R1}} 
save_wave_config {/home/zach/busses/debouncer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 895 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 74
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 935 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 74
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 935 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_runs synth_1 -jobs 2
[Thu Jun  7 16:08:41 2018] Launched synth_1...
Run output will be captured here: /home/zach/busses/busses.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zach/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/home/zach/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 7783.766 ; gain = 326.633 ; free physical = 6153 ; free virtual = 9832
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8123.047 ; gain = 0.000 ; free physical = 5790 ; free virtual = 9488
[Thu Jun  7 16:12:41 2018] Launched impl_1...
Run output will be captured here: /home/zach/busses/busses.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/switch_store.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/mode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/switch_store.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/mode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/switch_store.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/mode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
set_property BITSTREAM.GENERAL.COMPRESS TRUE [get_designs synth_1]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs synth_1]
set_property config_mode SPIx4 [current_design]
endgroup
set_property target_constrs_file /home/zach/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8143.246 ; gain = 0.000 ; free physical = 5719 ; free virtual = 9425
[Thu Jun  7 16:14:34 2018] Launched impl_1...
Run output will be captured here: /home/zach/busses/busses.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-18:56:09
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A7664EA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/zach/busses/busses.runs/impl_1/busloader.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/zach/busses/busses.runs/impl_1/busloader.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/zach/busses/busses.runs/impl_1/busloader.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A7664EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A7664EA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/zach/busses/busses.runs/impl_1/busloader.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jun  7 16:19:59 2018] Launched synth_1...
Run output will be captured here: /home/zach/busses/busses.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  7 16:21:22 2018] Launched impl_1...
Run output will be captured here: /home/zach/busses/busses.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  7 16:24:41 2018] Launched impl_1...
Run output will be captured here: /home/zach/busses/busses.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/zach/busses/busses.runs/impl_1/busloader.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/zach/busses/busses.runs/impl_1/busloader.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/zach/busses/busses.runs/impl_1/busloader.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
export_ip_user_files -of_objects  [get_files /home/zach/busses/busses.srcs/sources_1/new/switch_store.v] -no_script -reset -force -quiet
remove_files  /home/zach/busses/busses.srcs/sources_1/new/switch_store.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 935 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'busloader_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj busloader_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/busloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_set
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sources_1/new/register_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busloader_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 525c0e2fcf2f468a93e858eafd383a33 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot busloader_tb_behav xil_defaultlib.busloader_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer(hold_threshold=1)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mode_set
Compiling module xil_defaultlib.register_controller
Compiling module xil_defaultlib.busloader(hold_threshold=1)
Compiling module xil_defaultlib.busloader_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot busloader_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zach/busses/busses.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "busloader_tb_behav -key {Behavioral:sim_1:Functional:busloader_tb} -tclbatch {busloader_tb.tcl} -view {/home/zach/busses/debouncer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config /home/zach/busses/debouncer_tb_behav.wcfg
source busloader_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 935 ns : File "/home/zach/busses/busses.srcs/sim_1/new/busloader_tb.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'busloader_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8778.773 ; gain = 10.004 ; free physical = 5147 ; free virtual = 8869
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jun  7 16:32:59 2018] Launched synth_1...
Run output will be captured here: /home/zach/busses/busses.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun  7 16:35:00 2018] Launched impl_1...
Run output will be captured here: /home/zach/busses/busses.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  7 16:38:46 2018] Launched impl_1...
Run output will be captured here: /home/zach/busses/busses.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/zach/busses/busses.runs/impl_1/busloader.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  7 16:42:09 2018...
