Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 16 16:18:27 2023
| Host         : DESKTOP-QSTS0EO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file figura3_3_wrapper_timing_summary_routed.rpt -pb figura3_3_wrapper_timing_summary_routed.pb -rpx figura3_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : figura3_3_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       27          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: figura3_3_i/binary_counter_1/inst/carry_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.618        0.000                      0                   27        0.252        0.000                      0                   27        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.618        0.000                      0                   27        0.252        0.000                      0                   27        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 2.016ns (64.150%)  route 1.127ns (35.850%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.610 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.610    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1_n_6
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389    13.800    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]/C
                         clock pessimism              0.401    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.062    14.228    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 1.921ns (63.033%)  route 1.127ns (36.967%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.515 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.515    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1_n_5
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389    13.800    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/C
                         clock pessimism              0.401    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.062    14.228    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 1.905ns (62.838%)  route 1.127ns (37.162%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 13.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.499 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.499    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1_n_7
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389    13.800    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/C
                         clock pessimism              0.401    14.201    
                         clock uncertainty           -0.035    14.166    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.062    14.228    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.902ns (62.801%)  route 1.127ns (37.199%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.496 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.496    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_6
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516    13.927    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]/C
                         clock pessimism              0.401    14.328    
                         clock uncertainty           -0.035    14.292    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.062    14.354    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.881ns (62.541%)  route 1.127ns (37.459%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.475 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.475    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516    13.927    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[23]/C
                         clock pessimism              0.401    14.328    
                         clock uncertainty           -0.035    14.292    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.062    14.354    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 1.807ns (61.596%)  route 1.127ns (38.404%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.401 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.401    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_5
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516    13.927    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]/C
                         clock pessimism              0.401    14.328    
                         clock uncertainty           -0.035    14.292    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.062    14.354    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.788ns (61.346%)  route 1.127ns (38.654%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.382 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.382    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_6
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508    13.920    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/C
                         clock pessimism              0.401    14.320    
                         clock uncertainty           -0.035    14.285    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.062    14.347    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.791ns (61.386%)  route 1.127ns (38.614%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.162    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.385 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.385    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516    13.927    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]/C
                         clock pessimism              0.401    14.328    
                         clock uncertainty           -0.035    14.292    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)        0.062    14.354    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 1.767ns (61.065%)  route 1.127ns (38.935%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.361 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.361    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_4
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508    13.920    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
                         clock pessimism              0.401    14.320    
                         clock uncertainty           -0.035    14.285    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.062    14.347    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 1.693ns (60.044%)  route 1.127ns (39.956%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.985     4.467    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.456     4.923 f  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           1.127     6.050    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y102         LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.174    figura3_3_i/divizor_de_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.706 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.706    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.820 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.820    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.287 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.287    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_5
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    10.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508    13.920    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/C
                         clock pessimism              0.401    14.320    
                         clock uncertainty           -0.035    14.285    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.062    14.347    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  7.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.767    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[19]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_4
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.467     1.905    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
                         clock pessimism             -0.387     1.518    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.623    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.764    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[16]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_7
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.467     1.905    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/C
                         clock pessimism             -0.387     1.518    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.623    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.208     1.458    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/Q
                         net (fo=1, routed)           0.105     1.704    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[24]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1_n_7
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.397     1.835    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/C
                         clock pessimism             -0.377     1.458    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.563    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.208     1.458    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/Q
                         net (fo=1, routed)           0.105     1.704    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[24]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.855 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.855    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1_n_6
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.397     1.835    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]/C
                         clock pessimism             -0.377     1.458    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.563    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.764    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[16]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.915 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_6
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.467     1.905    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/C
                         clock pessimism             -0.387     1.518    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.623    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.124%)  route 0.160ns (38.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.208     1.458    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/Q
                         net (fo=9, routed)           0.160     1.759    figura3_3_i/divizor_de_ceas_0/inst/clk_out_led
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]_i_1_n_5
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.397     1.835    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/C
                         clock pessimism             -0.377     1.458    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.563    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.645%)  route 0.108ns (23.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.767    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[19]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.981    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.471     1.908    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]/C
                         clock pessimism             -0.343     1.566    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.671    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.187%)  route 0.108ns (22.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.767    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[19]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.992 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.992    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_5
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.471     1.908    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]/C
                         clock pessimism             -0.343     1.566    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.671    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.332ns (75.943%)  route 0.105ns (24.057%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.764    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[16]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.955 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.955    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_5
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.467     1.905    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/C
                         clock pessimism             -0.387     1.518    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.623    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.268     1.518    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.767    figura3_3_i/divizor_de_ceas_0/inst/counter_reg_n_0_[19]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.017 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.017    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]_i_1_n_6
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.471     1.908    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]/C
                         clock pessimism             -0.343     1.566    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.105     1.671    figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 figura3_3_i/afisare_7seg_0/inst/Seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 4.147ns (53.782%)  route 3.564ns (46.218%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[5]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[5]/Q
                         net (fo=1, routed)           3.564     3.983    Seg_0_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.728     7.712 r  Seg_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.712    Seg_0[5]
    R10                                                               r  Seg_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/afisare_7seg_0/inst/An_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.570ns  (logic 4.030ns (53.239%)  route 3.540ns (46.761%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  figura3_3_i/afisare_7seg_0/inst/An_reg[2]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  figura3_3_i/afisare_7seg_0/inst/An_reg[2]/Q
                         net (fo=1, routed)           3.540     3.996    An_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.570 r  An_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.570    An_0[2]
    T9                                                                r  An_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/afisare_7seg_0/inst/Seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.033ns (54.328%)  route 3.390ns (45.672%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[6]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[6]/Q
                         net (fo=1, routed)           3.390     3.846    Seg_0_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.423 r  Seg_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.423    Seg_0[6]
    T10                                                               r  Seg_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/afisare_7seg_0/inst/Seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.287ns  (logic 4.155ns (57.019%)  route 3.132ns (42.981%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[1]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[1]/Q
                         net (fo=1, routed)           3.132     3.551    Seg_0_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.736     7.287 r  Seg_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.287    Seg_0[1]
    T11                                                               r  Seg_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/afisare_7seg_0/inst/Seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.554ns  (logic 3.990ns (60.874%)  route 2.564ns (39.126%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[2]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[2]/Q
                         net (fo=1, routed)           2.564     3.020    Seg_0_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.554 r  Seg_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.554    Seg_0[2]
    P15                                                               r  Seg_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/afisare_7seg_0/inst/Seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 2.113ns (33.807%)  route 4.136ns (66.193%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=48, routed)          1.967     3.447    figura3_3_i/afisare_7seg_0/inst/reset
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.154     3.601 r  figura3_3_i/afisare_7seg_0/inst/Seg[6]_i_6/O
                         net (fo=4, routed)           0.848     4.448    figura3_3_i/afisare_7seg_0/inst/S[0]
    SLICE_X2Y107         LUT6 (Prop_lut6_I3_O)        0.327     4.775 r  figura3_3_i/afisare_7seg_0/inst/Seg[6]_i_3/O
                         net (fo=7, routed)           1.322     6.097    figura3_3_i/afisare_7seg_0/inst/sel0[2]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.152     6.249 r  figura3_3_i/afisare_7seg_0/inst/Seg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.249    figura3_3_i/afisare_7seg_0/inst/Seg_0[3]
    SLICE_X0Y103         FDRE                                         r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/afisare_7seg_0/inst/Seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 2.113ns (33.822%)  route 4.134ns (66.178%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=48, routed)          1.967     3.447    figura3_3_i/afisare_7seg_0/inst/reset
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.154     3.601 r  figura3_3_i/afisare_7seg_0/inst/Seg[6]_i_6/O
                         net (fo=4, routed)           0.848     4.448    figura3_3_i/afisare_7seg_0/inst/S[0]
    SLICE_X2Y107         LUT6 (Prop_lut6_I3_O)        0.327     4.775 r  figura3_3_i/afisare_7seg_0/inst/Seg[6]_i_3/O
                         net (fo=7, routed)           1.319     6.094    figura3_3_i/afisare_7seg_0/inst/sel0[2]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.152     6.246 r  figura3_3_i/afisare_7seg_0/inst/Seg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.246    figura3_3_i/afisare_7seg_0/inst/Seg_0[1]
    SLICE_X0Y103         FDRE                                         r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/afisare_7seg_0/inst/Seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.221ns  (logic 2.085ns (33.509%)  route 4.136ns (66.491%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=48, routed)          1.967     3.447    figura3_3_i/afisare_7seg_0/inst/reset
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.154     3.601 r  figura3_3_i/afisare_7seg_0/inst/Seg[6]_i_6/O
                         net (fo=4, routed)           0.848     4.448    figura3_3_i/afisare_7seg_0/inst/S[0]
    SLICE_X2Y107         LUT6 (Prop_lut6_I3_O)        0.327     4.775 r  figura3_3_i/afisare_7seg_0/inst/Seg[6]_i_3/O
                         net (fo=7, routed)           1.322     6.097    figura3_3_i/afisare_7seg_0/inst/sel0[2]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.124     6.221 r  figura3_3_i/afisare_7seg_0/inst/Seg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.221    figura3_3_i/afisare_7seg_0/inst/Seg_0[2]
    SLICE_X0Y103         FDRE                                         r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/afisare_7seg_0/inst/Seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.218ns  (logic 2.085ns (33.524%)  route 4.134ns (66.476%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=48, routed)          1.967     3.447    figura3_3_i/afisare_7seg_0/inst/reset
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.154     3.601 r  figura3_3_i/afisare_7seg_0/inst/Seg[6]_i_6/O
                         net (fo=4, routed)           0.848     4.448    figura3_3_i/afisare_7seg_0/inst/S[0]
    SLICE_X2Y107         LUT6 (Prop_lut6_I3_O)        0.327     4.775 r  figura3_3_i/afisare_7seg_0/inst/Seg[6]_i_3/O
                         net (fo=7, routed)           1.319     6.094    figura3_3_i/afisare_7seg_0/inst/sel0[2]
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.124     6.218 r  figura3_3_i/afisare_7seg_0/inst/Seg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.218    figura3_3_i/afisare_7seg_0/inst/Seg_0[0]
    SLICE_X0Y103         FDRE                                         r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/afisare_7seg_0/inst/Seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 4.141ns (66.637%)  route 2.073ns (33.363%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE                         0.000     0.000 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[3]/C
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  figura3_3_i/afisare_7seg_0/inst/Seg_reg[3]/Q
                         net (fo=1, routed)           2.073     2.492    Seg_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722     6.215 r  Seg_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.215    Seg_0[3]
    K13                                                               r  Seg_0[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 figura3_3_i/binary_counter_0/inst/value_bin_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_0/inst/value_bin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.820%)  route 0.136ns (42.180%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_0/inst/value_bin_reg[4]/C
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  figura3_3_i/binary_counter_0/inst/value_bin_reg[4]/Q
                         net (fo=10, routed)          0.136     0.277    figura3_3_i/binary_counter_0/inst/Q[4]
    SLICE_X0Y106         LUT6 (Prop_lut6_I4_O)        0.045     0.322 r  figura3_3_i/binary_counter_0/inst/value_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    figura3_3_i/binary_counter_0/inst/value_bin[2]
    SLICE_X0Y106         FDCE                                         r  figura3_3_i/binary_counter_0/inst/value_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/binary_counter_0/inst/value_bin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_0/inst/value_bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_0/inst/value_bin_reg[1]/C
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  figura3_3_i/binary_counter_0/inst/value_bin_reg[1]/Q
                         net (fo=9, routed)           0.098     0.226    figura3_3_i/binary_counter_0/inst/Q[1]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.099     0.325 r  figura3_3_i/binary_counter_0/inst/value_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    figura3_3_i/binary_counter_0/inst/value_bin[3]
    SLICE_X3Y106         FDCE                                         r  figura3_3_i/binary_counter_0/inst/value_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/binary_counter_1/inst/value_bin_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_1/inst/value_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.593%)  route 0.168ns (47.407%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_1/inst/value_bin_reg[5]/C
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  figura3_3_i/binary_counter_1/inst/value_bin_reg[5]/Q
                         net (fo=11, routed)          0.168     0.309    figura3_3_i/binary_counter_1/inst/Q[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  figura3_3_i/binary_counter_1/inst/value_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    figura3_3_i/binary_counter_1/inst/value_bin[4]
    SLICE_X3Y107         FDCE                                         r  figura3_3_i/binary_counter_1/inst/value_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/binary_counter_1/inst/value_bin_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_1/inst/value_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.151%)  route 0.171ns (47.849%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_1/inst/value_bin_reg[5]/C
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  figura3_3_i/binary_counter_1/inst/value_bin_reg[5]/Q
                         net (fo=11, routed)          0.171     0.312    figura3_3_i/binary_counter_1/inst/Q[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I5_O)        0.045     0.357 r  figura3_3_i/binary_counter_1/inst/value_bin[5]_i_2/O
                         net (fo=1, routed)           0.000     0.357    figura3_3_i/binary_counter_1/inst/value_bin[5]
    SLICE_X3Y107         FDCE                                         r  figura3_3_i/binary_counter_1/inst/value_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/binary_counter_1/inst/value_bin_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_1/inst/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.731%)  route 0.174ns (48.269%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_1/inst/value_bin_reg[3]/C
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  figura3_3_i/binary_counter_1/inst/value_bin_reg[3]/Q
                         net (fo=11, routed)          0.174     0.315    figura3_3_i/binary_counter_1/inst/Q[3]
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.360 r  figura3_3_i/binary_counter_1/inst/carry_out__0/O
                         net (fo=1, routed)           0.000     0.360    figura3_3_i/binary_counter_1/inst/p_1_in
    SLICE_X2Y106         FDCE                                         r  figura3_3_i/binary_counter_1/inst/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_0/inst/value_bin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/C
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/Q
                         net (fo=7, routed)           0.180     0.321    figura3_3_i/binary_counter_0/inst/Q[0]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.042     0.363 r  figura3_3_i/binary_counter_0/inst/value_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    figura3_3_i/binary_counter_0/inst/value_bin[1]
    SLICE_X3Y106         FDCE                                         r  figura3_3_i/binary_counter_0/inst/value_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/binary_counter_0/inst/value_bin_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_0/inst/value_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.004%)  route 0.179ns (48.996%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_0/inst/value_bin_reg[5]/C
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  figura3_3_i/binary_counter_0/inst/value_bin_reg[5]/Q
                         net (fo=10, routed)          0.179     0.320    figura3_3_i/binary_counter_0/inst/Q[5]
    SLICE_X3Y106         LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  figura3_3_i/binary_counter_0/inst/value_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.365    figura3_3_i/binary_counter_0/inst/value_bin[4]
    SLICE_X3Y106         FDCE                                         r  figura3_3_i/binary_counter_0/inst/value_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/C
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/Q
                         net (fo=7, routed)           0.180     0.321    figura3_3_i/binary_counter_0/inst/Q[0]
    SLICE_X3Y106         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  figura3_3_i/binary_counter_0/inst/value_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    figura3_3_i/binary_counter_0/inst/value_bin[0]_i_1_n_0
    SLICE_X3Y106         FDCE                                         r  figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_0/inst/value_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.921%)  route 0.187ns (50.079%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/C
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  figura3_3_i/binary_counter_0/inst/value_bin_reg[0]/Q
                         net (fo=7, routed)           0.187     0.328    figura3_3_i/binary_counter_0/inst/Q[0]
    SLICE_X3Y106         LUT6 (Prop_lut6_I0_O)        0.045     0.373 r  figura3_3_i/binary_counter_0/inst/value_bin[5]_i_2/O
                         net (fo=1, routed)           0.000     0.373    figura3_3_i/binary_counter_0/inst/value_bin[5]
    SLICE_X3Y106         FDCE                                         r  figura3_3_i/binary_counter_0/inst/value_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 figura3_3_i/binary_counter_1/inst/value_bin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            figura3_3_i/binary_counter_1/inst/value_bin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE                         0.000     0.000 r  figura3_3_i/binary_counter_1/inst/value_bin_reg[0]/C
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  figura3_3_i/binary_counter_1/inst/value_bin_reg[0]/Q
                         net (fo=8, routed)           0.187     0.351    figura3_3_i/binary_counter_1/inst/Q[0]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.043     0.394 r  figura3_3_i/binary_counter_1/inst/value_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    figura3_3_i/binary_counter_1/inst/value_bin[1]
    SLICE_X2Y108         FDCE                                         r  figura3_3_i/binary_counter_1/inst/value_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 3.976ns (67.565%)  route 1.909ns (32.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.791     4.273    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     4.729 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/Q
                         net (fo=9, routed)           1.909     6.638    clk_out_led_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.158 r  clk_out_led_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.158    clk_out_led_0
    H17                                                               r  clk_out_led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.362ns (74.763%)  route 0.460ns (25.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.208     1.458    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/Q
                         net (fo=9, routed)           0.460     2.059    clk_out_led_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.280 r  clk_out_led_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.280    clk_out_led_0
    H17                                                               r  clk_out_led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.420ns  (logic 1.480ns (43.265%)  route 1.940ns (56.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.940     3.420    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389     3.800    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.420ns  (logic 1.480ns (43.265%)  route 1.940ns (56.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.940     3.420    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389     3.800    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.420ns  (logic 1.480ns (43.265%)  route 1.940ns (56.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.940     3.420    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.389     3.800    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.281ns  (logic 1.480ns (45.090%)  route 1.802ns (54.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.802     3.281    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516     3.927    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.281ns  (logic 1.480ns (45.090%)  route 1.802ns (54.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.802     3.281    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516     3.927    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.281ns  (logic 1.480ns (45.090%)  route 1.802ns (54.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.802     3.281    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516     3.927    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.281ns  (logic 1.480ns (45.090%)  route 1.802ns (54.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.802     3.281    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.516     3.927    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.266ns  (logic 1.480ns (45.299%)  route 1.787ns (54.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.787     3.266    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508     3.920    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.266ns  (logic 1.480ns (45.299%)  route 1.787ns (54.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.787     3.266    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508     3.920    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.266ns  (logic 1.480ns (45.299%)  route 1.787ns (54.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=48, routed)          1.787     3.266    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.508     3.920    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.247ns (31.385%)  route 0.541ns (68.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.541     0.788    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.488     1.926    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.247ns (31.385%)  route 0.541ns (68.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.541     0.788    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.488     1.926    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.247ns (31.385%)  route 0.541ns (68.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.541     0.788    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.488     1.926    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.247ns (31.385%)  route 0.541ns (68.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.541     0.788    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.488     1.926    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y102         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.247ns (28.670%)  route 0.616ns (71.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.616     0.863    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y103         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.574     2.012    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y103         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.247ns (28.670%)  route 0.616ns (71.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.616     0.863    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y103         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.574     2.012    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y103         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.247ns (28.670%)  route 0.616ns (71.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.616     0.863    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y103         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.574     2.012    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y103         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.247ns (28.670%)  route 0.616ns (71.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.616     0.863    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y103         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.574     2.012    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y103         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.247ns (26.669%)  route 0.680ns (73.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.680     0.928    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y104         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.500     1.938    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y104         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            figura3_3_i/divizor_de_ceas_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.247ns (26.669%)  route 0.680ns (73.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=48, routed)          0.680     0.928    figura3_3_i/divizor_de_ceas_0/inst/reset
    SLICE_X1Y104         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.500     1.938    figura3_3_i/divizor_de_ceas_0/inst/clk_in
    SLICE_X1Y104         FDRE                                         r  figura3_3_i/divizor_de_ceas_0/inst/counter_reg[11]/C





