{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1438817349953 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0_nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1438817350114 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1438817350359 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1438817350359 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] -65.0 degrees -63.0 degrees " "Can't achieve requested value -65.0 degrees for clock output clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "db/pll_altpll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5223 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1438817350807 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 -63 -1750 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5223 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1438817350807 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5224 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1438817350807 ""}  } { { "db/pll_altpll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5223 9698 10655 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1438817350807 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1438817351679 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1438817351741 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438817352848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438817352848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438817352848 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1438817352848 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 25052 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438817353002 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1438817353002 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1438817353003 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1438817353003 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1438817353003 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1438817353003 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1438817353069 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1438817354102 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1438817360685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1438817360685 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1438817360685 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1438817360685 ""}
{ "Info" "ISTA_SDC_FOUND" "data/de0_nano.sdc " "Reading SDC File: 'data/de0_nano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1438817360800 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1438817360824 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1438817360824 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1438817360824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1438817360825 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1438817361205 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1438817361211 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1438817361267 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1438817361267 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1438817361267 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1438817361267 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1438817361267 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 sys_clk_pad_i " "  20.000 sys_clk_pad_i" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1438817361267 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1438817361267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438817364941 ""}  } { { "db/pll_altpll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5223 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438817364941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4) " "Automatically promoted node clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438817364941 ""}  } { { "db/pll_altpll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5223 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438817364941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""}  } { { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 24622 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438817364942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|wb_rst_shr\[15\]  " "Automatically promoted node clkgen:clkgen0\|wb_rst_shr\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_spi:spi0\|ss_r\[0\] " "Destination node simple_spi:spi0\|ss_r\[0\]" {  } { { "../src/simple_spi/rtl/verilog/simple_spi_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 342 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_spi:spi1\|ss_r\[0\] " "Destination node simple_spi:spi1\|ss_r\[0\]" {  } { { "../src/simple_spi/rtl/verilog/simple_spi_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5452 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_spi:spi2\|ss_r\[0\] " "Destination node simple_spi:spi2\|ss_r\[0\]" {  } { { "../src/simple_spi/rtl/verilog/simple_spi_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5337 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|first_req " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|first_req" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5929 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|wb_read_ack " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|wb_read_ack" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5936 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|first_req " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|first_req" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 1578 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|wb_write_ack " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|wb_write_ack" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 1582 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 1234 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|wb_read_ack " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|wb_read_ack" {  } { { "../src/wb_sdram_ctrl/rtl/verilog/wb_port.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 1584 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gpio:gpio0\|wb_ack_o " "Destination node gpio:gpio0\|wb_ack_o" {  } { { "../src/gpio/gpio.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/gpio/gpio.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 319 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438817364942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1438817364942 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1438817364942 ""}  } { { "../src/de0_nano/rtl/verilog/clkgen.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v" 118 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5248 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438817364942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "or1k_rst  " "Automatically promoted node or1k_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438817364943 ""}  } { { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 253 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 5279 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438817364943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1438817369058 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1438817369106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1438817369109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1438817369166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1438817369236 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1438817369324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1438817369324 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1438817369366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1438817371160 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1438817371202 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1438817371202 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] sdram_clk_pad_o~output " "PLL \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdram_clk_pad_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/kyle/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../src/de0_nano/backend/rtl/verilog/pll.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v" 111 0 0 } } { "../src/de0_nano/rtl/verilog/clkgen.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v" 94 0 0 } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 148 0 0 } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 69 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1438817371592 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438817372920 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1438817373079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1438817378881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438817391993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1438817392297 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1438817461063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:09 " "Fitter placement operations ending: elapsed time is 00:01:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438817461063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1438817466392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1438817488185 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1438817488185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438817501005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1438817501011 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1438817501011 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1438817501011 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 27.22 " "Total time spent on timing analysis during the Fitter is 27.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1438817501852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1438817502164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1438817506815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1438817506930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1438817511314 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438817516179 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_miso_i 3.3-V LVTTL H2 " "Pin spi0_miso_i uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { spi0_miso_i } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi0_miso_i" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 208 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518353 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1438817518353 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "38 Cyclone IV E " "38 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[0\] 3.3-V LVTTL G2 " "Pin sdram_dq_pad_io\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[0] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[0\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[1\] 3.3-V LVTTL G1 " "Pin sdram_dq_pad_io\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[1] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[1\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[2\] 3.3-V LVTTL L8 " "Pin sdram_dq_pad_io\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[2] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[2\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[3\] 3.3-V LVTTL K5 " "Pin sdram_dq_pad_io\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[3] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[3\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 158 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[4\] 3.3-V LVTTL K2 " "Pin sdram_dq_pad_io\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[4] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[4\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 159 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[5\] 3.3-V LVTTL J2 " "Pin sdram_dq_pad_io\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[5] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[5\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 160 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[6\] 3.3-V LVTTL J1 " "Pin sdram_dq_pad_io\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[6] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[6\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 161 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[7\] 3.3-V LVTTL R7 " "Pin sdram_dq_pad_io\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[7] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[7\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 162 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[8\] 3.3-V LVTTL T4 " "Pin sdram_dq_pad_io\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[8] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[8\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 163 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[9\] 3.3-V LVTTL T2 " "Pin sdram_dq_pad_io\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[9] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[9\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 164 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[10\] 3.3-V LVTTL T3 " "Pin sdram_dq_pad_io\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[10] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[10\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 165 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[11\] 3.3-V LVTTL R3 " "Pin sdram_dq_pad_io\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[11] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[11\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 166 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[12\] 3.3-V LVTTL R5 " "Pin sdram_dq_pad_io\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[12] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[12\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 167 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[13\] 3.3-V LVTTL P3 " "Pin sdram_dq_pad_io\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[13] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[13\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 168 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[14\] 3.3-V LVTTL N3 " "Pin sdram_dq_pad_io\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[14] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[14\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 169 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[15\] 3.3-V LVTTL K1 " "Pin sdram_dq_pad_io\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[15] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[15\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 170 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[0\] 3.3-V LVTTL A15 " "Pin gpio0_io\[0\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio0_io[0] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[0\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[1\] 3.3-V LVTTL A13 " "Pin gpio0_io\[1\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio0_io[1] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[1\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[2\] 3.3-V LVTTL B13 " "Pin gpio0_io\[2\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio0_io[2] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[2\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[3\] 3.3-V LVTTL A11 " "Pin gpio0_io\[3\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio0_io[3] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[3\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[4\] 3.3-V LVTTL D1 " "Pin gpio0_io\[4\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio0_io[4] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[4\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[5\] 3.3-V LVTTL F3 " "Pin gpio0_io\[5\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio0_io[5] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[5\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[6\] 3.3-V LVTTL B1 " "Pin gpio0_io\[6\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio0_io[6] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[6\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[7\] 3.3-V LVTTL L3 " "Pin gpio0_io\[7\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio0_io[7] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[7\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c0_sda_io 3.3-V LVTTL F1 " "Pin i2c0_sda_io uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { i2c0_sda_io } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c0_sda_io" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 194 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c0_scl_io 3.3-V LVTTL F2 " "Pin i2c0_scl_io uses I/O standard 3.3-V LVTTL at F2" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { i2c0_scl_io } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c0_scl_io" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c1_sda_io 3.3-V LVTTL D15 " "Pin i2c1_sda_io uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { i2c1_sda_io } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c1_sda_io" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 192 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c1_scl_io 3.3-V LVTTL D14 " "Pin i2c1_scl_io uses I/O standard 3.3-V LVTTL at D14" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { i2c1_scl_io } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c1_scl_io" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 193 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n_pad_i 3.3-V LVTTL J15 " "Pin rst_n_pad_i uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { rst_n_pad_i } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_n_pad_i" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 197 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk_pad_i 3.3-V LVTTL R8 " "Pin sys_clk_pad_i uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { sys_clk_pad_i } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sys_clk_pad_i" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 196 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "accelerometer_irq_i 3.3-V LVTTL M2 " "Pin accelerometer_irq_i uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { accelerometer_irq_i } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "accelerometer_irq_i" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 219 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1_i\[0\] 3.3-V LVTTL M1 " "Pin gpio1_i\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio1_i[0] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1_i\[0\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 188 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1_i\[1\] 3.3-V LVTTL T8 " "Pin gpio1_i\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio1_i[1] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1_i\[1\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 189 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1_i\[3\] 3.3-V LVTTL M15 " "Pin gpio1_i\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio1_i[3] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1_i\[3\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1_i\[2\] 3.3-V LVTTL B9 " "Pin gpio1_i\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio1_i[2] } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio1_i\[2\]" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 190 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi1_miso_i 3.3-V LVTTL A9 " "Pin spi1_miso_i uses I/O standard 3.3-V LVTTL at A9" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { spi1_miso_i } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi1_miso_i" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 212 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi2_miso_i 3.3-V LVTTL C16 " "Pin spi2_miso_i uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { spi2_miso_i } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi2_miso_i" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 216 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart0_srx_pad_i 3.3-V LVTTL T13 " "Pin uart0_srx_pad_i uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { uart0_srx_pad_i } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "uart0_srx_pad_i" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 204 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518367 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1438817518367 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_miso_i 3.3-V LVTTL H2 " "Pin spi0_miso_i uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kyle/altera/15.0/quartus/linux64/pin_planner.ppl" { spi0_miso_i } } } { "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kyle/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi0_miso_i" } } } } { "../src/de0_nano/rtl/verilog/orpsoc_top.v" "" { Text "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/" { { 0 { 0 ""} 0 208 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438817518369 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1438817518369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/de0_nano.fit.smsg " "Generated suppressed messages file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/de0_nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1438817520237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1266 " "Peak virtual memory: 1266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438817525126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  5 19:32:05 2015 " "Processing ended: Wed Aug  5 19:32:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438817525126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:17 " "Elapsed time: 00:03:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438817525126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438817525126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1438817525126 ""}
