\hypertarget{group__serial__port}{}\doxysection{Serial Port}
\label{group__serial__port}\index{Serial Port@{Serial Port}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__serial__port_ga047842842ecc9b26f526d098df1e1de1}{COM1\+\_\+\+UART\+\_\+\+BASE}}~0x3\+F8
\item 
\#define \mbox{\hyperlink{group__serial__port_ga3685c78b9bd6dd0fa3861807e24a4e1b}{COM1\+\_\+\+IRQ}}~4
\item 
\#define \mbox{\hyperlink{group__serial__port_gaa6f7e7a9f4551d6151f9d45362118a50}{RBR}}~0x00
\item 
\#define \mbox{\hyperlink{group__serial__port_ga5e9787adf3c9afcc4b781e85bb545b35}{THR}}~0x00
\item 
\#define \mbox{\hyperlink{group__serial__port_ga3e27fa35f9febccdc4a0c28a5c8cffbb}{IER}}~0x01
\item 
\#define \mbox{\hyperlink{group__serial__port_ga67004975983f9c99226d63db17ba74c4}{IIR}}~0x02
\item 
\#define \mbox{\hyperlink{group__serial__port_ga264b36b13386e3f62fe69e04711bc006}{FCR}}~0x02
\item 
\#define \mbox{\hyperlink{group__serial__port_ga851cb396b6eaa97346364a772b439f37}{LCR}}~0x03
\item 
\#define \mbox{\hyperlink{group__serial__port_ga65364db1603cde6f6533cb61bcfcf553}{MCR}}~0x04
\item 
\#define \mbox{\hyperlink{group__serial__port_gad51d51aee21f6cc77d4955221aee3dcb}{LSR}}~0x05
\item 
\#define \mbox{\hyperlink{group__serial__port_gad4806a0bfd996121bc27d2466393207e}{MSR}}~0x06
\item 
\#define \mbox{\hyperlink{group__serial__port_gafa556a68b7c0fcc58cd87c5f36859f30}{BR}}~0x07
\item 
\#define \mbox{\hyperlink{group__serial__port_ga4466639cd64ebf372a621168c5e25964}{DLL}}~0x00
\item 
\#define \mbox{\hyperlink{group__serial__port_ga3b48b12dc65f62dd40ab1163fe7997fb}{DLM}}~0x01
\item 
\#define \mbox{\hyperlink{group__serial__port_gae6e9a941061832e3150804bf169a2e97}{LSR\+\_\+\+DATA\+\_\+\+READY}}~(1 $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group__serial__port_gae844dd49bb0e0770bcf46ad5bfe20973}{LSR\+\_\+\+OE}}~(1 $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga0ee28cdbc0917173f06cc39527452a8f}{LSR\+\_\+\+PE}}~(1 $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group__serial__port_gae3f9ccc88c615d1257ad400cf27af7eb}{LSR\+\_\+\+FE}}~(1 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga0fa2f414cac085b768774f2881321b60}{LSR\+\_\+\+BI}}~(1 $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga8c1a828f5fe296a9c1668cf3e72c00c1}{LSR\+\_\+\+THRE}}~(1 $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga96374894dadc495a07b52f843a347f57}{LSR\+\_\+\+TRANS\+\_\+\+EMPTY}}~(1 $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga20024c43f977ff2a13f6eddde0607ba1}{LSR\+\_\+\+RCVR\+\_\+\+FIFO\+\_\+\+ERROR}}~(1 $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga8c98feb6953fbe0ac5ea029a51ee83dd}{IER\+\_\+\+ERBFI}}~(1 $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga1e0a94b0c9c1c1dd9a38a9bbcf34f273}{IER\+\_\+\+ETBEI}}~(1 $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group__serial__port_gaa57877e202ebf65e9f9b08e14b539fd3}{IER\+\_\+\+ELSI}}~(1 $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group__serial__port_gaa7fadcbbfdbde55471b8bc82014e54e0}{IER\+\_\+\+EDSSI}}~(1 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga5d4e78266f49b88aa8c4ecc0ad4be3ac}{IIR\+\_\+\+NO\+\_\+\+INT\+\_\+\+PENDING}}~(1 $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga165b22b5d644704b505eccfc094e4b1f}{IIR\+\_\+\+ID}}~((1 $<$$<$ 1) $\vert$ (1 $<$$<$ 2) $\vert$ (1 $<$$<$ 3))
\item 
\#define \mbox{\hyperlink{group__serial__port_gae2bd61e8808ce0b2356f13ecee52a19d}{IIR\+\_\+\+OGN\+\_\+\+LINE\+\_\+\+STATUS}}~((1 $<$$<$ 1) $\vert$ (1 $<$$<$ 2))
\item 
\#define \mbox{\hyperlink{group__serial__port_gae2fd463a1a588e786214831f85058264}{IIR\+\_\+\+OGN\+\_\+\+RCVD\+\_\+\+DATA\+\_\+\+AVL}}~(1 $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group__serial__port_ga3cf797e047136414aa37d350a4b0c0d3}{IIR\+\_\+\+FIFO\+\_\+\+CT}}~((1 $<$$<$ 3) $\vert$ (1 $<$$<$ 2))
\item 
\#define \mbox{\hyperlink{group__serial__port_ga83dfe90e613ccd3e474367ea163a60c3}{IIR\+\_\+\+OGN\+\_\+\+TRANS\+\_\+\+EMPTY}}~(1 $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group__serial__port_gad72e5cb0ce2af1cb513ad717009e3e32}{IIR\+\_\+\+INT\+\_\+\+PENDING}}~0x00
\item 
\#define \mbox{\hyperlink{group__serial__port_ga0fb29593ea0594efb9d5d4fe1934ced4}{FCR\+\_\+\+CLEAR}}~((1 $<$$<$ 0) $\vert$ (1 $<$$<$ 1) $\vert$ (1 $<$$<$ 2))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Definitions related to serial port communication. 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__serial__port_gafa556a68b7c0fcc58cd87c5f36859f30}\label{group__serial__port_gafa556a68b7c0fcc58cd87c5f36859f30}} 
\index{Serial Port@{Serial Port}!BR@{BR}}
\index{BR@{BR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{BR}{BR}}
{\footnotesize\ttfamily \#define BR~0x07}

Battle Register (Read/\+Write) \mbox{\Hypertarget{group__serial__port_ga3685c78b9bd6dd0fa3861807e24a4e1b}\label{group__serial__port_ga3685c78b9bd6dd0fa3861807e24a4e1b}} 
\index{Serial Port@{Serial Port}!COM1\_IRQ@{COM1\_IRQ}}
\index{COM1\_IRQ@{COM1\_IRQ}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{COM1\_IRQ}{COM1\_IRQ}}
{\footnotesize\ttfamily \#define COM1\+\_\+\+IRQ~4}

COM1 interrupt request number \mbox{\Hypertarget{group__serial__port_ga047842842ecc9b26f526d098df1e1de1}\label{group__serial__port_ga047842842ecc9b26f526d098df1e1de1}} 
\index{Serial Port@{Serial Port}!COM1\_UART\_BASE@{COM1\_UART\_BASE}}
\index{COM1\_UART\_BASE@{COM1\_UART\_BASE}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{COM1\_UART\_BASE}{COM1\_UART\_BASE}}
{\footnotesize\ttfamily \#define COM1\+\_\+\+UART\+\_\+\+BASE~0x3\+F8}

COM1 UART base address \mbox{\Hypertarget{group__serial__port_ga4466639cd64ebf372a621168c5e25964}\label{group__serial__port_ga4466639cd64ebf372a621168c5e25964}} 
\index{Serial Port@{Serial Port}!DLL@{DLL}}
\index{DLL@{DLL}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{DLL}{DLL}}
{\footnotesize\ttfamily \#define DLL~0x00}

Divisor Latch Low Byte (Read/\+Write) \mbox{\Hypertarget{group__serial__port_ga3b48b12dc65f62dd40ab1163fe7997fb}\label{group__serial__port_ga3b48b12dc65f62dd40ab1163fe7997fb}} 
\index{Serial Port@{Serial Port}!DLM@{DLM}}
\index{DLM@{DLM}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{DLM}{DLM}}
{\footnotesize\ttfamily \#define DLM~0x01}

Divisor Latch High Byte (Read/\+Write) \mbox{\Hypertarget{group__serial__port_ga264b36b13386e3f62fe69e04711bc006}\label{group__serial__port_ga264b36b13386e3f62fe69e04711bc006}} 
\index{Serial Port@{Serial Port}!FCR@{FCR}}
\index{FCR@{FCR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \#define FCR~0x02}

FIFO Control Register \mbox{\Hypertarget{group__serial__port_ga0fb29593ea0594efb9d5d4fe1934ced4}\label{group__serial__port_ga0fb29593ea0594efb9d5d4fe1934ced4}} 
\index{Serial Port@{Serial Port}!FCR\_CLEAR@{FCR\_CLEAR}}
\index{FCR\_CLEAR@{FCR\_CLEAR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{FCR\_CLEAR}{FCR\_CLEAR}}
{\footnotesize\ttfamily \#define FCR\+\_\+\+CLEAR~((1 $<$$<$ 0) $\vert$ (1 $<$$<$ 1) $\vert$ (1 $<$$<$ 2))}

Bits to clear the FIFO \mbox{\Hypertarget{group__serial__port_ga3e27fa35f9febccdc4a0c28a5c8cffbb}\label{group__serial__port_ga3e27fa35f9febccdc4a0c28a5c8cffbb}} 
\index{Serial Port@{Serial Port}!IER@{IER}}
\index{IER@{IER}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \#define IER~0x01}

Interrupt Enable Register \mbox{\Hypertarget{group__serial__port_gaa7fadcbbfdbde55471b8bc82014e54e0}\label{group__serial__port_gaa7fadcbbfdbde55471b8bc82014e54e0}} 
\index{Serial Port@{Serial Port}!IER\_EDSSI@{IER\_EDSSI}}
\index{IER\_EDSSI@{IER\_EDSSI}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IER\_EDSSI}{IER\_EDSSI}}
{\footnotesize\ttfamily \#define IER\+\_\+\+EDSSI~(1 $<$$<$ 3)}

Enable modem status interrupt \mbox{\Hypertarget{group__serial__port_gaa57877e202ebf65e9f9b08e14b539fd3}\label{group__serial__port_gaa57877e202ebf65e9f9b08e14b539fd3}} 
\index{Serial Port@{Serial Port}!IER\_ELSI@{IER\_ELSI}}
\index{IER\_ELSI@{IER\_ELSI}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IER\_ELSI}{IER\_ELSI}}
{\footnotesize\ttfamily \#define IER\+\_\+\+ELSI~(1 $<$$<$ 2)}

Enable receiver line status interrupt \mbox{\Hypertarget{group__serial__port_ga8c98feb6953fbe0ac5ea029a51ee83dd}\label{group__serial__port_ga8c98feb6953fbe0ac5ea029a51ee83dd}} 
\index{Serial Port@{Serial Port}!IER\_ERBFI@{IER\_ERBFI}}
\index{IER\_ERBFI@{IER\_ERBFI}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IER\_ERBFI}{IER\_ERBFI}}
{\footnotesize\ttfamily \#define IER\+\_\+\+ERBFI~(1 $<$$<$ 0)}

Enable received data available interrupt \mbox{\Hypertarget{group__serial__port_ga1e0a94b0c9c1c1dd9a38a9bbcf34f273}\label{group__serial__port_ga1e0a94b0c9c1c1dd9a38a9bbcf34f273}} 
\index{Serial Port@{Serial Port}!IER\_ETBEI@{IER\_ETBEI}}
\index{IER\_ETBEI@{IER\_ETBEI}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IER\_ETBEI}{IER\_ETBEI}}
{\footnotesize\ttfamily \#define IER\+\_\+\+ETBEI~(1 $<$$<$ 1)}

Enable transmitter holding register empty interrupt \mbox{\Hypertarget{group__serial__port_ga67004975983f9c99226d63db17ba74c4}\label{group__serial__port_ga67004975983f9c99226d63db17ba74c4}} 
\index{Serial Port@{Serial Port}!IIR@{IIR}}
\index{IIR@{IIR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IIR}{IIR}}
{\footnotesize\ttfamily \#define IIR~0x02}

Interrupt Identification Register \mbox{\Hypertarget{group__serial__port_ga3cf797e047136414aa37d350a4b0c0d3}\label{group__serial__port_ga3cf797e047136414aa37d350a4b0c0d3}} 
\index{Serial Port@{Serial Port}!IIR\_FIFO\_CT@{IIR\_FIFO\_CT}}
\index{IIR\_FIFO\_CT@{IIR\_FIFO\_CT}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IIR\_FIFO\_CT}{IIR\_FIFO\_CT}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+FIFO\+\_\+\+CT~((1 $<$$<$ 3) $\vert$ (1 $<$$<$ 2))}

FIFO control trigger \mbox{\Hypertarget{group__serial__port_ga165b22b5d644704b505eccfc094e4b1f}\label{group__serial__port_ga165b22b5d644704b505eccfc094e4b1f}} 
\index{Serial Port@{Serial Port}!IIR\_ID@{IIR\_ID}}
\index{IIR\_ID@{IIR\_ID}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IIR\_ID}{IIR\_ID}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+ID~((1 $<$$<$ 1) $\vert$ (1 $<$$<$ 2) $\vert$ (1 $<$$<$ 3))}

Interrupt ID bits \mbox{\Hypertarget{group__serial__port_gad72e5cb0ce2af1cb513ad717009e3e32}\label{group__serial__port_gad72e5cb0ce2af1cb513ad717009e3e32}} 
\index{Serial Port@{Serial Port}!IIR\_INT\_PENDING@{IIR\_INT\_PENDING}}
\index{IIR\_INT\_PENDING@{IIR\_INT\_PENDING}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IIR\_INT\_PENDING}{IIR\_INT\_PENDING}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+INT\+\_\+\+PENDING~0x00}

Interrupt pending status \mbox{\Hypertarget{group__serial__port_ga5d4e78266f49b88aa8c4ecc0ad4be3ac}\label{group__serial__port_ga5d4e78266f49b88aa8c4ecc0ad4be3ac}} 
\index{Serial Port@{Serial Port}!IIR\_NO\_INT\_PENDING@{IIR\_NO\_INT\_PENDING}}
\index{IIR\_NO\_INT\_PENDING@{IIR\_NO\_INT\_PENDING}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IIR\_NO\_INT\_PENDING}{IIR\_NO\_INT\_PENDING}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+NO\+\_\+\+INT\+\_\+\+PENDING~(1 $<$$<$ 0)}

No interrupt pending \mbox{\Hypertarget{group__serial__port_gae2bd61e8808ce0b2356f13ecee52a19d}\label{group__serial__port_gae2bd61e8808ce0b2356f13ecee52a19d}} 
\index{Serial Port@{Serial Port}!IIR\_OGN\_LINE\_STATUS@{IIR\_OGN\_LINE\_STATUS}}
\index{IIR\_OGN\_LINE\_STATUS@{IIR\_OGN\_LINE\_STATUS}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IIR\_OGN\_LINE\_STATUS}{IIR\_OGN\_LINE\_STATUS}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+OGN\+\_\+\+LINE\+\_\+\+STATUS~((1 $<$$<$ 1) $\vert$ (1 $<$$<$ 2))}

Originated from line status \mbox{\Hypertarget{group__serial__port_gae2fd463a1a588e786214831f85058264}\label{group__serial__port_gae2fd463a1a588e786214831f85058264}} 
\index{Serial Port@{Serial Port}!IIR\_OGN\_RCVD\_DATA\_AVL@{IIR\_OGN\_RCVD\_DATA\_AVL}}
\index{IIR\_OGN\_RCVD\_DATA\_AVL@{IIR\_OGN\_RCVD\_DATA\_AVL}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IIR\_OGN\_RCVD\_DATA\_AVL}{IIR\_OGN\_RCVD\_DATA\_AVL}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+OGN\+\_\+\+RCVD\+\_\+\+DATA\+\_\+\+AVL~(1 $<$$<$ 2)}

Originated from received data available \mbox{\Hypertarget{group__serial__port_ga83dfe90e613ccd3e474367ea163a60c3}\label{group__serial__port_ga83dfe90e613ccd3e474367ea163a60c3}} 
\index{Serial Port@{Serial Port}!IIR\_OGN\_TRANS\_EMPTY@{IIR\_OGN\_TRANS\_EMPTY}}
\index{IIR\_OGN\_TRANS\_EMPTY@{IIR\_OGN\_TRANS\_EMPTY}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{IIR\_OGN\_TRANS\_EMPTY}{IIR\_OGN\_TRANS\_EMPTY}}
{\footnotesize\ttfamily \#define IIR\+\_\+\+OGN\+\_\+\+TRANS\+\_\+\+EMPTY~(1 $<$$<$ 1)}

Originated from transmitter holding register empty \mbox{\Hypertarget{group__serial__port_ga851cb396b6eaa97346364a772b439f37}\label{group__serial__port_ga851cb396b6eaa97346364a772b439f37}} 
\index{Serial Port@{Serial Port}!LCR@{LCR}}
\index{LCR@{LCR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LCR}{LCR}}
{\footnotesize\ttfamily \#define LCR~0x03}

Line Control Register \mbox{\Hypertarget{group__serial__port_gad51d51aee21f6cc77d4955221aee3dcb}\label{group__serial__port_gad51d51aee21f6cc77d4955221aee3dcb}} 
\index{Serial Port@{Serial Port}!LSR@{LSR}}
\index{LSR@{LSR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \#define LSR~0x05}

Line Status Register \mbox{\Hypertarget{group__serial__port_ga0fa2f414cac085b768774f2881321b60}\label{group__serial__port_ga0fa2f414cac085b768774f2881321b60}} 
\index{Serial Port@{Serial Port}!LSR\_BI@{LSR\_BI}}
\index{LSR\_BI@{LSR\_BI}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LSR\_BI}{LSR\_BI}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+BI~(1 $<$$<$ 4)}

Break interrupt \mbox{\Hypertarget{group__serial__port_gae6e9a941061832e3150804bf169a2e97}\label{group__serial__port_gae6e9a941061832e3150804bf169a2e97}} 
\index{Serial Port@{Serial Port}!LSR\_DATA\_READY@{LSR\_DATA\_READY}}
\index{LSR\_DATA\_READY@{LSR\_DATA\_READY}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LSR\_DATA\_READY}{LSR\_DATA\_READY}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+DATA\+\_\+\+READY~(1 $<$$<$ 0)}

Data ready \mbox{\Hypertarget{group__serial__port_gae3f9ccc88c615d1257ad400cf27af7eb}\label{group__serial__port_gae3f9ccc88c615d1257ad400cf27af7eb}} 
\index{Serial Port@{Serial Port}!LSR\_FE@{LSR\_FE}}
\index{LSR\_FE@{LSR\_FE}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LSR\_FE}{LSR\_FE}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+FE~(1 $<$$<$ 3)}

Framing error \mbox{\Hypertarget{group__serial__port_gae844dd49bb0e0770bcf46ad5bfe20973}\label{group__serial__port_gae844dd49bb0e0770bcf46ad5bfe20973}} 
\index{Serial Port@{Serial Port}!LSR\_OE@{LSR\_OE}}
\index{LSR\_OE@{LSR\_OE}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LSR\_OE}{LSR\_OE}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+OE~(1 $<$$<$ 1)}

Overrun error \mbox{\Hypertarget{group__serial__port_ga0ee28cdbc0917173f06cc39527452a8f}\label{group__serial__port_ga0ee28cdbc0917173f06cc39527452a8f}} 
\index{Serial Port@{Serial Port}!LSR\_PE@{LSR\_PE}}
\index{LSR\_PE@{LSR\_PE}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LSR\_PE}{LSR\_PE}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+PE~(1 $<$$<$ 2)}

Parity error \mbox{\Hypertarget{group__serial__port_ga20024c43f977ff2a13f6eddde0607ba1}\label{group__serial__port_ga20024c43f977ff2a13f6eddde0607ba1}} 
\index{Serial Port@{Serial Port}!LSR\_RCVR\_FIFO\_ERROR@{LSR\_RCVR\_FIFO\_ERROR}}
\index{LSR\_RCVR\_FIFO\_ERROR@{LSR\_RCVR\_FIFO\_ERROR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LSR\_RCVR\_FIFO\_ERROR}{LSR\_RCVR\_FIFO\_ERROR}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+RCVR\+\_\+\+FIFO\+\_\+\+ERROR~(1 $<$$<$ 7)}

Receiver FIFO error \mbox{\Hypertarget{group__serial__port_ga8c1a828f5fe296a9c1668cf3e72c00c1}\label{group__serial__port_ga8c1a828f5fe296a9c1668cf3e72c00c1}} 
\index{Serial Port@{Serial Port}!LSR\_THRE@{LSR\_THRE}}
\index{LSR\_THRE@{LSR\_THRE}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LSR\_THRE}{LSR\_THRE}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+THRE~(1 $<$$<$ 5)}

Transmitter holding register empty \mbox{\Hypertarget{group__serial__port_ga96374894dadc495a07b52f843a347f57}\label{group__serial__port_ga96374894dadc495a07b52f843a347f57}} 
\index{Serial Port@{Serial Port}!LSR\_TRANS\_EMPTY@{LSR\_TRANS\_EMPTY}}
\index{LSR\_TRANS\_EMPTY@{LSR\_TRANS\_EMPTY}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{LSR\_TRANS\_EMPTY}{LSR\_TRANS\_EMPTY}}
{\footnotesize\ttfamily \#define LSR\+\_\+\+TRANS\+\_\+\+EMPTY~(1 $<$$<$ 6)}

Transmitter empty \mbox{\Hypertarget{group__serial__port_ga65364db1603cde6f6533cb61bcfcf553}\label{group__serial__port_ga65364db1603cde6f6533cb61bcfcf553}} 
\index{Serial Port@{Serial Port}!MCR@{MCR}}
\index{MCR@{MCR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \#define MCR~0x04}

Modem Control Register \mbox{\Hypertarget{group__serial__port_gad4806a0bfd996121bc27d2466393207e}\label{group__serial__port_gad4806a0bfd996121bc27d2466393207e}} 
\index{Serial Port@{Serial Port}!MSR@{MSR}}
\index{MSR@{MSR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{MSR}{MSR}}
{\footnotesize\ttfamily \#define MSR~0x06}

Modem Status Register \mbox{\Hypertarget{group__serial__port_gaa6f7e7a9f4551d6151f9d45362118a50}\label{group__serial__port_gaa6f7e7a9f4551d6151f9d45362118a50}} 
\index{Serial Port@{Serial Port}!RBR@{RBR}}
\index{RBR@{RBR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{RBR}{RBR}}
{\footnotesize\ttfamily \#define RBR~0x00}

Receiver Buffer Register \mbox{\Hypertarget{group__serial__port_ga5e9787adf3c9afcc4b781e85bb545b35}\label{group__serial__port_ga5e9787adf3c9afcc4b781e85bb545b35}} 
\index{Serial Port@{Serial Port}!THR@{THR}}
\index{THR@{THR}!Serial Port@{Serial Port}}
\doxysubsubsection{\texorpdfstring{THR}{THR}}
{\footnotesize\ttfamily \#define THR~0x00}

Transmitter Holding Register 