Reading OpenROAD database at '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/lroot/NCO2ram/ram_256x16/ram_256x16_TT_1p8V_25C.lib line 1, library ram_256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/lroot/NCO2ram/counter.sdc'…
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 550000 700000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2596
Number of terminals:      70
Number of snets:          2
Number of nets:           293

[WARNING DRT-0418] Term mem_i0/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[15] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[2] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[11] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[13] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/din0[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[2] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[6] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[7] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 62.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 16758.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 6586.
[INFO DRT-0033] via shape region query size = 2920.
[INFO DRT-0033] met2 shape region query size = 1771.
[INFO DRT-0033] via2 shape region query size = 2336.
[INFO DRT-0033] met3 shape region query size = 1883.
[INFO DRT-0033] via3 shape region query size = 2336.
[INFO DRT-0033] met4 shape region query size = 881.
[INFO DRT-0033] via4 shape region query size = 49.
[INFO DRT-0033] met5 shape region query size = 73.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 241 pins.
[INFO DRT-0081]   Complete 54 unique inst patterns.
[INFO DRT-0084]   Complete 244 groups.
#scanned instances     = 2596
#unique  instances     = 62
#stdCellGenAp          = 1142
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 824
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 529
#instTermValidViaApCnt = 0
#macroGenAp            = 230
#macroValidPlanarAp    = 198
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:02, memory = 145.66 (MB), peak = 145.66 (MB)

[INFO DRT-0157] Number of guides:     2338

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 101 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 589.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 579.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 365.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 168.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 84.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1038 vertical wires in 2 frboxes and 748 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 36 vertical wires in 2 frboxes and 142 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 174.39 (MB), peak = 174.39 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 174.39 (MB), peak = 174.39 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 202.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 202.21 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 219.20 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 229.57 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 220.94 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:00, memory = 232.46 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:01, memory = 233.24 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:01, memory = 235.30 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:01, memory = 243.16 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:01, memory = 235.98 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1      7      1      9
Recheck              0      1      0      0
Short                0     20      0      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:02, memory = 582.77 (MB), peak = 582.77 (MB)
Total wire length = 30473 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14287 um.
Total wire length on LAYER met2 = 12065 um.
Total wire length on LAYER met3 = 2814 um.
Total wire length on LAYER met4 = 1084 um.
Total wire length on LAYER met5 = 221 um.
Total number of vias = 1866.
Up-via summary (total 1866):

-----------------------
 FR_MASTERSLICE       0
            li1     799
           met1     788
           met2     191
           met3      86
           met4       2
-----------------------
                   1866


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 584.05 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 584.67 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 584.67 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:00, memory = 584.93 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:00, memory = 584.93 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:00, memory = 593.75 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:00, memory = 595.55 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:01, memory = 587.38 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:01, memory = 596.20 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 587.84 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1
Metal Spacing        1
Short                9
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:02, memory = 590.98 (MB), peak = 596.46 (MB)
Total wire length = 30456 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14253 um.
Total wire length on LAYER met2 = 12168 um.
Total wire length on LAYER met3 = 2819 um.
Total wire length on LAYER met4 = 994 um.
Total wire length on LAYER met5 = 221 um.
Total number of vias = 1864.
Up-via summary (total 1864):

-----------------------
 FR_MASTERSLICE       0
            li1     799
           met1     784
           met2     193
           met3      86
           met4       2
-----------------------
                   1864


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 590.98 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 590.98 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1   met3
Metal Spacing        0      1
Short                1      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 592.98 (MB), peak = 596.46 (MB)
Total wire length = 30456 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14243 um.
Total wire length on LAYER met2 = 12170 um.
Total wire length on LAYER met3 = 2830 um.
Total wire length on LAYER met4 = 990 um.
Total wire length on LAYER met5 = 221 um.
Total number of vias = 1874.
Up-via summary (total 1874):

-----------------------
 FR_MASTERSLICE       0
            li1     799
           met1     791
           met2     198
           met3      84
           met4       2
-----------------------
                   1874


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 592.98 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 592.98 (MB), peak = 596.46 (MB)
Total wire length = 30454 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14240 um.
Total wire length on LAYER met2 = 12171 um.
Total wire length on LAYER met3 = 2829 um.
Total wire length on LAYER met4 = 991 um.
Total wire length on LAYER met5 = 221 um.
Total number of vias = 1877.
Up-via summary (total 1877):

-----------------------
 FR_MASTERSLICE       0
            li1     799
           met1     793
           met2     198
           met3      85
           met4       2
-----------------------
                   1877


[INFO DRT-0198] Complete detail routing.
Total wire length = 30454 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14240 um.
Total wire length on LAYER met2 = 12171 um.
Total wire length on LAYER met3 = 2829 um.
Total wire length on LAYER met4 = 991 um.
Total wire length on LAYER met5 = 221 um.
Total number of vias = 1877.
Up-via summary (total 1877):

-----------------------
 FR_MASTERSLICE       0
            li1     799
           met1     793
           met2     198
           met3      85
           met4       2
-----------------------
                   1877


[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:05, memory = 592.98 (MB), peak = 596.46 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_114
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_113
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               926    3475.83
  Tap cell                               1161    1452.64
  Antenna cell                            295     738.21
  Clock buffer                              7     152.65
  Timing Repair Buffer                    118     584.31
  Inverter                                 26      97.59
  Clock inverter                            1       8.76
  Sequential cell                          25     625.60
  Multi-Input combinational cell           35     302.79
  Total                                  2596  254469.07
Writing OpenROAD database to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/lroot/NCO2ram/runs/RUN_2025-03-04_15-48-34/44-openroad-detailedrouting/counter.sdc'…
