GAS LISTING /tmp/cc18Fw0p.s 			page 1


   1              		.file	"gd32vf103_dma.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.dma_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	dma_deinit
  13              	dma_deinit:
  14              	.LFB2:
  15              		.file 1 "../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c"
   1:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
   2:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \file    gd32vf103_dma.c
   3:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief   DMA driver
   4:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
   5:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \version 2019-06-05, V1.0.0, firmware for GD32VF103
   6:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \version 2019-10-30, V1.0.1, firmware for GD32VF103
   7:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \version 2020-08-04, V1.1.0, firmware for GD32VF103
   8:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
   9:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  10:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*
  11:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  12:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  13:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** are permitted provided that the following conditions are met:
  15:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  16:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        list of conditions and the following disclaimer.
  18:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        and/or other materials provided with the distribution.
  21:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        may be used to endorse or promote products derived from this software without 
  23:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        specific prior written permission.
  24:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  25:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  30:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  31:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** OF SUCH DAMAGE.
  35:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
  36:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  37:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** #include "gd32vf103_dma.h"
  38:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  39:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** #define DMA_WRONG_HANDLE        while(1){}
  40:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  41:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /* check whether peripheral matches channels or not */
  42:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx);
  43:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /tmp/cc18Fw0p.s 			page 2


  44:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
  45:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      deinitialize DMA a channel registers
  46:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  47:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
  48:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  49:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  51:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
  52:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
  53:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
  54:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  55:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
  16              		.loc 1 55 1
  17              		.cfi_startproc
  18              	.LVL0:
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  19              		.loc 1 56 2
  20              	.LBB46:
  21              	.LBB47:
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		DMA_WRONG_HANDLE
  58:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* disable DMA a channel */
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  62:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, (uint32_t)channelx);
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
  71:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  72:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  73:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
  75:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
  76:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_struct_para_init(dma_parameter_struct* init_struct)
  77:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
  78:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* set the DMA struct with the default values */
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_addr  = 0U;
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_width = 0U;
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_addr  = 0U;
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_width = 0U;
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->number       = 0U;
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  89:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
  91:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      initialize DMA channel
  92:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  93:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
  94:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
GAS LISTING /tmp/cc18Fw0p.s 			page 3


  95:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
  96:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  97:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
  98:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   periph_addr: peripheral base address
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT, DMA_PERIPHERAL_WIDTH_16BIT, DMA_PERIPHER
 100:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE, DMA_PERIPH_INCREASE_DISABLE
 101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   memory_addr: memory base address
 102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT, DMA_MEMORY_WIDTH_16BIT, DMA_MEMORY_WIDTH_32B
 103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE, DMA_MEMORY_INCREASE_DISABLE
 104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY, DMA_MEMORY_TO_PERIPHERAL
 105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   priority: DMA_PRIORITY_LOW, DMA_PRIORITY_MEDIUM, DMA_PRIORITY_HIGH, DMA_PRIORITY_
 107:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 108:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 109:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 110:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_init(uint32_t dma_periph, dma_channel_enum channelx, dma_parameter_struct* init_struct)
 111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 112:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 113:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 116:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 117:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 118:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure peripheral base address */
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 120:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 121:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure memory base address */
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = init_struct->memory_addr;
 123:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 124:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure the number of remaining data to be transferred */
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 127:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure peripheral transfer width,memory transfer width and priority */
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure peripheral increasing mode */
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc){
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 138:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 139:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure memory increasing mode */
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc){
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 146:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 147:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure the direction of data transfer */
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction){
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
GAS LISTING /tmp/cc18Fw0p.s 			page 4


 152:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 153:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 155:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 156:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable DMA circulation mode
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 158:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 159:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 160:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 161:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 162:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 163:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 164:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 167:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 169:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 170:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 172:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 175:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable DMA circulation mode
 176:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 177:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 180:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 181:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 182:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 184:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 185:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 188:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 189:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 191:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 192:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 193:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 194:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable memory to memory mode
 195:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 199:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 200:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 201:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 202:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 203:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_to_memory_enable(uint32_t dma_periph, dma_channel_enum channelx)
 204:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 205:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 207:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 208:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /tmp/cc18Fw0p.s 			page 5


 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_M2M;
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 211:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 212:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 213:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable memory to memory mode
 214:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 215:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 216:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 217:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 218:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 219:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 221:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 222:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_to_memory_disable(uint32_t dma_periph, dma_channel_enum channelx)
 223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 224:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 226:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_M2M;
 229:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 232:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable DMA channel
 233:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 235:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 238:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 239:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 240:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 241:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 242:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 243:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 245:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable DMA channel
 252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 254:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 255:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 257:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 258:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 265:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /tmp/cc18Fw0p.s 			page 6


 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 269:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 270:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      set DMA peripheral base address
 271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 273:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address
 274:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  address: peripheral base address
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 285:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 290:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      set DMA memory base address
 291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 293:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set memory base address
 294:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 295:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  address: memory base address
 297:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 298:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 299:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 300:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 302:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 304:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = address;
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 308:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 309:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 310:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA
 311:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 312:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 313:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 314:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 315:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 316:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 317:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 318:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 319:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 320:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 321:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 322:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
GAS LISTING /tmp/cc18Fw0p.s 			page 7


 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 324:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 325:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK);
 327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA
 331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 334:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 335:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 336:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 337:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA
 338:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 339:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 343:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 344:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 348:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 349:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure priority level of DMA channel
 350:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 351:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 352:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 353:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 354:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 355:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  priority: priority Level of this channel
 356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 359:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 360:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 361:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 362:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 363:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 364:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 365:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 366:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 367:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 370:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 371:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 372:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* acquire DMA_CHxCTL register */
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 374:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /tmp/cc18Fw0p.s 			page 8


 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure transfer data size of memory
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 383:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 384:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 385:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 386:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 387:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  mwidth: transfer data width of memory
 388:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 389:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 390:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
 391:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 392:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 393:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 394:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 395:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mwidth)
 396:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 397:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 398:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 401:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 402:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* acquire DMA_CHxCTL register */
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 409:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 411:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 412:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure transfer data size of peripheral
 413:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 414:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 416:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 417:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 418:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 419:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 420:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 421:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 422:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 423:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 424:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 425:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_width_config (uint32_t dma_periph, dma_channel_enum channelx, uint32_t pwidth)
 427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 429:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 430:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 432:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 433:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 434:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* acquire DMA_CHxCTL register */
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 436:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
GAS LISTING /tmp/cc18Fw0p.s 			page 9


 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= pwidth;
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable next address increasement algorithm of memory
 444:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 445:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 446:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 447:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 449:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 450:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 451:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 452:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 453:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 457:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 459:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 460:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 461:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable next address increasement algorithm of memory
 463:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 464:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 465:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 466:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 468:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 470:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 472:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 476:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 479:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 480:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 482:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 484:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 485:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 487:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 489:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
GAS LISTING /tmp/cc18Fw0p.s 			page 10


 494:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 495:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 497:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 499:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable next address increasement algorithm of peripheral
 501:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 502:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 503:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 504:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 505:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 506:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 507:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 508:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 509:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 510:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 511:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 513:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 514:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 517:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure the direction of data transfer on the channel
 520:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 523:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 524:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 525:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  direction: specify the direction of data transfer
 526:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 527:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 528:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 529:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 530:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 531:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 532:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t directio
 533:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 534:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 536:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 537:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 542:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 544:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      check DMA flag is set or not
 547:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 548:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 549:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 550:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
GAS LISTING /tmp/cc18Fw0p.s 			page 11


 551:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 552:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 553:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 554:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 555:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 556:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 557:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 558:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     FlagStatus: SET or RESET
 560:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 561:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     FlagStatus reval;
 564:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, (uint32_t)channelx)){
 566:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 567:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 568:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = RESET;
 569:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 570:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 571:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     return reval;
 572:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 573:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 574:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 575:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      clear DMA a channel flag
 576:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 577:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 578:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 579:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 582:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 583:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 584:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 585:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 586:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 587:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 588:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 589:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 590:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, (uint32_t)channelx);
 593:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 594:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 595:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 596:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not
 597:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 598:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 599:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 600:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 601:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 602:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 603:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 604:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 605:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 606:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
GAS LISTING /tmp/cc18Fw0p.s 			page 12


 608:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     FlagStatus: SET or RESET
 609:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 611:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 613:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	switch(flag){
 615:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_FTF:
 616:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			/* check whether the full transfer finish interrupt flag is set and enabled */
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, (uint32_t)channelx);
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 620:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_HTF:
 621:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			/* check whether the half transfer finish interrupt flag is set and enabled */
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, (uint32_t)channelx);
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 625:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_ERR:
 626:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			/* check whether the error interrupt flag is set and enabled */
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, (uint32_t)channelx);
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 629:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 630:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		default:
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			DMA_WRONG_HANDLE
 632:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 633:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* when the interrupt flag is set and enabled, return SET */
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	if(interrupt_flag && interrupt_enable){
 636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 637:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}else{
 638:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return RESET;
 639:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 642:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      clear DMA a channel flag
 644:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 646:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 647:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 648:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 649:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 650:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 651:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 652:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 653:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 654:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 655:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 656:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 657:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 658:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 659:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 660:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, (uint32_t)channelx);
 661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 663:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 664:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable DMA interrupt
GAS LISTING /tmp/cc18Fw0p.s 			page 13


 665:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 666:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 669:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 670:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  source: specify which interrupt to enbale
 671:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 one or more parameters can be selected which are shown as below
 672:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 673:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 674:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 675:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 676:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 677:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 678:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 679:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 680:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 682:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 683:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= source;
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 687:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 688:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable DMA interrupt
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 690:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 692:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 694:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  source: specify which interrupt to disbale
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 one or more parameters can be selected which are shown as below
 696:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 698:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 700:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 702:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 706:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 707:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~source;
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 710:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 711:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 712:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      check whether peripheral and channels match
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 714:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 716:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 717:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_CHx(x=0..6)
 718:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 719:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 721:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx)
GAS LISTING /tmp/cc18Fw0p.s 			page 14


 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ErrStatus val = SUCCESS;
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA1 == dma_periph){
  22              		.loc 1 725 7 is_stmt 0
  23 0000 B7070240 		li	a5,1073872896
  24 0004 93870740 		addi	a5,a5,1024
  25              	.LVL1:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  26              		.loc 1 723 5 is_stmt 1
  27              		.loc 1 725 5
  28              		.loc 1 725 7 is_stmt 0
  29 0008 630AF502 		beq	a0,a5,.L5
  30              	.L2:
  31              	.LBE47:
  32              	.LBE46:
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  33              		.loc 1 61 2 is_stmt 1
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  34              		.loc 1 61 34 is_stmt 0
  35 000c 13962500 		slli	a2,a1,2
  36 0010 B307B600 		add	a5,a2,a1
  37 0014 8A07     		slli	a5,a5,2
  38 0016 AA97     		add	a5,a5,a0
  39 0018 9447     		lw	a3,8(a5)
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  40              		.loc 1 67 26
  41 001a 3D47     		li	a4,15
  42 001c 3317C700 		sll	a4,a4,a2
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  43              		.loc 1 61 34
  44 0020 F99A     		andi	a3,a3,-2
  45 0022 94C7     		sw	a3,8(a5)
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  46              		.loc 1 63 2 is_stmt 1
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  47              		.loc 1 63 34 is_stmt 0
  48 0024 23A40700 		sw	zero,8(a5)
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  49              		.loc 1 64 2 is_stmt 1
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  50              		.loc 1 64 34 is_stmt 0
  51 0028 23A60700 		sw	zero,12(a5)
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  52              		.loc 1 65 2 is_stmt 1
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  53              		.loc 1 65 36 is_stmt 0
  54 002c 23A80700 		sw	zero,16(a5)
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, (uint32_t)channelx);
  55              		.loc 1 66 2 is_stmt 1
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, (uint32_t)channelx);
  56              		.loc 1 66 36 is_stmt 0
  57 0030 23AA0700 		sw	zero,20(a5)
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  58              		.loc 1 67 2 is_stmt 1
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  59              		.loc 1 67 23 is_stmt 0
GAS LISTING /tmp/cc18Fw0p.s 			page 15


  60 0034 5C41     		lw	a5,4(a0)
  61 0036 D98F     		or	a5,a4,a5
  62 0038 5CC1     		sw	a5,4(a0)
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  63              		.loc 1 68 1
  64 003a 8280     		ret
  65              	.L5:
  66              	.LBB49:
  67              	.LBB48:
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 727:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         if(channelx > DMA_CH4){
  68              		.loc 1 727 9 is_stmt 1
  69              		.loc 1 727 11 is_stmt 0
  70 003c 9147     		li	a5,4
  71 003e E3F7B7FC 		bleu	a1,a5,.L2
  72              	.L3:
  73              	.LBE48:
  74              	.LBE49:
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  75              		.loc 1 57 3 is_stmt 1 discriminator 1
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  76              		.loc 1 57 3 discriminator 1
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  77              		.loc 1 57 3 discriminator 1
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  78              		.loc 1 57 3 discriminator 1
  79 0042 01A0     		j	.L3
  80              		.cfi_endproc
  81              	.LFE2:
  83              		.section	.text.dma_struct_para_init,"ax",@progbits
  84              		.align	1
  85              		.globl	dma_struct_para_init
  87              	dma_struct_para_init:
  88              	.LFB3:
  77:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* set the DMA struct with the default values */
  89              		.loc 1 77 1
  90              		.cfi_startproc
  91              	.LVL2:
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_width = 0U;
  92              		.loc 1 79 5
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  93              		.loc 1 80 5
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_addr  = 0U;
  94              		.loc 1 81 5
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_width = 0U;
  95              		.loc 1 82 5
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  96              		.loc 1 83 5
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->number       = 0U;
  97              		.loc 1 84 5
  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
  98              		.loc 1 85 5
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
  99              		.loc 1 86 5
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 100              		.loc 1 87 5
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_width = 0U;
GAS LISTING /tmp/cc18Fw0p.s 			page 16


 101              		.loc 1 79 31 is_stmt 0
 102 0000 23200500 		sw	zero,0(a0)
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 103              		.loc 1 80 31
 104 0004 23220500 		sw	zero,4(a0)
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_width = 0U;
 105              		.loc 1 82 31
 106 0008 23240500 		sw	zero,8(a0)
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 107              		.loc 1 83 31
 108 000c 23260500 		sw	zero,12(a0)
  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 109              		.loc 1 85 31
 110 0010 23280500 		sw	zero,16(a0)
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 111              		.loc 1 87 31
 112 0014 232A0500 		sw	zero,20(a0)
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_addr  = 0U;
 113              		.loc 1 81 31
 114 0018 231C0500 		sh	zero,24(a0)
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 115              		.loc 1 86 31
 116 001c 230D0500 		sb	zero,26(a0)
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 117              		.loc 1 88 1
 118 0020 8280     		ret
 119              		.cfi_endproc
 120              	.LFE3:
 122              		.section	.text.dma_init,"ax",@progbits
 123              		.align	1
 124              		.globl	dma_init
 126              	dma_init:
 127              	.LFB4:
 111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 128              		.loc 1 111 1 is_stmt 1
 129              		.cfi_startproc
 130              	.LVL3:
 112:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 131              		.loc 1 112 5
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 132              		.loc 1 114 5
 133              	.LBB50:
 134              	.LBB51:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 135              		.loc 1 725 7 is_stmt 0
 136 0000 B7070240 		li	a5,1073872896
 137 0004 93870740 		addi	a5,a5,1024
 138              	.LVL4:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 139              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 140              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 141              		.loc 1 725 7 is_stmt 0
 142 0008 6304F508 		beq	a0,a5,.L16
 143              	.L8:
 144              	.LBE51:
GAS LISTING /tmp/cc18Fw0p.s 			page 17


 145              	.LBE50:
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 146              		.loc 1 119 5 is_stmt 1
 147 000c 93972500 		slli	a5,a1,2
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 148              		.loc 1 119 52 is_stmt 0
 149 0010 1842     		lw	a4,0(a2)
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 150              		.loc 1 119 5
 151 0012 AE97     		add	a5,a5,a1
 152 0014 8A07     		slli	a5,a5,2
 153 0016 AA97     		add	a5,a5,a0
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 154              		.loc 1 119 39
 155 0018 98CB     		sw	a4,16(a5)
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 156              		.loc 1 122 5 is_stmt 1
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 157              		.loc 1 122 52 is_stmt 0
 158 001a 1846     		lw	a4,8(a2)
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 159              		.loc 1 134 7
 160 001c 0545     		li	a0,1
 161              	.LVL5:
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 162              		.loc 1 122 39
 163 001e D8CB     		sw	a4,20(a5)
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 164              		.loc 1 125 5 is_stmt 1
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 165              		.loc 1 125 60 is_stmt 0
 166 0020 03570601 		lhu	a4,16(a2)
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 167              		.loc 1 125 37
 168 0024 D8C7     		sw	a4,12(a5)
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 169              		.loc 1 128 5 is_stmt 1
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 170              		.loc 1 130 39 is_stmt 0
 171 0026 4C46     		lw	a1,12(a2)
 172              	.LVL6:
 173 0028 5842     		lw	a4,4(a2)
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 174              		.loc 1 128 9
 175 002a 9447     		lw	a3,8(a5)
 176              	.LVL7:
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 177              		.loc 1 129 5 is_stmt 1
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 178              		.loc 1 130 67 is_stmt 0
 179 002c 03284601 		lw	a6,20(a2)
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 180              		.loc 1 130 39
 181 0030 4D8F     		or	a4,a4,a1
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 182              		.loc 1 129 9
 183 0032 F175     		li	a1,-16384
GAS LISTING /tmp/cc18Fw0p.s 			page 18


 184 0034 9385F50F 		addi	a1,a1,255
 185 0038 ED8E     		and	a3,a3,a1
 186              	.LVL8:
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 187              		.loc 1 130 5 is_stmt 1
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 188              		.loc 1 130 67 is_stmt 0
 189 003a 33670701 		or	a4,a4,a6
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 190              		.loc 1 130 9
 191 003e 558F     		or	a4,a4,a3
 192              	.LVL9:
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 193              		.loc 1 131 5 is_stmt 1
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 194              		.loc 1 131 37 is_stmt 0
 195 0040 98C7     		sw	a4,8(a5)
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 196              		.loc 1 134 5 is_stmt 1
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 197              		.loc 1 134 7 is_stmt 0
 198 0042 03478601 		lbu	a4,24(a2)
 199              	.LVL10:
 200 0046 6300A704 		beq	a4,a0,.L17
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 201              		.loc 1 137 9 is_stmt 1
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 202              		.loc 1 137 41 is_stmt 0
 203 004a 9847     		lw	a4,8(a5)
 204 004c 1377F7FB 		andi	a4,a4,-65
 205 0050 98C7     		sw	a4,8(a5)
 206              	.LVL11:
 207              	.L11:
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 208              		.loc 1 141 5 is_stmt 1
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 209              		.loc 1 141 7 is_stmt 0
 210 0052 83469601 		lbu	a3,25(a2)
 211 0056 0547     		li	a4,1
 212 0058 6382E602 		beq	a3,a4,.L18
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 213              		.loc 1 144 9 is_stmt 1
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 214              		.loc 1 144 41 is_stmt 0
 215 005c 9847     		lw	a4,8(a5)
 216 005e 1377F7F7 		andi	a4,a4,-129
 217 0062 98C7     		sw	a4,8(a5)
 218              	.L13:
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 219              		.loc 1 148 5 is_stmt 1
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 220              		.loc 1 148 7 is_stmt 0
 221 0064 0347A601 		lbu	a4,26(a2)
 222 0068 09E7     		bne	a4,zero,.L14
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 223              		.loc 1 149 9 is_stmt 1
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
GAS LISTING /tmp/cc18Fw0p.s 			page 19


 224              		.loc 1 149 41 is_stmt 0
 225 006a 9847     		lw	a4,8(a5)
 226 006c 3D9B     		andi	a4,a4,-17
 227 006e 98C7     		sw	a4,8(a5)
 228 0070 8280     		ret
 229              	.L14:
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 230              		.loc 1 151 9 is_stmt 1
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 231              		.loc 1 151 41 is_stmt 0
 232 0072 9847     		lw	a4,8(a5)
 233 0074 13670701 		ori	a4,a4,16
 234 0078 98C7     		sw	a4,8(a5)
 153:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 235              		.loc 1 153 1
 236 007a 8280     		ret
 237              	.L18:
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 238              		.loc 1 142 9 is_stmt 1
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 239              		.loc 1 142 41 is_stmt 0
 240 007c 9847     		lw	a4,8(a5)
 241 007e 13670708 		ori	a4,a4,128
 242 0082 98C7     		sw	a4,8(a5)
 243 0084 C5B7     		j	.L13
 244              	.LVL12:
 245              	.L17:
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 246              		.loc 1 135 9 is_stmt 1
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 247              		.loc 1 135 41 is_stmt 0
 248 0086 9847     		lw	a4,8(a5)
 249 0088 13670704 		ori	a4,a4,64
 250 008c 98C7     		sw	a4,8(a5)
 251              	.LVL13:
 252 008e D1B7     		j	.L11
 253              	.LVL14:
 254              	.L16:
 255              	.LBB53:
 256              	.LBB52:
 257              		.loc 1 727 9 is_stmt 1
 258              		.loc 1 727 11 is_stmt 0
 259 0090 9147     		li	a5,4
 260 0092 E3FDB7F6 		bleu	a1,a5,.L8
 261              	.L9:
 262              	.LBE52:
 263              	.LBE53:
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 264              		.loc 1 115 9 is_stmt 1 discriminator 1
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 265              		.loc 1 115 9 discriminator 1
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 266              		.loc 1 115 9 discriminator 1
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 267              		.loc 1 115 9 discriminator 1
 268 0096 01A0     		j	.L9
 269              		.cfi_endproc
GAS LISTING /tmp/cc18Fw0p.s 			page 20


 270              	.LFE4:
 272              		.section	.text.dma_circulation_enable,"ax",@progbits
 273              		.align	1
 274              		.globl	dma_circulation_enable
 276              	dma_circulation_enable:
 277              	.LFB5:
 166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 278              		.loc 1 166 1
 279              		.cfi_startproc
 280              	.LVL15:
 167:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 281              		.loc 1 167 5
 282              	.LBB54:
 283              	.LBB55:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 284              		.loc 1 725 7 is_stmt 0
 285 0000 B7070240 		li	a5,1073872896
 286 0004 93870740 		addi	a5,a5,1024
 287              	.LVL16:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 288              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 289              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 290              		.loc 1 725 7 is_stmt 0
 291 0008 630CF500 		beq	a0,a5,.L22
 292              	.L20:
 293              	.LBE55:
 294              	.LBE54:
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 295              		.loc 1 171 5 is_stmt 1
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 296              		.loc 1 171 37 is_stmt 0
 297 000c 93972500 		slli	a5,a1,2
 298 0010 AE97     		add	a5,a5,a1
 299 0012 8A07     		slli	a5,a5,2
 300 0014 AA97     		add	a5,a5,a0
 301 0016 9847     		lw	a4,8(a5)
 302 0018 13670702 		ori	a4,a4,32
 303 001c 98C7     		sw	a4,8(a5)
 172:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 304              		.loc 1 172 1
 305 001e 8280     		ret
 306              	.L22:
 307              	.LBB57:
 308              	.LBB56:
 309              		.loc 1 727 9 is_stmt 1
 310              		.loc 1 727 11 is_stmt 0
 311 0020 9147     		li	a5,4
 312 0022 E3F5B7FE 		bleu	a1,a5,.L20
 313              	.L21:
 314              	.LBE56:
 315              	.LBE57:
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 316              		.loc 1 168 9 is_stmt 1 discriminator 1
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 317              		.loc 1 168 9 discriminator 1
GAS LISTING /tmp/cc18Fw0p.s 			page 21


 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 318              		.loc 1 168 9 discriminator 1
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 319              		.loc 1 168 9 discriminator 1
 320 0026 01A0     		j	.L21
 321              		.cfi_endproc
 322              	.LFE5:
 324              		.section	.text.dma_circulation_disable,"ax",@progbits
 325              		.align	1
 326              		.globl	dma_circulation_disable
 328              	dma_circulation_disable:
 329              	.LFB6:
 185:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 330              		.loc 1 185 1
 331              		.cfi_startproc
 332              	.LVL17:
 186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 333              		.loc 1 186 5
 334              	.LBB58:
 335              	.LBB59:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 336              		.loc 1 725 7 is_stmt 0
 337 0000 B7070240 		li	a5,1073872896
 338 0004 93870740 		addi	a5,a5,1024
 339              	.LVL18:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 340              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 341              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 342              		.loc 1 725 7 is_stmt 0
 343 0008 630CF500 		beq	a0,a5,.L26
 344              	.L24:
 345              	.LBE59:
 346              	.LBE58:
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 347              		.loc 1 190 5 is_stmt 1
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 348              		.loc 1 190 37 is_stmt 0
 349 000c 93972500 		slli	a5,a1,2
 350 0010 AE97     		add	a5,a5,a1
 351 0012 8A07     		slli	a5,a5,2
 352 0014 AA97     		add	a5,a5,a0
 353 0016 9847     		lw	a4,8(a5)
 354 0018 1377F7FD 		andi	a4,a4,-33
 355 001c 98C7     		sw	a4,8(a5)
 191:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 356              		.loc 1 191 1
 357 001e 8280     		ret
 358              	.L26:
 359              	.LBB61:
 360              	.LBB60:
 361              		.loc 1 727 9 is_stmt 1
 362              		.loc 1 727 11 is_stmt 0
 363 0020 9147     		li	a5,4
 364 0022 E3F5B7FE 		bleu	a1,a5,.L24
 365              	.L25:
GAS LISTING /tmp/cc18Fw0p.s 			page 22


 366              	.LBE60:
 367              	.LBE61:
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 368              		.loc 1 187 9 is_stmt 1 discriminator 1
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 369              		.loc 1 187 9 discriminator 1
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 370              		.loc 1 187 9 discriminator 1
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 371              		.loc 1 187 9 discriminator 1
 372 0026 01A0     		j	.L25
 373              		.cfi_endproc
 374              	.LFE6:
 376              		.section	.text.dma_memory_to_memory_enable,"ax",@progbits
 377              		.align	1
 378              		.globl	dma_memory_to_memory_enable
 380              	dma_memory_to_memory_enable:
 381              	.LFB7:
 204:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 382              		.loc 1 204 1
 383              		.cfi_startproc
 384              	.LVL19:
 205:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 385              		.loc 1 205 5
 386              	.LBB62:
 387              	.LBB63:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 388              		.loc 1 725 7 is_stmt 0
 389 0000 B7070240 		li	a5,1073872896
 390 0004 93870740 		addi	a5,a5,1024
 391              	.LVL20:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 392              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 393              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 394              		.loc 1 725 7 is_stmt 0
 395 0008 630CF500 		beq	a0,a5,.L30
 396              	.L28:
 397              	.LBE63:
 398              	.LBE62:
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 399              		.loc 1 209 5 is_stmt 1
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 400              		.loc 1 209 37 is_stmt 0
 401 000c 93972500 		slli	a5,a1,2
 402 0010 AE97     		add	a5,a5,a1
 403 0012 8A07     		slli	a5,a5,2
 404 0014 AA97     		add	a5,a5,a0
 405 0016 9847     		lw	a4,8(a5)
 406 0018 9166     		li	a3,16384
 407 001a 558F     		or	a4,a4,a3
 408 001c 98C7     		sw	a4,8(a5)
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 409              		.loc 1 210 1
 410 001e 8280     		ret
 411              	.L30:
GAS LISTING /tmp/cc18Fw0p.s 			page 23


 412              	.LBB65:
 413              	.LBB64:
 414              		.loc 1 727 9 is_stmt 1
 415              		.loc 1 727 11 is_stmt 0
 416 0020 9147     		li	a5,4
 417 0022 E3F5B7FE 		bleu	a1,a5,.L28
 418              	.L29:
 419              	.LBE64:
 420              	.LBE65:
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 421              		.loc 1 206 9 is_stmt 1 discriminator 1
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 422              		.loc 1 206 9 discriminator 1
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 423              		.loc 1 206 9 discriminator 1
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 424              		.loc 1 206 9 discriminator 1
 425 0026 01A0     		j	.L29
 426              		.cfi_endproc
 427              	.LFE7:
 429              		.section	.text.dma_memory_to_memory_disable,"ax",@progbits
 430              		.align	1
 431              		.globl	dma_memory_to_memory_disable
 433              	dma_memory_to_memory_disable:
 434              	.LFB8:
 223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 435              		.loc 1 223 1
 436              		.cfi_startproc
 437              	.LVL21:
 224:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 438              		.loc 1 224 5
 439              	.LBB66:
 440              	.LBB67:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 441              		.loc 1 725 7 is_stmt 0
 442 0000 B7070240 		li	a5,1073872896
 443 0004 93870740 		addi	a5,a5,1024
 444              	.LVL22:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 445              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 446              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 447              		.loc 1 725 7 is_stmt 0
 448 0008 630DF500 		beq	a0,a5,.L34
 449              	.L32:
 450              	.LBE67:
 451              	.LBE66:
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 452              		.loc 1 228 5 is_stmt 1
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 453              		.loc 1 228 37 is_stmt 0
 454 000c 93972500 		slli	a5,a1,2
 455 0010 AE97     		add	a5,a5,a1
 456 0012 8A07     		slli	a5,a5,2
 457 0014 AA97     		add	a5,a5,a0
 458 0016 9847     		lw	a4,8(a5)
GAS LISTING /tmp/cc18Fw0p.s 			page 24


 459 0018 F176     		li	a3,-16384
 460 001a FD16     		addi	a3,a3,-1
 461 001c 758F     		and	a4,a4,a3
 462 001e 98C7     		sw	a4,8(a5)
 229:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 463              		.loc 1 229 1
 464 0020 8280     		ret
 465              	.L34:
 466              	.LBB69:
 467              	.LBB68:
 468              		.loc 1 727 9 is_stmt 1
 469              		.loc 1 727 11 is_stmt 0
 470 0022 9147     		li	a5,4
 471 0024 E3F4B7FE 		bleu	a1,a5,.L32
 472              	.L33:
 473              	.LBE68:
 474              	.LBE69:
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 475              		.loc 1 225 9 is_stmt 1 discriminator 1
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 476              		.loc 1 225 9 discriminator 1
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 477              		.loc 1 225 9 discriminator 1
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 478              		.loc 1 225 9 discriminator 1
 479 0028 01A0     		j	.L33
 480              		.cfi_endproc
 481              	.LFE8:
 483              		.section	.text.dma_channel_enable,"ax",@progbits
 484              		.align	1
 485              		.globl	dma_channel_enable
 487              	dma_channel_enable:
 488              	.LFB9:
 242:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 489              		.loc 1 242 1
 490              		.cfi_startproc
 491              	.LVL23:
 243:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 492              		.loc 1 243 5
 493              	.LBB70:
 494              	.LBB71:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 495              		.loc 1 725 7 is_stmt 0
 496 0000 B7070240 		li	a5,1073872896
 497 0004 93870740 		addi	a5,a5,1024
 498              	.LVL24:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 499              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 500              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 501              		.loc 1 725 7 is_stmt 0
 502 0008 630CF500 		beq	a0,a5,.L38
 503              	.L36:
 504              	.LBE71:
 505              	.LBE70:
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
GAS LISTING /tmp/cc18Fw0p.s 			page 25


 506              		.loc 1 247 5 is_stmt 1
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 507              		.loc 1 247 37 is_stmt 0
 508 000c 93972500 		slli	a5,a1,2
 509 0010 AE97     		add	a5,a5,a1
 510 0012 8A07     		slli	a5,a5,2
 511 0014 AA97     		add	a5,a5,a0
 512 0016 9847     		lw	a4,8(a5)
 513 0018 13671700 		ori	a4,a4,1
 514 001c 98C7     		sw	a4,8(a5)
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 515              		.loc 1 248 1
 516 001e 8280     		ret
 517              	.L38:
 518              	.LBB73:
 519              	.LBB72:
 520              		.loc 1 727 9 is_stmt 1
 521              		.loc 1 727 11 is_stmt 0
 522 0020 9147     		li	a5,4
 523 0022 E3F5B7FE 		bleu	a1,a5,.L36
 524              	.L37:
 525              	.LBE72:
 526              	.LBE73:
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 527              		.loc 1 244 9 is_stmt 1 discriminator 1
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 528              		.loc 1 244 9 discriminator 1
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 529              		.loc 1 244 9 discriminator 1
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 530              		.loc 1 244 9 discriminator 1
 531 0026 01A0     		j	.L37
 532              		.cfi_endproc
 533              	.LFE9:
 535              		.section	.text.dma_channel_disable,"ax",@progbits
 536              		.align	1
 537              		.globl	dma_channel_disable
 539              	dma_channel_disable:
 540              	.LFB10:
 261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 541              		.loc 1 261 1
 542              		.cfi_startproc
 543              	.LVL25:
 262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 544              		.loc 1 262 5
 545              	.LBB74:
 546              	.LBB75:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 547              		.loc 1 725 7 is_stmt 0
 548 0000 B7070240 		li	a5,1073872896
 549 0004 93870740 		addi	a5,a5,1024
 550              	.LVL26:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 551              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 552              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
GAS LISTING /tmp/cc18Fw0p.s 			page 26


 553              		.loc 1 725 7 is_stmt 0
 554 0008 630BF500 		beq	a0,a5,.L42
 555              	.L40:
 556              	.LBE75:
 557              	.LBE74:
 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 558              		.loc 1 266 5 is_stmt 1
 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 559              		.loc 1 266 37 is_stmt 0
 560 000c 93972500 		slli	a5,a1,2
 561 0010 AE97     		add	a5,a5,a1
 562 0012 8A07     		slli	a5,a5,2
 563 0014 AA97     		add	a5,a5,a0
 564 0016 9847     		lw	a4,8(a5)
 565 0018 799B     		andi	a4,a4,-2
 566 001a 98C7     		sw	a4,8(a5)
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 567              		.loc 1 267 1
 568 001c 8280     		ret
 569              	.L42:
 570              	.LBB77:
 571              	.LBB76:
 572              		.loc 1 727 9 is_stmt 1
 573              		.loc 1 727 11 is_stmt 0
 574 001e 9147     		li	a5,4
 575 0020 E3F6B7FE 		bleu	a1,a5,.L40
 576              	.L41:
 577              	.LBE76:
 578              	.LBE77:
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 579              		.loc 1 263 9 is_stmt 1 discriminator 1
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 580              		.loc 1 263 9 discriminator 1
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 581              		.loc 1 263 9 discriminator 1
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 582              		.loc 1 263 9 discriminator 1
 583 0024 01A0     		j	.L41
 584              		.cfi_endproc
 585              	.LFE10:
 587              		.section	.text.dma_periph_address_config,"ax",@progbits
 588              		.align	1
 589              		.globl	dma_periph_address_config
 591              	dma_periph_address_config:
 592              	.LFB11:
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 593              		.loc 1 281 1
 594              		.cfi_startproc
 595              	.LVL27:
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 596              		.loc 1 282 5
 597              	.LBB78:
 598              	.LBB79:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 599              		.loc 1 725 7 is_stmt 0
 600 0000 B7070240 		li	a5,1073872896
 601 0004 93870740 		addi	a5,a5,1024
GAS LISTING /tmp/cc18Fw0p.s 			page 27


 602              	.LVL28:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 603              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 604              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 605              		.loc 1 725 7 is_stmt 0
 606 0008 6309F500 		beq	a0,a5,.L46
 607              	.L44:
 608              	.LBE79:
 609              	.LBE78:
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 610              		.loc 1 286 5 is_stmt 1
 611 000c 93972500 		slli	a5,a1,2
 612 0010 AE97     		add	a5,a5,a1
 613 0012 8A07     		slli	a5,a5,2
 614 0014 AA97     		add	a5,a5,a0
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 615              		.loc 1 286 39 is_stmt 0
 616 0016 90CB     		sw	a2,16(a5)
 287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 617              		.loc 1 287 1
 618 0018 8280     		ret
 619              	.L46:
 620              	.LBB81:
 621              	.LBB80:
 622              		.loc 1 727 9 is_stmt 1
 623              		.loc 1 727 11 is_stmt 0
 624 001a 9147     		li	a5,4
 625 001c E3F8B7FE 		bleu	a1,a5,.L44
 626              	.L45:
 627              	.LBE80:
 628              	.LBE81:
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 629              		.loc 1 283 9 is_stmt 1 discriminator 1
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 630              		.loc 1 283 9 discriminator 1
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 631              		.loc 1 283 9 discriminator 1
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 632              		.loc 1 283 9 discriminator 1
 633 0020 01A0     		j	.L45
 634              		.cfi_endproc
 635              	.LFE11:
 637              		.section	.text.dma_memory_address_config,"ax",@progbits
 638              		.align	1
 639              		.globl	dma_memory_address_config
 641              	dma_memory_address_config:
 642              	.LFB12:
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 643              		.loc 1 301 1
 644              		.cfi_startproc
 645              	.LVL29:
 302:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 646              		.loc 1 302 5
 647              	.LBB82:
 648              	.LBB83:
GAS LISTING /tmp/cc18Fw0p.s 			page 28


 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 649              		.loc 1 725 7 is_stmt 0
 650 0000 B7070240 		li	a5,1073872896
 651 0004 93870740 		addi	a5,a5,1024
 652              	.LVL30:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 653              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 654              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 655              		.loc 1 725 7 is_stmt 0
 656 0008 6309F500 		beq	a0,a5,.L50
 657              	.L48:
 658              	.LBE83:
 659              	.LBE82:
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 660              		.loc 1 306 5 is_stmt 1
 661 000c 93972500 		slli	a5,a1,2
 662 0010 AE97     		add	a5,a5,a1
 663 0012 8A07     		slli	a5,a5,2
 664 0014 AA97     		add	a5,a5,a0
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 665              		.loc 1 306 39 is_stmt 0
 666 0016 D0CB     		sw	a2,20(a5)
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 667              		.loc 1 307 1
 668 0018 8280     		ret
 669              	.L50:
 670              	.LBB85:
 671              	.LBB84:
 672              		.loc 1 727 9 is_stmt 1
 673              		.loc 1 727 11 is_stmt 0
 674 001a 9147     		li	a5,4
 675 001c E3F8B7FE 		bleu	a1,a5,.L48
 676              	.L49:
 677              	.LBE84:
 678              	.LBE85:
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 679              		.loc 1 303 9 is_stmt 1 discriminator 1
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 680              		.loc 1 303 9 discriminator 1
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 681              		.loc 1 303 9 discriminator 1
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 682              		.loc 1 303 9 discriminator 1
 683 0020 01A0     		j	.L49
 684              		.cfi_endproc
 685              	.LFE12:
 687              		.section	.text.dma_transfer_number_config,"ax",@progbits
 688              		.align	1
 689              		.globl	dma_transfer_number_config
 691              	dma_transfer_number_config:
 692              	.LFB13:
 321:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 693              		.loc 1 321 1
 694              		.cfi_startproc
 695              	.LVL31:
GAS LISTING /tmp/cc18Fw0p.s 			page 29


 322:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 696              		.loc 1 322 5
 697              	.LBB86:
 698              	.LBB87:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 699              		.loc 1 725 7 is_stmt 0
 700 0000 B7070240 		li	a5,1073872896
 701 0004 93870740 		addi	a5,a5,1024
 702              	.LVL32:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 703              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 704              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 705              		.loc 1 725 7 is_stmt 0
 706 0008 630BF500 		beq	a0,a5,.L54
 707              	.L52:
 708              	.LBE87:
 709              	.LBE86:
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 710              		.loc 1 326 5 is_stmt 1
 711 000c 93972500 		slli	a5,a1,2
 712 0010 AE97     		add	a5,a5,a1
 713 0012 8A07     		slli	a5,a5,2
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 714              		.loc 1 326 47 is_stmt 0
 715 0014 4206     		slli	a2,a2,16
 716              	.LVL33:
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 717              		.loc 1 326 5
 718 0016 AA97     		add	a5,a5,a0
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 719              		.loc 1 326 47
 720 0018 4182     		srli	a2,a2,16
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 721              		.loc 1 326 37
 722 001a D0C7     		sw	a2,12(a5)
 327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 723              		.loc 1 327 1
 724 001c 8280     		ret
 725              	.LVL34:
 726              	.L54:
 727              	.LBB89:
 728              	.LBB88:
 729              		.loc 1 727 9 is_stmt 1
 730              		.loc 1 727 11 is_stmt 0
 731 001e 9147     		li	a5,4
 732 0020 E3F6B7FE 		bleu	a1,a5,.L52
 733              	.L53:
 734              	.LBE88:
 735              	.LBE89:
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 736              		.loc 1 323 9 is_stmt 1 discriminator 1
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 737              		.loc 1 323 9 discriminator 1
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 738              		.loc 1 323 9 discriminator 1
GAS LISTING /tmp/cc18Fw0p.s 			page 30


 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 739              		.loc 1 323 9 discriminator 1
 740 0024 01A0     		j	.L53
 741              		.cfi_endproc
 742              	.LFE13:
 744              		.section	.text.dma_transfer_number_get,"ax",@progbits
 745              		.align	1
 746              		.globl	dma_transfer_number_get
 748              	dma_transfer_number_get:
 749              	.LFB14:
 340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 750              		.loc 1 340 1
 751              		.cfi_startproc
 752              	.LVL35:
 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 753              		.loc 1 341 5
 754              	.LBB90:
 755              	.LBB91:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 756              		.loc 1 725 7 is_stmt 0
 757 0000 B7070240 		li	a5,1073872896
 758 0004 93870740 		addi	a5,a5,1024
 759              	.LVL36:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 760              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 761              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 762              		.loc 1 725 7 is_stmt 0
 763 0008 6309F500 		beq	a0,a5,.L58
 764              	.L56:
 765              	.LBE91:
 766              	.LBE90:
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 767              		.loc 1 345 5 is_stmt 1
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 768              		.loc 1 345 22 is_stmt 0
 769 000c 93972500 		slli	a5,a1,2
 770 0010 AE97     		add	a5,a5,a1
 771 0012 8A07     		slli	a5,a5,2
 772 0014 AA97     		add	a5,a5,a0
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 773              		.loc 1 345 12
 774 0016 C847     		lw	a0,12(a5)
 775              	.LVL37:
 346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 776              		.loc 1 346 1
 777 0018 8280     		ret
 778              	.LVL38:
 779              	.L58:
 780              	.LBB93:
 781              	.LBB92:
 782              		.loc 1 727 9 is_stmt 1
 783              		.loc 1 727 11 is_stmt 0
 784 001a 9147     		li	a5,4
 785 001c E3F8B7FE 		bleu	a1,a5,.L56
 786              	.L57:
GAS LISTING /tmp/cc18Fw0p.s 			page 31


 787              	.LBE92:
 788              	.LBE93:
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 789              		.loc 1 342 9 is_stmt 1 discriminator 1
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 790              		.loc 1 342 9 discriminator 1
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 791              		.loc 1 342 9 discriminator 1
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 792              		.loc 1 342 9 discriminator 1
 793 0020 01A0     		j	.L57
 794              		.cfi_endproc
 795              	.LFE14:
 797              		.section	.text.dma_priority_config,"ax",@progbits
 798              		.align	1
 799              		.globl	dma_priority_config
 801              	dma_priority_config:
 802              	.LFB15:
 365:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 803              		.loc 1 365 1
 804              		.cfi_startproc
 805              	.LVL39:
 366:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 806              		.loc 1 366 5
 368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 807              		.loc 1 368 5
 808              	.LBB94:
 809              	.LBB95:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 810              		.loc 1 725 7 is_stmt 0
 811 0000 B7070240 		li	a5,1073872896
 812 0004 93870740 		addi	a5,a5,1024
 813              	.LVL40:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 814              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 815              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 816              		.loc 1 725 7 is_stmt 0
 817 0008 630EF500 		beq	a0,a5,.L62
 818              	.L60:
 819              	.LBE95:
 820              	.LBE94:
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 821              		.loc 1 373 5 is_stmt 1
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 822              		.loc 1 373 11 is_stmt 0
 823 000c 93972500 		slli	a5,a1,2
 824 0010 AE97     		add	a5,a5,a1
 825 0012 8A07     		slli	a5,a5,2
 826 0014 AA97     		add	a5,a5,a0
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 827              		.loc 1 373 9
 828 0016 9847     		lw	a4,8(a5)
 829              	.LVL41:
 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 830              		.loc 1 375 5 is_stmt 1
GAS LISTING /tmp/cc18Fw0p.s 			page 32


 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 831              		.loc 1 375 9 is_stmt 0
 832 0018 F576     		li	a3,-12288
 833 001a FD16     		addi	a3,a3,-1
 834 001c 758F     		and	a4,a4,a3
 835              	.LVL42:
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 836              		.loc 1 376 5 is_stmt 1
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 837              		.loc 1 376 9 is_stmt 0
 838 001e 518F     		or	a4,a4,a2
 839              	.LVL43:
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 840              		.loc 1 377 5 is_stmt 1
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 841              		.loc 1 377 37 is_stmt 0
 842 0020 98C7     		sw	a4,8(a5)
 378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 843              		.loc 1 378 1
 844 0022 8280     		ret
 845              	.LVL44:
 846              	.L62:
 847              	.LBB97:
 848              	.LBB96:
 849              		.loc 1 727 9 is_stmt 1
 850              		.loc 1 727 11 is_stmt 0
 851 0024 9147     		li	a5,4
 852 0026 E3F3B7FE 		bleu	a1,a5,.L60
 853              	.L61:
 854              	.LBE96:
 855              	.LBE97:
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 856              		.loc 1 369 9 is_stmt 1 discriminator 1
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 857              		.loc 1 369 9 discriminator 1
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 858              		.loc 1 369 9 discriminator 1
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 859              		.loc 1 369 9 discriminator 1
 860 002a 01A0     		j	.L61
 861              		.cfi_endproc
 862              	.LFE15:
 864              		.section	.text.dma_memory_width_config,"ax",@progbits
 865              		.align	1
 866              		.globl	dma_memory_width_config
 868              	dma_memory_width_config:
 869              	.LFB16:
 396:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 870              		.loc 1 396 1
 871              		.cfi_startproc
 872              	.LVL45:
 397:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 873              		.loc 1 397 5
 399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 874              		.loc 1 399 5
 875              	.LBB98:
 876              	.LBB99:
GAS LISTING /tmp/cc18Fw0p.s 			page 33


 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 877              		.loc 1 725 7 is_stmt 0
 878 0000 B7070240 		li	a5,1073872896
 879 0004 93870740 		addi	a5,a5,1024
 880              	.LVL46:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 881              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 882              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 883              		.loc 1 725 7 is_stmt 0
 884 0008 630FF500 		beq	a0,a5,.L66
 885              	.L64:
 886              	.LBE99:
 887              	.LBE98:
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 888              		.loc 1 404 5 is_stmt 1
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 889              		.loc 1 404 11 is_stmt 0
 890 000c 93972500 		slli	a5,a1,2
 891 0010 AE97     		add	a5,a5,a1
 892 0012 8A07     		slli	a5,a5,2
 893 0014 AA97     		add	a5,a5,a0
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 894              		.loc 1 404 9
 895 0016 9847     		lw	a4,8(a5)
 896              	.LVL47:
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 897              		.loc 1 406 5 is_stmt 1
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 898              		.loc 1 406 9 is_stmt 0
 899 0018 FD76     		li	a3,-4096
 900 001a 9386F63F 		addi	a3,a3,1023
 901 001e 758F     		and	a4,a4,a3
 902              	.LVL48:
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 903              		.loc 1 407 5 is_stmt 1
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 904              		.loc 1 407 9 is_stmt 0
 905 0020 518F     		or	a4,a4,a2
 906              	.LVL49:
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 907              		.loc 1 408 5 is_stmt 1
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 908              		.loc 1 408 37 is_stmt 0
 909 0022 98C7     		sw	a4,8(a5)
 409:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 910              		.loc 1 409 1
 911 0024 8280     		ret
 912              	.LVL50:
 913              	.L66:
 914              	.LBB101:
 915              	.LBB100:
 916              		.loc 1 727 9 is_stmt 1
 917              		.loc 1 727 11 is_stmt 0
 918 0026 9147     		li	a5,4
 919 0028 E3F2B7FE 		bleu	a1,a5,.L64
GAS LISTING /tmp/cc18Fw0p.s 			page 34


 920              	.L65:
 921              	.LBE100:
 922              	.LBE101:
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 923              		.loc 1 400 9 is_stmt 1 discriminator 1
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 924              		.loc 1 400 9 discriminator 1
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 925              		.loc 1 400 9 discriminator 1
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 926              		.loc 1 400 9 discriminator 1
 927 002c 01A0     		j	.L65
 928              		.cfi_endproc
 929              	.LFE16:
 931              		.section	.text.dma_periph_width_config,"ax",@progbits
 932              		.align	1
 933              		.globl	dma_periph_width_config
 935              	dma_periph_width_config:
 936              	.LFB17:
 427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 937              		.loc 1 427 1
 938              		.cfi_startproc
 939              	.LVL51:
 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 940              		.loc 1 428 5
 430:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 941              		.loc 1 430 5
 942              	.LBB102:
 943              	.LBB103:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 944              		.loc 1 725 7 is_stmt 0
 945 0000 B7070240 		li	a5,1073872896
 946 0004 93870740 		addi	a5,a5,1024
 947              	.LVL52:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 948              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 949              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 950              		.loc 1 725 7 is_stmt 0
 951 0008 630DF500 		beq	a0,a5,.L70
 952              	.L68:
 953              	.LBE103:
 954              	.LBE102:
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 955              		.loc 1 435 5 is_stmt 1
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 956              		.loc 1 435 11 is_stmt 0
 957 000c 93972500 		slli	a5,a1,2
 958 0010 AE97     		add	a5,a5,a1
 959 0012 8A07     		slli	a5,a5,2
 960 0014 AA97     		add	a5,a5,a0
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 961              		.loc 1 435 9
 962 0016 9847     		lw	a4,8(a5)
 963              	.LVL53:
 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= pwidth;
GAS LISTING /tmp/cc18Fw0p.s 			page 35


 964              		.loc 1 437 5 is_stmt 1
 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= pwidth;
 965              		.loc 1 437 9 is_stmt 0
 966 0018 1377F7CF 		andi	a4,a4,-769
 967              	.LVL54:
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 968              		.loc 1 438 5 is_stmt 1
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 969              		.loc 1 438 9 is_stmt 0
 970 001c 518F     		or	a4,a4,a2
 971              	.LVL55:
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 972              		.loc 1 439 5 is_stmt 1
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 973              		.loc 1 439 37 is_stmt 0
 974 001e 98C7     		sw	a4,8(a5)
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 975              		.loc 1 440 1
 976 0020 8280     		ret
 977              	.LVL56:
 978              	.L70:
 979              	.LBB105:
 980              	.LBB104:
 981              		.loc 1 727 9 is_stmt 1
 982              		.loc 1 727 11 is_stmt 0
 983 0022 9147     		li	a5,4
 984 0024 E3F4B7FE 		bleu	a1,a5,.L68
 985              	.L69:
 986              	.LBE104:
 987              	.LBE105:
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 988              		.loc 1 431 9 is_stmt 1 discriminator 1
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 989              		.loc 1 431 9 discriminator 1
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 990              		.loc 1 431 9 discriminator 1
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 991              		.loc 1 431 9 discriminator 1
 992 0028 01A0     		j	.L69
 993              		.cfi_endproc
 994              	.LFE17:
 996              		.section	.text.dma_memory_increase_enable,"ax",@progbits
 997              		.align	1
 998              		.globl	dma_memory_increase_enable
 1000              	dma_memory_increase_enable:
 1001              	.LFB18:
 453:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1002              		.loc 1 453 1
 1003              		.cfi_startproc
 1004              	.LVL57:
 454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1005              		.loc 1 454 5
 1006              	.LBB106:
 1007              	.LBB107:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1008              		.loc 1 725 7 is_stmt 0
 1009 0000 B7070240 		li	a5,1073872896
GAS LISTING /tmp/cc18Fw0p.s 			page 36


 1010 0004 93870740 		addi	a5,a5,1024
 1011              	.LVL58:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1012              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1013              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1014              		.loc 1 725 7 is_stmt 0
 1015 0008 630CF500 		beq	a0,a5,.L74
 1016              	.L72:
 1017              	.LBE107:
 1018              	.LBE106:
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1019              		.loc 1 458 5 is_stmt 1
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1020              		.loc 1 458 37 is_stmt 0
 1021 000c 93972500 		slli	a5,a1,2
 1022 0010 AE97     		add	a5,a5,a1
 1023 0012 8A07     		slli	a5,a5,2
 1024 0014 AA97     		add	a5,a5,a0
 1025 0016 9847     		lw	a4,8(a5)
 1026 0018 13670708 		ori	a4,a4,128
 1027 001c 98C7     		sw	a4,8(a5)
 459:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1028              		.loc 1 459 1
 1029 001e 8280     		ret
 1030              	.L74:
 1031              	.LBB109:
 1032              	.LBB108:
 1033              		.loc 1 727 9 is_stmt 1
 1034              		.loc 1 727 11 is_stmt 0
 1035 0020 9147     		li	a5,4
 1036 0022 E3F5B7FE 		bleu	a1,a5,.L72
 1037              	.L73:
 1038              	.LBE108:
 1039              	.LBE109:
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1040              		.loc 1 455 9 is_stmt 1 discriminator 1
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1041              		.loc 1 455 9 discriminator 1
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1042              		.loc 1 455 9 discriminator 1
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1043              		.loc 1 455 9 discriminator 1
 1044 0026 01A0     		j	.L73
 1045              		.cfi_endproc
 1046              	.LFE18:
 1048              		.section	.text.dma_memory_increase_disable,"ax",@progbits
 1049              		.align	1
 1050              		.globl	dma_memory_increase_disable
 1052              	dma_memory_increase_disable:
 1053              	.LFB19:
 472:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1054              		.loc 1 472 1
 1055              		.cfi_startproc
 1056              	.LVL59:
 473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
GAS LISTING /tmp/cc18Fw0p.s 			page 37


 1057              		.loc 1 473 5
 1058              	.LBB110:
 1059              	.LBB111:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1060              		.loc 1 725 7 is_stmt 0
 1061 0000 B7070240 		li	a5,1073872896
 1062 0004 93870740 		addi	a5,a5,1024
 1063              	.LVL60:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1064              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1065              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1066              		.loc 1 725 7 is_stmt 0
 1067 0008 630CF500 		beq	a0,a5,.L78
 1068              	.L76:
 1069              	.LBE111:
 1070              	.LBE110:
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1071              		.loc 1 477 5 is_stmt 1
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1072              		.loc 1 477 37 is_stmt 0
 1073 000c 93972500 		slli	a5,a1,2
 1074 0010 AE97     		add	a5,a5,a1
 1075 0012 8A07     		slli	a5,a5,2
 1076 0014 AA97     		add	a5,a5,a0
 1077 0016 9847     		lw	a4,8(a5)
 1078 0018 1377F7F7 		andi	a4,a4,-129
 1079 001c 98C7     		sw	a4,8(a5)
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1080              		.loc 1 478 1
 1081 001e 8280     		ret
 1082              	.L78:
 1083              	.LBB113:
 1084              	.LBB112:
 1085              		.loc 1 727 9 is_stmt 1
 1086              		.loc 1 727 11 is_stmt 0
 1087 0020 9147     		li	a5,4
 1088 0022 E3F5B7FE 		bleu	a1,a5,.L76
 1089              	.L77:
 1090              	.LBE112:
 1091              	.LBE113:
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1092              		.loc 1 474 9 is_stmt 1 discriminator 1
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1093              		.loc 1 474 9 discriminator 1
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1094              		.loc 1 474 9 discriminator 1
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1095              		.loc 1 474 9 discriminator 1
 1096 0026 01A0     		j	.L77
 1097              		.cfi_endproc
 1098              	.LFE19:
 1100              		.section	.text.dma_periph_increase_enable,"ax",@progbits
 1101              		.align	1
 1102              		.globl	dma_periph_increase_enable
 1104              	dma_periph_increase_enable:
GAS LISTING /tmp/cc18Fw0p.s 			page 38


 1105              	.LFB20:
 491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1106              		.loc 1 491 1
 1107              		.cfi_startproc
 1108              	.LVL61:
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1109              		.loc 1 492 5
 1110              	.LBB114:
 1111              	.LBB115:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1112              		.loc 1 725 7 is_stmt 0
 1113 0000 B7070240 		li	a5,1073872896
 1114 0004 93870740 		addi	a5,a5,1024
 1115              	.LVL62:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1116              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1117              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1118              		.loc 1 725 7 is_stmt 0
 1119 0008 630CF500 		beq	a0,a5,.L82
 1120              	.L80:
 1121              	.LBE115:
 1122              	.LBE114:
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1123              		.loc 1 496 5 is_stmt 1
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1124              		.loc 1 496 37 is_stmt 0
 1125 000c 93972500 		slli	a5,a1,2
 1126 0010 AE97     		add	a5,a5,a1
 1127 0012 8A07     		slli	a5,a5,2
 1128 0014 AA97     		add	a5,a5,a0
 1129 0016 9847     		lw	a4,8(a5)
 1130 0018 13670704 		ori	a4,a4,64
 1131 001c 98C7     		sw	a4,8(a5)
 497:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1132              		.loc 1 497 1
 1133 001e 8280     		ret
 1134              	.L82:
 1135              	.LBB117:
 1136              	.LBB116:
 1137              		.loc 1 727 9 is_stmt 1
 1138              		.loc 1 727 11 is_stmt 0
 1139 0020 9147     		li	a5,4
 1140 0022 E3F5B7FE 		bleu	a1,a5,.L80
 1141              	.L81:
 1142              	.LBE116:
 1143              	.LBE117:
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1144              		.loc 1 493 9 is_stmt 1 discriminator 1
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1145              		.loc 1 493 9 discriminator 1
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1146              		.loc 1 493 9 discriminator 1
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1147              		.loc 1 493 9 discriminator 1
 1148 0026 01A0     		j	.L81
GAS LISTING /tmp/cc18Fw0p.s 			page 39


 1149              		.cfi_endproc
 1150              	.LFE20:
 1152              		.section	.text.dma_periph_increase_disable,"ax",@progbits
 1153              		.align	1
 1154              		.globl	dma_periph_increase_disable
 1156              	dma_periph_increase_disable:
 1157              	.LFB21:
 510:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1158              		.loc 1 510 1
 1159              		.cfi_startproc
 1160              	.LVL63:
 511:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1161              		.loc 1 511 5
 1162              	.LBB118:
 1163              	.LBB119:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1164              		.loc 1 725 7 is_stmt 0
 1165 0000 B7070240 		li	a5,1073872896
 1166 0004 93870740 		addi	a5,a5,1024
 1167              	.LVL64:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1168              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1169              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1170              		.loc 1 725 7 is_stmt 0
 1171 0008 630CF500 		beq	a0,a5,.L86
 1172              	.L84:
 1173              	.LBE119:
 1174              	.LBE118:
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1175              		.loc 1 515 5 is_stmt 1
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1176              		.loc 1 515 37 is_stmt 0
 1177 000c 93972500 		slli	a5,a1,2
 1178 0010 AE97     		add	a5,a5,a1
 1179 0012 8A07     		slli	a5,a5,2
 1180 0014 AA97     		add	a5,a5,a0
 1181 0016 9847     		lw	a4,8(a5)
 1182 0018 1377F7FB 		andi	a4,a4,-65
 1183 001c 98C7     		sw	a4,8(a5)
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1184              		.loc 1 516 1
 1185 001e 8280     		ret
 1186              	.L86:
 1187              	.LBB121:
 1188              	.LBB120:
 1189              		.loc 1 727 9 is_stmt 1
 1190              		.loc 1 727 11 is_stmt 0
 1191 0020 9147     		li	a5,4
 1192 0022 E3F5B7FE 		bleu	a1,a5,.L84
 1193              	.L85:
 1194              	.LBE120:
 1195              	.LBE121:
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1196              		.loc 1 512 9 is_stmt 1 discriminator 1
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
GAS LISTING /tmp/cc18Fw0p.s 			page 40


 1197              		.loc 1 512 9 discriminator 1
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1198              		.loc 1 512 9 discriminator 1
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1199              		.loc 1 512 9 discriminator 1
 1200 0026 01A0     		j	.L85
 1201              		.cfi_endproc
 1202              	.LFE21:
 1204              		.section	.text.dma_transfer_direction_config,"ax",@progbits
 1205              		.align	1
 1206              		.globl	dma_transfer_direction_config
 1208              	dma_transfer_direction_config:
 1209              	.LFB22:
 533:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1210              		.loc 1 533 1
 1211              		.cfi_startproc
 1212              	.LVL65:
 534:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1213              		.loc 1 534 5
 1214              	.LBB122:
 1215              	.LBB123:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1216              		.loc 1 725 7 is_stmt 0
 1217 0000 B7070240 		li	a5,1073872896
 1218 0004 93870740 		addi	a5,a5,1024
 1219              	.LVL66:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1220              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1221              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1222              		.loc 1 725 7 is_stmt 0
 1223 0008 6300F502 		beq	a0,a5,.L92
 1224              	.L88:
 1225              	.LBE123:
 1226              	.LBE122:
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1227              		.loc 1 538 5 is_stmt 1
 1228 000c 93972500 		slli	a5,a1,2
 1229 0010 AE97     		add	a5,a5,a1
 1230 0012 8A07     		slli	a5,a5,2
 1231 0014 AA97     		add	a5,a5,a0
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 1232              		.loc 1 539 41 is_stmt 0
 1233 0016 9847     		lw	a4,8(a5)
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1234              		.loc 1 538 7
 1235 0018 01E6     		bne	a2,zero,.L90
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 1236              		.loc 1 539 9 is_stmt 1
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 1237              		.loc 1 539 41 is_stmt 0
 1238 001a 3D9B     		andi	a4,a4,-17
 1239 001c 98C7     		sw	a4,8(a5)
 1240 001e 8280     		ret
 1241              	.L90:
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
GAS LISTING /tmp/cc18Fw0p.s 			page 41


 1242              		.loc 1 541 9 is_stmt 1
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1243              		.loc 1 541 41 is_stmt 0
 1244 0020 13670701 		ori	a4,a4,16
 1245 0024 98C7     		sw	a4,8(a5)
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1246              		.loc 1 543 1
 1247 0026 8280     		ret
 1248              	.L92:
 1249              	.LBB125:
 1250              	.LBB124:
 1251              		.loc 1 727 9 is_stmt 1
 1252              		.loc 1 727 11 is_stmt 0
 1253 0028 9147     		li	a5,4
 1254 002a E3F1B7FE 		bleu	a1,a5,.L88
 1255              	.L89:
 1256              	.LBE124:
 1257              	.LBE125:
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1258              		.loc 1 535 9 is_stmt 1 discriminator 1
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1259              		.loc 1 535 9 discriminator 1
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1260              		.loc 1 535 9 discriminator 1
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1261              		.loc 1 535 9 discriminator 1
 1262 002e 01A0     		j	.L89
 1263              		.cfi_endproc
 1264              	.LFE22:
 1266              		.section	.text.dma_flag_get,"ax",@progbits
 1267              		.align	1
 1268              		.globl	dma_flag_get
 1270              	dma_flag_get:
 1271              	.LFB23:
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     FlagStatus reval;
 1272              		.loc 1 562 1
 1273              		.cfi_startproc
 1274              	.LVL67:
 563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1275              		.loc 1 563 5
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1276              		.loc 1 565 5
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1277              		.loc 1 565 8 is_stmt 0
 1278 0000 0841     		lw	a0,0(a0)
 1279              	.LVL68:
 571:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1280              		.loc 1 571 5 is_stmt 1
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1281              		.loc 1 565 31 is_stmt 0
 1282 0002 8A05     		slli	a1,a1,2
 1283              	.LVL69:
 1284 0004 B315B600 		sll	a1,a2,a1
 1285              	.LVL70:
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1286              		.loc 1 565 29
 1287 0008 6D8D     		and	a0,a1,a0
GAS LISTING /tmp/cc18Fw0p.s 			page 42


 1288              	.LVL71:
 572:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1289              		.loc 1 572 1
 1290 000a 3335A000 		snez	a0,a0
 1291 000e 8280     		ret
 1292              		.cfi_endproc
 1293              	.LFE23:
 1295              		.section	.text.dma_flag_clear,"ax",@progbits
 1296              		.align	1
 1297              		.globl	dma_flag_clear
 1299              	dma_flag_clear:
 1300              	.LFB24:
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, (uint32_t)channelx);
 1301              		.loc 1 591 1 is_stmt 1
 1302              		.cfi_startproc
 1303              	.LVL72:
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1304              		.loc 1 592 5
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1305              		.loc 1 592 26 is_stmt 0
 1306 0000 5C41     		lw	a5,4(a0)
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1307              		.loc 1 592 29
 1308 0002 8A05     		slli	a1,a1,2
 1309              	.LVL73:
 1310 0004 3316B600 		sll	a2,a2,a1
 1311              	.LVL74:
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1312              		.loc 1 592 26
 1313 0008 5D8E     		or	a2,a2,a5
 1314 000a 50C1     		sw	a2,4(a0)
 593:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1315              		.loc 1 593 1
 1316 000c 8280     		ret
 1317              		.cfi_endproc
 1318              	.LFE24:
 1320              		.section	.text.dma_interrupt_flag_get,"ax",@progbits
 1321              		.align	1
 1322              		.globl	dma_interrupt_flag_get
 1324              	dma_interrupt_flag_get:
 1325              	.LFB25:
 611:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1326              		.loc 1 611 1 is_stmt 1
 1327              		.cfi_startproc
 1328              	.LVL75:
 612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1329              		.loc 1 612 2
 614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_FTF:
 1330              		.loc 1 614 2
 1331 0000 9147     		li	a5,4
 1332 0002 6308F604 		beq	a2,a5,.L96
 1333 0006 A147     		li	a5,8
 1334 0008 6307F602 		beq	a2,a5,.L97
 1335 000c 8947     		li	a5,2
 1336 000e 6303F600 		beq	a2,a5,.L105
 1337              	.L98:
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
GAS LISTING /tmp/cc18Fw0p.s 			page 43


 1338              		.loc 1 631 4 discriminator 1
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1339              		.loc 1 631 4 discriminator 1
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1340              		.loc 1 631 4 discriminator 1
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1341              		.loc 1 631 4 discriminator 1
 1342 0012 01A0     		j	.L98
 1343              	.L105:
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 1344              		.loc 1 617 4
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 1345              		.loc 1 617 44 is_stmt 0
 1346 0014 13972500 		slli	a4,a1,2
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1347              		.loc 1 618 23
 1348 0018 B307B700 		add	a5,a4,a1
 1349 001c 8A07     		slli	a5,a5,2
 1350 001e A107     		addi	a5,a5,8
 1351 0020 AA97     		add	a5,a5,a0
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 1352              		.loc 1 617 21
 1353 0022 0841     		lw	a0,0(a0)
 1354              	.LVL76:
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1355              		.loc 1 618 23
 1356 0024 9C43     		lw	a5,0(a5)
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 1357              		.loc 1 617 44
 1358 0026 3317E600 		sll	a4,a2,a4
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 1359              		.loc 1 617 19
 1360 002a 798D     		and	a0,a4,a0
 1361              	.LVL77:
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1362              		.loc 1 618 4 is_stmt 1
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1363              		.loc 1 618 21 is_stmt 0
 1364 002c 898B     		andi	a5,a5,2
 1365              	.LVL78:
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_HTF:
 1366              		.loc 1 619 4 is_stmt 1
 1367              	.L99:
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 1368              		.loc 1 635 2
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 1369              		.loc 1 635 4 is_stmt 0
 1370 002e 19C1     		beq	a0,zero,.L95
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 1371              		.loc 1 635 20 discriminator 1
 1372 0030 3335F000 		snez	a0,a5
 1373              	.LVL79:
 1374              	.L95:
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1375              		.loc 1 640 1
 1376 0034 8280     		ret
 1377              	.LVL80:
GAS LISTING /tmp/cc18Fw0p.s 			page 44


 1378              	.L97:
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 1379              		.loc 1 627 4 is_stmt 1
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 1380              		.loc 1 627 44 is_stmt 0
 1381 0036 13972500 		slli	a4,a1,2
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1382              		.loc 1 628 23
 1383 003a B307B700 		add	a5,a4,a1
 1384 003e 8A07     		slli	a5,a5,2
 1385 0040 A107     		addi	a5,a5,8
 1386 0042 AA97     		add	a5,a5,a0
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 1387              		.loc 1 627 21
 1388 0044 0841     		lw	a0,0(a0)
 1389              	.LVL81:
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1390              		.loc 1 628 23
 1391 0046 9C43     		lw	a5,0(a5)
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 1392              		.loc 1 627 44
 1393 0048 3316E600 		sll	a2,a2,a4
 1394              	.LVL82:
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 1395              		.loc 1 627 19
 1396 004c 718D     		and	a0,a2,a0
 1397              	.LVL83:
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1398              		.loc 1 628 4 is_stmt 1
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1399              		.loc 1 628 21 is_stmt 0
 1400 004e A18B     		andi	a5,a5,8
 1401              	.LVL84:
 629:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		default:
 1402              		.loc 1 629 4 is_stmt 1
 1403 0050 F9BF     		j	.L99
 1404              	.LVL85:
 1405              	.L96:
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 1406              		.loc 1 622 4
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 1407              		.loc 1 622 44 is_stmt 0
 1408 0052 13972500 		slli	a4,a1,2
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1409              		.loc 1 623 23
 1410 0056 B307B700 		add	a5,a4,a1
 1411 005a 8A07     		slli	a5,a5,2
 1412 005c A107     		addi	a5,a5,8
 1413 005e AA97     		add	a5,a5,a0
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 1414              		.loc 1 622 21
 1415 0060 0841     		lw	a0,0(a0)
 1416              	.LVL86:
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1417              		.loc 1 623 23
 1418 0062 9C43     		lw	a5,0(a5)
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
GAS LISTING /tmp/cc18Fw0p.s 			page 45


 1419              		.loc 1 622 44
 1420 0064 3317E600 		sll	a4,a2,a4
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 1421              		.loc 1 622 19
 1422 0068 798D     		and	a0,a4,a0
 1423              	.LVL87:
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1424              		.loc 1 623 4 is_stmt 1
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1425              		.loc 1 623 21 is_stmt 0
 1426 006a 918B     		andi	a5,a5,4
 1427              	.LVL88:
 624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_ERR:
 1428              		.loc 1 624 4 is_stmt 1
 1429 006c C9B7     		j	.L99
 1430              		.cfi_endproc
 1431              	.LFE25:
 1433              		.section	.text.dma_interrupt_flag_clear,"ax",@progbits
 1434              		.align	1
 1435              		.globl	dma_interrupt_flag_clear
 1437              	dma_interrupt_flag_clear:
 1438              	.LFB31:
 1439              		.cfi_startproc
 1440 0000 17030000 		tail	dma_flag_clear
 1440      67000300 
 1441              		.cfi_endproc
 1442              	.LFE31:
 1444              		.section	.text.dma_interrupt_enable,"ax",@progbits
 1445              		.align	1
 1446              		.globl	dma_interrupt_enable
 1448              	dma_interrupt_enable:
 1449              	.LFB27:
 679:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1450              		.loc 1 679 1
 1451              		.cfi_startproc
 1452              	.LVL89:
 680:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1453              		.loc 1 680 5
 1454              	.LBB126:
 1455              	.LBB127:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1456              		.loc 1 725 7 is_stmt 0
 1457 0000 B7070240 		li	a5,1073872896
 1458 0004 93870740 		addi	a5,a5,1024
 1459              	.LVL90:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1460              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1461              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1462              		.loc 1 725 7 is_stmt 0
 1463 0008 630BF500 		beq	a0,a5,.L110
 1464              	.L108:
 1465              	.LBE127:
 1466              	.LBE126:
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1467              		.loc 1 684 5 is_stmt 1
GAS LISTING /tmp/cc18Fw0p.s 			page 46


 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1468              		.loc 1 684 37 is_stmt 0
 1469 000c 93972500 		slli	a5,a1,2
 1470 0010 AE97     		add	a5,a5,a1
 1471 0012 8A07     		slli	a5,a5,2
 1472 0014 AA97     		add	a5,a5,a0
 1473 0016 9847     		lw	a4,8(a5)
 1474 0018 518F     		or	a4,a4,a2
 1475 001a 98C7     		sw	a4,8(a5)
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1476              		.loc 1 685 1
 1477 001c 8280     		ret
 1478              	.L110:
 1479              	.LBB129:
 1480              	.LBB128:
 1481              		.loc 1 727 9 is_stmt 1
 1482              		.loc 1 727 11 is_stmt 0
 1483 001e 9147     		li	a5,4
 1484 0020 E3F6B7FE 		bleu	a1,a5,.L108
 1485              	.L109:
 1486              	.LBE128:
 1487              	.LBE129:
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1488              		.loc 1 681 9 is_stmt 1 discriminator 1
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1489              		.loc 1 681 9 discriminator 1
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1490              		.loc 1 681 9 discriminator 1
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1491              		.loc 1 681 9 discriminator 1
 1492 0024 01A0     		j	.L109
 1493              		.cfi_endproc
 1494              	.LFE27:
 1496              		.section	.text.dma_interrupt_disable,"ax",@progbits
 1497              		.align	1
 1498              		.globl	dma_interrupt_disable
 1500              	dma_interrupt_disable:
 1501              	.LFB28:
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1502              		.loc 1 703 1
 1503              		.cfi_startproc
 1504              	.LVL91:
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1505              		.loc 1 704 5
 1506              	.LBB130:
 1507              	.LBB131:
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1508              		.loc 1 725 7 is_stmt 0
 1509 0000 B7070240 		li	a5,1073872896
 1510 0004 93870740 		addi	a5,a5,1024
 1511              	.LVL92:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1512              		.loc 1 723 5 is_stmt 1
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1513              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1514              		.loc 1 725 7 is_stmt 0
GAS LISTING /tmp/cc18Fw0p.s 			page 47


 1515 0008 630DF500 		beq	a0,a5,.L114
 1516              	.L112:
 1517              	.LBE131:
 1518              	.LBE130:
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1519              		.loc 1 708 5 is_stmt 1
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1520              		.loc 1 708 37 is_stmt 0
 1521 000c 93972500 		slli	a5,a1,2
 1522 0010 AE97     		add	a5,a5,a1
 1523 0012 8A07     		slli	a5,a5,2
 1524 0014 AA97     		add	a5,a5,a0
 1525 0016 9447     		lw	a3,8(a5)
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1526              		.loc 1 708 40
 1527 0018 1347F6FF 		not	a4,a2
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1528              		.loc 1 708 37
 1529 001c 758F     		and	a4,a4,a3
 1530 001e 98C7     		sw	a4,8(a5)
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1531              		.loc 1 709 1
 1532 0020 8280     		ret
 1533              	.L114:
 1534              	.LBB133:
 1535              	.LBB132:
 1536              		.loc 1 727 9 is_stmt 1
 1537              		.loc 1 727 11 is_stmt 0
 1538 0022 9147     		li	a5,4
 1539 0024 E3F4B7FE 		bleu	a1,a5,.L112
 1540              	.L113:
 1541              	.LBE132:
 1542              	.LBE133:
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1543              		.loc 1 705 9 is_stmt 1 discriminator 1
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1544              		.loc 1 705 9 discriminator 1
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1545              		.loc 1 705 9 discriminator 1
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1546              		.loc 1 705 9 discriminator 1
 1547 0028 01A0     		j	.L113
 1548              		.cfi_endproc
 1549              	.LFE28:
 1551              		.text
 1552              	.Letext0:
 1553              		.file 2 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/m
 1554              		.file 3 "/home/remahl/toolchain-gd32v/toolchain-gd32v-linux/compiler/riscv64-unknown-elf/include/s
 1555              		.file 4 "../../firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 1556              		.file 5 "../../firmware/GD32VF103_standard_peripheral/Include/gd32vf103_dma.h"
 1557              		.file 6 "../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.h"
GAS LISTING /tmp/cc18Fw0p.s 			page 48


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_dma.c
     /tmp/cc18Fw0p.s:13     .text.dma_deinit:0000000000000000 dma_deinit
     /tmp/cc18Fw0p.s:17     .text.dma_deinit:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:19     .text.dma_deinit:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:22     .text.dma_deinit:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:23     .text.dma_deinit:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:27     .text.dma_deinit:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:28     .text.dma_deinit:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:29     .text.dma_deinit:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:34     .text.dma_deinit:000000000000000c .L0 
     /tmp/cc18Fw0p.s:35     .text.dma_deinit:000000000000000c .L0 
     /tmp/cc18Fw0p.s:41     .text.dma_deinit:000000000000001a .L0 
     /tmp/cc18Fw0p.s:44     .text.dma_deinit:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:47     .text.dma_deinit:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:48     .text.dma_deinit:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:50     .text.dma_deinit:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:51     .text.dma_deinit:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:53     .text.dma_deinit:000000000000002c .L0 
     /tmp/cc18Fw0p.s:54     .text.dma_deinit:000000000000002c .L0 
     /tmp/cc18Fw0p.s:56     .text.dma_deinit:0000000000000030 .L0 
     /tmp/cc18Fw0p.s:57     .text.dma_deinit:0000000000000030 .L0 
     /tmp/cc18Fw0p.s:59     .text.dma_deinit:0000000000000034 .L0 
     /tmp/cc18Fw0p.s:60     .text.dma_deinit:0000000000000034 .L0 
     /tmp/cc18Fw0p.s:64     .text.dma_deinit:000000000000003a .L0 
     /tmp/cc18Fw0p.s:69     .text.dma_deinit:000000000000003c .L0 
     /tmp/cc18Fw0p.s:70     .text.dma_deinit:000000000000003c .L0 
     /tmp/cc18Fw0p.s:76     .text.dma_deinit:0000000000000042 .L0 
     /tmp/cc18Fw0p.s:77     .text.dma_deinit:0000000000000042 .L0 
     /tmp/cc18Fw0p.s:78     .text.dma_deinit:0000000000000042 .L0 
     /tmp/cc18Fw0p.s:79     .text.dma_deinit:0000000000000042 .L0 
     /tmp/cc18Fw0p.s:80     .text.dma_deinit:0000000000000044 .L0 
     /tmp/cc18Fw0p.s:87     .text.dma_struct_para_init:0000000000000000 dma_struct_para_init
     /tmp/cc18Fw0p.s:90     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:92     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:93     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:94     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:95     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:96     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:97     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:98     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:99     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:100    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:101    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:102    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:104    .text.dma_struct_para_init:0000000000000004 .L0 
     /tmp/cc18Fw0p.s:106    .text.dma_struct_para_init:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:108    .text.dma_struct_para_init:000000000000000c .L0 
     /tmp/cc18Fw0p.s:110    .text.dma_struct_para_init:0000000000000010 .L0 
     /tmp/cc18Fw0p.s:112    .text.dma_struct_para_init:0000000000000014 .L0 
     /tmp/cc18Fw0p.s:114    .text.dma_struct_para_init:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:116    .text.dma_struct_para_init:000000000000001c .L0 
     /tmp/cc18Fw0p.s:118    .text.dma_struct_para_init:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:119    .text.dma_struct_para_init:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:126    .text.dma_init:0000000000000000 dma_init
     /tmp/cc18Fw0p.s:129    .text.dma_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:131    .text.dma_init:0000000000000000 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 49


     /tmp/cc18Fw0p.s:132    .text.dma_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:135    .text.dma_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:136    .text.dma_init:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:140    .text.dma_init:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:141    .text.dma_init:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:142    .text.dma_init:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:147    .text.dma_init:000000000000000c .L0 
     /tmp/cc18Fw0p.s:149    .text.dma_init:0000000000000010 .L0 
     /tmp/cc18Fw0p.s:151    .text.dma_init:0000000000000012 .L0 
     /tmp/cc18Fw0p.s:155    .text.dma_init:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:157    .text.dma_init:000000000000001a .L0 
     /tmp/cc18Fw0p.s:158    .text.dma_init:000000000000001a .L0 
     /tmp/cc18Fw0p.s:160    .text.dma_init:000000000000001c .L0 
     /tmp/cc18Fw0p.s:163    .text.dma_init:000000000000001e .L0 
     /tmp/cc18Fw0p.s:165    .text.dma_init:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:166    .text.dma_init:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:168    .text.dma_init:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:170    .text.dma_init:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:171    .text.dma_init:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:175    .text.dma_init:000000000000002a .L0 
     /tmp/cc18Fw0p.s:178    .text.dma_init:000000000000002c .L0 
     /tmp/cc18Fw0p.s:179    .text.dma_init:000000000000002c .L0 
     /tmp/cc18Fw0p.s:181    .text.dma_init:0000000000000030 .L0 
     /tmp/cc18Fw0p.s:183    .text.dma_init:0000000000000032 .L0 
     /tmp/cc18Fw0p.s:188    .text.dma_init:000000000000003a .L0 
     /tmp/cc18Fw0p.s:189    .text.dma_init:000000000000003a .L0 
     /tmp/cc18Fw0p.s:191    .text.dma_init:000000000000003e .L0 
     /tmp/cc18Fw0p.s:194    .text.dma_init:0000000000000040 .L0 
     /tmp/cc18Fw0p.s:195    .text.dma_init:0000000000000040 .L0 
     /tmp/cc18Fw0p.s:197    .text.dma_init:0000000000000042 .L0 
     /tmp/cc18Fw0p.s:198    .text.dma_init:0000000000000042 .L0 
     /tmp/cc18Fw0p.s:202    .text.dma_init:000000000000004a .L0 
     /tmp/cc18Fw0p.s:203    .text.dma_init:000000000000004a .L0 
     /tmp/cc18Fw0p.s:209    .text.dma_init:0000000000000052 .L0 
     /tmp/cc18Fw0p.s:210    .text.dma_init:0000000000000052 .L0 
     /tmp/cc18Fw0p.s:214    .text.dma_init:000000000000005c .L0 
     /tmp/cc18Fw0p.s:215    .text.dma_init:000000000000005c .L0 
     /tmp/cc18Fw0p.s:220    .text.dma_init:0000000000000064 .L0 
     /tmp/cc18Fw0p.s:221    .text.dma_init:0000000000000064 .L0 
     /tmp/cc18Fw0p.s:224    .text.dma_init:000000000000006a .L0 
     /tmp/cc18Fw0p.s:225    .text.dma_init:000000000000006a .L0 
     /tmp/cc18Fw0p.s:231    .text.dma_init:0000000000000072 .L0 
     /tmp/cc18Fw0p.s:232    .text.dma_init:0000000000000072 .L0 
     /tmp/cc18Fw0p.s:236    .text.dma_init:000000000000007a .L0 
     /tmp/cc18Fw0p.s:239    .text.dma_init:000000000000007c .L0 
     /tmp/cc18Fw0p.s:240    .text.dma_init:000000000000007c .L0 
     /tmp/cc18Fw0p.s:247    .text.dma_init:0000000000000086 .L0 
     /tmp/cc18Fw0p.s:248    .text.dma_init:0000000000000086 .L0 
     /tmp/cc18Fw0p.s:258    .text.dma_init:0000000000000090 .L0 
     /tmp/cc18Fw0p.s:259    .text.dma_init:0000000000000090 .L0 
     /tmp/cc18Fw0p.s:265    .text.dma_init:0000000000000096 .L0 
     /tmp/cc18Fw0p.s:266    .text.dma_init:0000000000000096 .L0 
     /tmp/cc18Fw0p.s:267    .text.dma_init:0000000000000096 .L0 
     /tmp/cc18Fw0p.s:268    .text.dma_init:0000000000000096 .L0 
     /tmp/cc18Fw0p.s:269    .text.dma_init:0000000000000098 .L0 
     /tmp/cc18Fw0p.s:276    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
     /tmp/cc18Fw0p.s:279    .text.dma_circulation_enable:0000000000000000 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 50


     /tmp/cc18Fw0p.s:281    .text.dma_circulation_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:284    .text.dma_circulation_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:285    .text.dma_circulation_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:289    .text.dma_circulation_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:290    .text.dma_circulation_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:291    .text.dma_circulation_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:296    .text.dma_circulation_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:297    .text.dma_circulation_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:305    .text.dma_circulation_enable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:310    .text.dma_circulation_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:311    .text.dma_circulation_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:317    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:318    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:319    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:320    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:321    .text.dma_circulation_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:328    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
     /tmp/cc18Fw0p.s:331    .text.dma_circulation_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:333    .text.dma_circulation_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:336    .text.dma_circulation_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:337    .text.dma_circulation_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:341    .text.dma_circulation_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:342    .text.dma_circulation_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:343    .text.dma_circulation_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:348    .text.dma_circulation_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:349    .text.dma_circulation_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:357    .text.dma_circulation_disable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:362    .text.dma_circulation_disable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:363    .text.dma_circulation_disable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:369    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:370    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:371    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:372    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:373    .text.dma_circulation_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:380    .text.dma_memory_to_memory_enable:0000000000000000 dma_memory_to_memory_enable
     /tmp/cc18Fw0p.s:383    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:385    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:388    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:389    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:393    .text.dma_memory_to_memory_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:394    .text.dma_memory_to_memory_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:395    .text.dma_memory_to_memory_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:400    .text.dma_memory_to_memory_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:401    .text.dma_memory_to_memory_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:410    .text.dma_memory_to_memory_enable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:415    .text.dma_memory_to_memory_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:416    .text.dma_memory_to_memory_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:422    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:423    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:424    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:425    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:426    .text.dma_memory_to_memory_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:433    .text.dma_memory_to_memory_disable:0000000000000000 dma_memory_to_memory_disable
     /tmp/cc18Fw0p.s:436    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:438    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:441    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:442    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 51


     /tmp/cc18Fw0p.s:446    .text.dma_memory_to_memory_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:447    .text.dma_memory_to_memory_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:448    .text.dma_memory_to_memory_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:453    .text.dma_memory_to_memory_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:454    .text.dma_memory_to_memory_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:464    .text.dma_memory_to_memory_disable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:469    .text.dma_memory_to_memory_disable:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:470    .text.dma_memory_to_memory_disable:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:476    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:477    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:478    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:479    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:480    .text.dma_memory_to_memory_disable:000000000000002a .L0 
     /tmp/cc18Fw0p.s:487    .text.dma_channel_enable:0000000000000000 dma_channel_enable
     /tmp/cc18Fw0p.s:490    .text.dma_channel_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:492    .text.dma_channel_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:495    .text.dma_channel_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:496    .text.dma_channel_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:500    .text.dma_channel_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:501    .text.dma_channel_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:502    .text.dma_channel_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:507    .text.dma_channel_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:508    .text.dma_channel_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:516    .text.dma_channel_enable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:521    .text.dma_channel_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:522    .text.dma_channel_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:528    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:529    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:530    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:531    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:532    .text.dma_channel_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:539    .text.dma_channel_disable:0000000000000000 dma_channel_disable
     /tmp/cc18Fw0p.s:542    .text.dma_channel_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:544    .text.dma_channel_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:547    .text.dma_channel_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:548    .text.dma_channel_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:552    .text.dma_channel_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:553    .text.dma_channel_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:554    .text.dma_channel_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:559    .text.dma_channel_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:560    .text.dma_channel_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:568    .text.dma_channel_disable:000000000000001c .L0 
     /tmp/cc18Fw0p.s:573    .text.dma_channel_disable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:574    .text.dma_channel_disable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:580    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:581    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:582    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:583    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:584    .text.dma_channel_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:591    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
     /tmp/cc18Fw0p.s:594    .text.dma_periph_address_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:596    .text.dma_periph_address_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:599    .text.dma_periph_address_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:600    .text.dma_periph_address_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:604    .text.dma_periph_address_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:605    .text.dma_periph_address_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:606    .text.dma_periph_address_config:0000000000000008 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 52


     /tmp/cc18Fw0p.s:611    .text.dma_periph_address_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:616    .text.dma_periph_address_config:0000000000000016 .L0 
     /tmp/cc18Fw0p.s:618    .text.dma_periph_address_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:623    .text.dma_periph_address_config:000000000000001a .L0 
     /tmp/cc18Fw0p.s:624    .text.dma_periph_address_config:000000000000001a .L0 
     /tmp/cc18Fw0p.s:630    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:631    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:632    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:633    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:634    .text.dma_periph_address_config:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:641    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
     /tmp/cc18Fw0p.s:644    .text.dma_memory_address_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:646    .text.dma_memory_address_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:649    .text.dma_memory_address_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:650    .text.dma_memory_address_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:654    .text.dma_memory_address_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:655    .text.dma_memory_address_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:656    .text.dma_memory_address_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:661    .text.dma_memory_address_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:666    .text.dma_memory_address_config:0000000000000016 .L0 
     /tmp/cc18Fw0p.s:668    .text.dma_memory_address_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:673    .text.dma_memory_address_config:000000000000001a .L0 
     /tmp/cc18Fw0p.s:674    .text.dma_memory_address_config:000000000000001a .L0 
     /tmp/cc18Fw0p.s:680    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:681    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:682    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:683    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:684    .text.dma_memory_address_config:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:691    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
     /tmp/cc18Fw0p.s:694    .text.dma_transfer_number_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:696    .text.dma_transfer_number_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:699    .text.dma_transfer_number_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:700    .text.dma_transfer_number_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:704    .text.dma_transfer_number_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:705    .text.dma_transfer_number_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:706    .text.dma_transfer_number_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:711    .text.dma_transfer_number_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:715    .text.dma_transfer_number_config:0000000000000014 .L0 
     /tmp/cc18Fw0p.s:718    .text.dma_transfer_number_config:0000000000000016 .L0 
     /tmp/cc18Fw0p.s:720    .text.dma_transfer_number_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:722    .text.dma_transfer_number_config:000000000000001a .L0 
     /tmp/cc18Fw0p.s:724    .text.dma_transfer_number_config:000000000000001c .L0 
     /tmp/cc18Fw0p.s:730    .text.dma_transfer_number_config:000000000000001e .L0 
     /tmp/cc18Fw0p.s:731    .text.dma_transfer_number_config:000000000000001e .L0 
     /tmp/cc18Fw0p.s:737    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:738    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:739    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:740    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:741    .text.dma_transfer_number_config:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:748    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
     /tmp/cc18Fw0p.s:751    .text.dma_transfer_number_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:753    .text.dma_transfer_number_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:756    .text.dma_transfer_number_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:757    .text.dma_transfer_number_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:761    .text.dma_transfer_number_get:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:762    .text.dma_transfer_number_get:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:763    .text.dma_transfer_number_get:0000000000000008 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 53


     /tmp/cc18Fw0p.s:768    .text.dma_transfer_number_get:000000000000000c .L0 
     /tmp/cc18Fw0p.s:769    .text.dma_transfer_number_get:000000000000000c .L0 
     /tmp/cc18Fw0p.s:774    .text.dma_transfer_number_get:0000000000000016 .L0 
     /tmp/cc18Fw0p.s:777    .text.dma_transfer_number_get:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:783    .text.dma_transfer_number_get:000000000000001a .L0 
     /tmp/cc18Fw0p.s:784    .text.dma_transfer_number_get:000000000000001a .L0 
     /tmp/cc18Fw0p.s:790    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:791    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:792    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:793    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:794    .text.dma_transfer_number_get:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:801    .text.dma_priority_config:0000000000000000 dma_priority_config
     /tmp/cc18Fw0p.s:804    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:806    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:807    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:810    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:811    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:815    .text.dma_priority_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:816    .text.dma_priority_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:817    .text.dma_priority_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:822    .text.dma_priority_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:823    .text.dma_priority_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:828    .text.dma_priority_config:0000000000000016 .L0 
     /tmp/cc18Fw0p.s:831    .text.dma_priority_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:832    .text.dma_priority_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:837    .text.dma_priority_config:000000000000001e .L0 
     /tmp/cc18Fw0p.s:838    .text.dma_priority_config:000000000000001e .L0 
     /tmp/cc18Fw0p.s:841    .text.dma_priority_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:842    .text.dma_priority_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:844    .text.dma_priority_config:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:850    .text.dma_priority_config:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:851    .text.dma_priority_config:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:857    .text.dma_priority_config:000000000000002a .L0 
     /tmp/cc18Fw0p.s:858    .text.dma_priority_config:000000000000002a .L0 
     /tmp/cc18Fw0p.s:859    .text.dma_priority_config:000000000000002a .L0 
     /tmp/cc18Fw0p.s:860    .text.dma_priority_config:000000000000002a .L0 
     /tmp/cc18Fw0p.s:861    .text.dma_priority_config:000000000000002c .L0 
     /tmp/cc18Fw0p.s:868    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
     /tmp/cc18Fw0p.s:871    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:873    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:874    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:877    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:878    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:882    .text.dma_memory_width_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:883    .text.dma_memory_width_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:884    .text.dma_memory_width_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:889    .text.dma_memory_width_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:890    .text.dma_memory_width_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:895    .text.dma_memory_width_config:0000000000000016 .L0 
     /tmp/cc18Fw0p.s:898    .text.dma_memory_width_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:899    .text.dma_memory_width_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:904    .text.dma_memory_width_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:905    .text.dma_memory_width_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:908    .text.dma_memory_width_config:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:909    .text.dma_memory_width_config:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:911    .text.dma_memory_width_config:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:917    .text.dma_memory_width_config:0000000000000026 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 54


     /tmp/cc18Fw0p.s:918    .text.dma_memory_width_config:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:924    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/cc18Fw0p.s:925    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/cc18Fw0p.s:926    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/cc18Fw0p.s:927    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/cc18Fw0p.s:928    .text.dma_memory_width_config:000000000000002e .L0 
     /tmp/cc18Fw0p.s:935    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
     /tmp/cc18Fw0p.s:938    .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:940    .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:941    .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:944    .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:945    .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:949    .text.dma_periph_width_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:950    .text.dma_periph_width_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:951    .text.dma_periph_width_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:956    .text.dma_periph_width_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:957    .text.dma_periph_width_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:962    .text.dma_periph_width_config:0000000000000016 .L0 
     /tmp/cc18Fw0p.s:965    .text.dma_periph_width_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:966    .text.dma_periph_width_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:969    .text.dma_periph_width_config:000000000000001c .L0 
     /tmp/cc18Fw0p.s:970    .text.dma_periph_width_config:000000000000001c .L0 
     /tmp/cc18Fw0p.s:973    .text.dma_periph_width_config:000000000000001e .L0 
     /tmp/cc18Fw0p.s:974    .text.dma_periph_width_config:000000000000001e .L0 
     /tmp/cc18Fw0p.s:976    .text.dma_periph_width_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:982    .text.dma_periph_width_config:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:983    .text.dma_periph_width_config:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:989    .text.dma_periph_width_config:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:990    .text.dma_periph_width_config:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:991    .text.dma_periph_width_config:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:992    .text.dma_periph_width_config:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:993    .text.dma_periph_width_config:000000000000002a .L0 
     /tmp/cc18Fw0p.s:1000   .text.dma_memory_increase_enable:0000000000000000 dma_memory_increase_enable
     /tmp/cc18Fw0p.s:1003   .text.dma_memory_increase_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1005   .text.dma_memory_increase_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1008   .text.dma_memory_increase_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1009   .text.dma_memory_increase_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1013   .text.dma_memory_increase_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1014   .text.dma_memory_increase_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1015   .text.dma_memory_increase_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1020   .text.dma_memory_increase_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1021   .text.dma_memory_increase_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1029   .text.dma_memory_increase_enable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:1034   .text.dma_memory_increase_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1035   .text.dma_memory_increase_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1041   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1042   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1043   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1044   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1045   .text.dma_memory_increase_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1052   .text.dma_memory_increase_disable:0000000000000000 dma_memory_increase_disable
     /tmp/cc18Fw0p.s:1055   .text.dma_memory_increase_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1057   .text.dma_memory_increase_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1060   .text.dma_memory_increase_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1061   .text.dma_memory_increase_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1065   .text.dma_memory_increase_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1066   .text.dma_memory_increase_disable:0000000000000008 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 55


     /tmp/cc18Fw0p.s:1067   .text.dma_memory_increase_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1072   .text.dma_memory_increase_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1073   .text.dma_memory_increase_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1081   .text.dma_memory_increase_disable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:1086   .text.dma_memory_increase_disable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1087   .text.dma_memory_increase_disable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1093   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1094   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1095   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1096   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1097   .text.dma_memory_increase_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1104   .text.dma_periph_increase_enable:0000000000000000 dma_periph_increase_enable
     /tmp/cc18Fw0p.s:1107   .text.dma_periph_increase_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1109   .text.dma_periph_increase_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1112   .text.dma_periph_increase_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1113   .text.dma_periph_increase_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1117   .text.dma_periph_increase_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1118   .text.dma_periph_increase_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1119   .text.dma_periph_increase_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1124   .text.dma_periph_increase_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1125   .text.dma_periph_increase_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1133   .text.dma_periph_increase_enable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:1138   .text.dma_periph_increase_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1139   .text.dma_periph_increase_enable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1145   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1146   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1147   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1148   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1149   .text.dma_periph_increase_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1156   .text.dma_periph_increase_disable:0000000000000000 dma_periph_increase_disable
     /tmp/cc18Fw0p.s:1159   .text.dma_periph_increase_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1161   .text.dma_periph_increase_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1164   .text.dma_periph_increase_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1165   .text.dma_periph_increase_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1169   .text.dma_periph_increase_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1170   .text.dma_periph_increase_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1171   .text.dma_periph_increase_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1176   .text.dma_periph_increase_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1177   .text.dma_periph_increase_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1185   .text.dma_periph_increase_disable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:1190   .text.dma_periph_increase_disable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1191   .text.dma_periph_increase_disable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1197   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1198   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1199   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1200   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1201   .text.dma_periph_increase_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1208   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
     /tmp/cc18Fw0p.s:1211   .text.dma_transfer_direction_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1213   .text.dma_transfer_direction_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1216   .text.dma_transfer_direction_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1217   .text.dma_transfer_direction_config:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1221   .text.dma_transfer_direction_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1222   .text.dma_transfer_direction_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1223   .text.dma_transfer_direction_config:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1228   .text.dma_transfer_direction_config:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1233   .text.dma_transfer_direction_config:0000000000000016 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 56


     /tmp/cc18Fw0p.s:1235   .text.dma_transfer_direction_config:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:1237   .text.dma_transfer_direction_config:000000000000001a .L0 
     /tmp/cc18Fw0p.s:1238   .text.dma_transfer_direction_config:000000000000001a .L0 
     /tmp/cc18Fw0p.s:1243   .text.dma_transfer_direction_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1244   .text.dma_transfer_direction_config:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1247   .text.dma_transfer_direction_config:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1252   .text.dma_transfer_direction_config:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1253   .text.dma_transfer_direction_config:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1259   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/cc18Fw0p.s:1260   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/cc18Fw0p.s:1261   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/cc18Fw0p.s:1262   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/cc18Fw0p.s:1263   .text.dma_transfer_direction_config:0000000000000030 .L0 
     /tmp/cc18Fw0p.s:1270   .text.dma_flag_get:0000000000000000 dma_flag_get
     /tmp/cc18Fw0p.s:1273   .text.dma_flag_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1275   .text.dma_flag_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1276   .text.dma_flag_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1277   .text.dma_flag_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1278   .text.dma_flag_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1281   .text.dma_flag_get:0000000000000002 .L0 
     /tmp/cc18Fw0p.s:1282   .text.dma_flag_get:0000000000000002 .L0 
     /tmp/cc18Fw0p.s:1287   .text.dma_flag_get:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1290   .text.dma_flag_get:000000000000000a .L0 
     /tmp/cc18Fw0p.s:1292   .text.dma_flag_get:0000000000000010 .L0 
     /tmp/cc18Fw0p.s:1299   .text.dma_flag_clear:0000000000000000 dma_flag_clear
     /tmp/cc18Fw0p.s:1302   .text.dma_flag_clear:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1304   .text.dma_flag_clear:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1305   .text.dma_flag_clear:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1306   .text.dma_flag_clear:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1308   .text.dma_flag_clear:0000000000000002 .L0 
     /tmp/cc18Fw0p.s:1313   .text.dma_flag_clear:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1316   .text.dma_flag_clear:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1317   .text.dma_flag_clear:000000000000000e .L0 
     /tmp/cc18Fw0p.s:1324   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
     /tmp/cc18Fw0p.s:1327   .text.dma_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1329   .text.dma_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1330   .text.dma_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1331   .text.dma_interrupt_flag_get:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1339   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/cc18Fw0p.s:1340   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/cc18Fw0p.s:1341   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/cc18Fw0p.s:1342   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/cc18Fw0p.s:1345   .text.dma_interrupt_flag_get:0000000000000014 .L0 
     /tmp/cc18Fw0p.s:1346   .text.dma_interrupt_flag_get:0000000000000014 .L0 
     /tmp/cc18Fw0p.s:1348   .text.dma_interrupt_flag_get:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:1353   .text.dma_interrupt_flag_get:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:1356   .text.dma_interrupt_flag_get:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:1358   .text.dma_interrupt_flag_get:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1360   .text.dma_interrupt_flag_get:000000000000002a .L0 
     /tmp/cc18Fw0p.s:1363   .text.dma_interrupt_flag_get:000000000000002c .L0 
     /tmp/cc18Fw0p.s:1364   .text.dma_interrupt_flag_get:000000000000002c .L0 
     /tmp/cc18Fw0p.s:1368   .text.dma_interrupt_flag_get:000000000000002e .L0 
     /tmp/cc18Fw0p.s:1369   .text.dma_interrupt_flag_get:000000000000002e .L0 
     /tmp/cc18Fw0p.s:1370   .text.dma_interrupt_flag_get:000000000000002e .L0 
     /tmp/cc18Fw0p.s:1372   .text.dma_interrupt_flag_get:0000000000000030 .L0 
     /tmp/cc18Fw0p.s:1376   .text.dma_interrupt_flag_get:0000000000000034 .L0 
     /tmp/cc18Fw0p.s:1380   .text.dma_interrupt_flag_get:0000000000000036 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 57


     /tmp/cc18Fw0p.s:1381   .text.dma_interrupt_flag_get:0000000000000036 .L0 
     /tmp/cc18Fw0p.s:1383   .text.dma_interrupt_flag_get:000000000000003a .L0 
     /tmp/cc18Fw0p.s:1388   .text.dma_interrupt_flag_get:0000000000000044 .L0 
     /tmp/cc18Fw0p.s:1391   .text.dma_interrupt_flag_get:0000000000000046 .L0 
     /tmp/cc18Fw0p.s:1393   .text.dma_interrupt_flag_get:0000000000000048 .L0 
     /tmp/cc18Fw0p.s:1396   .text.dma_interrupt_flag_get:000000000000004c .L0 
     /tmp/cc18Fw0p.s:1399   .text.dma_interrupt_flag_get:000000000000004e .L0 
     /tmp/cc18Fw0p.s:1400   .text.dma_interrupt_flag_get:000000000000004e .L0 
     /tmp/cc18Fw0p.s:1403   .text.dma_interrupt_flag_get:0000000000000050 .L0 
     /tmp/cc18Fw0p.s:1407   .text.dma_interrupt_flag_get:0000000000000052 .L0 
     /tmp/cc18Fw0p.s:1408   .text.dma_interrupt_flag_get:0000000000000052 .L0 
     /tmp/cc18Fw0p.s:1410   .text.dma_interrupt_flag_get:0000000000000056 .L0 
     /tmp/cc18Fw0p.s:1415   .text.dma_interrupt_flag_get:0000000000000060 .L0 
     /tmp/cc18Fw0p.s:1418   .text.dma_interrupt_flag_get:0000000000000062 .L0 
     /tmp/cc18Fw0p.s:1420   .text.dma_interrupt_flag_get:0000000000000064 .L0 
     /tmp/cc18Fw0p.s:1422   .text.dma_interrupt_flag_get:0000000000000068 .L0 
     /tmp/cc18Fw0p.s:1425   .text.dma_interrupt_flag_get:000000000000006a .L0 
     /tmp/cc18Fw0p.s:1426   .text.dma_interrupt_flag_get:000000000000006a .L0 
     /tmp/cc18Fw0p.s:1429   .text.dma_interrupt_flag_get:000000000000006c .L0 
     /tmp/cc18Fw0p.s:1430   .text.dma_interrupt_flag_get:000000000000006e .L0 
     /tmp/cc18Fw0p.s:1437   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear
     /tmp/cc18Fw0p.s:1439   .text.dma_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1441   .text.dma_interrupt_flag_clear:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1448   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
     /tmp/cc18Fw0p.s:1451   .text.dma_interrupt_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1453   .text.dma_interrupt_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1456   .text.dma_interrupt_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1457   .text.dma_interrupt_enable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1461   .text.dma_interrupt_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1462   .text.dma_interrupt_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1463   .text.dma_interrupt_enable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1468   .text.dma_interrupt_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1469   .text.dma_interrupt_enable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1477   .text.dma_interrupt_enable:000000000000001c .L0 
     /tmp/cc18Fw0p.s:1482   .text.dma_interrupt_enable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:1483   .text.dma_interrupt_enable:000000000000001e .L0 
     /tmp/cc18Fw0p.s:1489   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:1490   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:1491   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:1492   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/cc18Fw0p.s:1493   .text.dma_interrupt_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1500   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable
     /tmp/cc18Fw0p.s:1503   .text.dma_interrupt_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1505   .text.dma_interrupt_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1508   .text.dma_interrupt_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1509   .text.dma_interrupt_disable:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:1513   .text.dma_interrupt_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1514   .text.dma_interrupt_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1515   .text.dma_interrupt_disable:0000000000000008 .L0 
     /tmp/cc18Fw0p.s:1520   .text.dma_interrupt_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1521   .text.dma_interrupt_disable:000000000000000c .L0 
     /tmp/cc18Fw0p.s:1527   .text.dma_interrupt_disable:0000000000000018 .L0 
     /tmp/cc18Fw0p.s:1529   .text.dma_interrupt_disable:000000000000001c .L0 
     /tmp/cc18Fw0p.s:1532   .text.dma_interrupt_disable:0000000000000020 .L0 
     /tmp/cc18Fw0p.s:1537   .text.dma_interrupt_disable:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:1538   .text.dma_interrupt_disable:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:1544   .text.dma_interrupt_disable:0000000000000028 .L0 
GAS LISTING /tmp/cc18Fw0p.s 			page 58


     /tmp/cc18Fw0p.s:1545   .text.dma_interrupt_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1546   .text.dma_interrupt_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1547   .text.dma_interrupt_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1548   .text.dma_interrupt_disable:000000000000002a .L0 
     /tmp/cc18Fw0p.s:83     .text.dma_deinit:0000000000000044 .L0 
     /tmp/cc18Fw0p.s:122    .text.dma_struct_para_init:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:272    .text.dma_init:0000000000000098 .L0 
     /tmp/cc18Fw0p.s:324    .text.dma_circulation_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:376    .text.dma_circulation_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:429    .text.dma_memory_to_memory_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:483    .text.dma_memory_to_memory_disable:000000000000002a .L0 
     /tmp/cc18Fw0p.s:535    .text.dma_channel_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:587    .text.dma_channel_disable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:637    .text.dma_periph_address_config:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:687    .text.dma_memory_address_config:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:744    .text.dma_transfer_number_config:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:797    .text.dma_transfer_number_get:0000000000000022 .L0 
     /tmp/cc18Fw0p.s:864    .text.dma_priority_config:000000000000002c .L0 
     /tmp/cc18Fw0p.s:931    .text.dma_memory_width_config:000000000000002e .L0 
     /tmp/cc18Fw0p.s:996    .text.dma_periph_width_config:000000000000002a .L0 
     /tmp/cc18Fw0p.s:1048   .text.dma_memory_increase_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1100   .text.dma_memory_increase_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1152   .text.dma_periph_increase_enable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1204   .text.dma_periph_increase_disable:0000000000000028 .L0 
     /tmp/cc18Fw0p.s:1266   .text.dma_transfer_direction_config:0000000000000030 .L0 
     /tmp/cc18Fw0p.s:1295   .text.dma_flag_get:0000000000000010 .L0 
     /tmp/cc18Fw0p.s:1320   .text.dma_flag_clear:000000000000000e .L0 
     /tmp/cc18Fw0p.s:1433   .text.dma_interrupt_flag_get:000000000000006e .L0 
     /tmp/cc18Fw0p.s:1496   .text.dma_interrupt_enable:0000000000000026 .L0 
     /tmp/cc18Fw0p.s:1551   .text.dma_interrupt_disable:000000000000002a .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/cc18Fw0p.s:65     .text.dma_deinit:000000000000003c .L5
     /tmp/cc18Fw0p.s:30     .text.dma_deinit:000000000000000c .L2
     /tmp/cc18Fw0p.s:72     .text.dma_deinit:0000000000000042 .L3
     /tmp/cc18Fw0p.s:254    .text.dma_init:0000000000000090 .L16
     /tmp/cc18Fw0p.s:245    .text.dma_init:0000000000000086 .L17
     /tmp/cc18Fw0p.s:237    .text.dma_init:000000000000007c .L18
     /tmp/cc18Fw0p.s:229    .text.dma_init:0000000000000072 .L14
     /tmp/cc18Fw0p.s:218    .text.dma_init:0000000000000064 .L13
     /tmp/cc18Fw0p.s:207    .text.dma_init:0000000000000052 .L11
     /tmp/cc18Fw0p.s:143    .text.dma_init:000000000000000c .L8
     /tmp/cc18Fw0p.s:261    .text.dma_init:0000000000000096 .L9
     /tmp/cc18Fw0p.s:306    .text.dma_circulation_enable:0000000000000020 .L22
     /tmp/cc18Fw0p.s:292    .text.dma_circulation_enable:000000000000000c .L20
     /tmp/cc18Fw0p.s:313    .text.dma_circulation_enable:0000000000000026 .L21
     /tmp/cc18Fw0p.s:358    .text.dma_circulation_disable:0000000000000020 .L26
     /tmp/cc18Fw0p.s:344    .text.dma_circulation_disable:000000000000000c .L24
     /tmp/cc18Fw0p.s:365    .text.dma_circulation_disable:0000000000000026 .L25
     /tmp/cc18Fw0p.s:411    .text.dma_memory_to_memory_enable:0000000000000020 .L30
     /tmp/cc18Fw0p.s:396    .text.dma_memory_to_memory_enable:000000000000000c .L28
     /tmp/cc18Fw0p.s:418    .text.dma_memory_to_memory_enable:0000000000000026 .L29
     /tmp/cc18Fw0p.s:465    .text.dma_memory_to_memory_disable:0000000000000022 .L34
     /tmp/cc18Fw0p.s:449    .text.dma_memory_to_memory_disable:000000000000000c .L32
     /tmp/cc18Fw0p.s:472    .text.dma_memory_to_memory_disable:0000000000000028 .L33
     /tmp/cc18Fw0p.s:517    .text.dma_channel_enable:0000000000000020 .L38
     /tmp/cc18Fw0p.s:503    .text.dma_channel_enable:000000000000000c .L36
     /tmp/cc18Fw0p.s:524    .text.dma_channel_enable:0000000000000026 .L37
GAS LISTING /tmp/cc18Fw0p.s 			page 59


     /tmp/cc18Fw0p.s:569    .text.dma_channel_disable:000000000000001e .L42
     /tmp/cc18Fw0p.s:555    .text.dma_channel_disable:000000000000000c .L40
     /tmp/cc18Fw0p.s:576    .text.dma_channel_disable:0000000000000024 .L41
     /tmp/cc18Fw0p.s:619    .text.dma_periph_address_config:000000000000001a .L46
     /tmp/cc18Fw0p.s:607    .text.dma_periph_address_config:000000000000000c .L44
     /tmp/cc18Fw0p.s:626    .text.dma_periph_address_config:0000000000000020 .L45
     /tmp/cc18Fw0p.s:669    .text.dma_memory_address_config:000000000000001a .L50
     /tmp/cc18Fw0p.s:657    .text.dma_memory_address_config:000000000000000c .L48
     /tmp/cc18Fw0p.s:676    .text.dma_memory_address_config:0000000000000020 .L49
     /tmp/cc18Fw0p.s:726    .text.dma_transfer_number_config:000000000000001e .L54
     /tmp/cc18Fw0p.s:707    .text.dma_transfer_number_config:000000000000000c .L52
     /tmp/cc18Fw0p.s:733    .text.dma_transfer_number_config:0000000000000024 .L53
     /tmp/cc18Fw0p.s:779    .text.dma_transfer_number_get:000000000000001a .L58
     /tmp/cc18Fw0p.s:764    .text.dma_transfer_number_get:000000000000000c .L56
     /tmp/cc18Fw0p.s:786    .text.dma_transfer_number_get:0000000000000020 .L57
     /tmp/cc18Fw0p.s:846    .text.dma_priority_config:0000000000000024 .L62
     /tmp/cc18Fw0p.s:818    .text.dma_priority_config:000000000000000c .L60
     /tmp/cc18Fw0p.s:853    .text.dma_priority_config:000000000000002a .L61
     /tmp/cc18Fw0p.s:913    .text.dma_memory_width_config:0000000000000026 .L66
     /tmp/cc18Fw0p.s:885    .text.dma_memory_width_config:000000000000000c .L64
     /tmp/cc18Fw0p.s:920    .text.dma_memory_width_config:000000000000002c .L65
     /tmp/cc18Fw0p.s:978    .text.dma_periph_width_config:0000000000000022 .L70
     /tmp/cc18Fw0p.s:952    .text.dma_periph_width_config:000000000000000c .L68
     /tmp/cc18Fw0p.s:985    .text.dma_periph_width_config:0000000000000028 .L69
     /tmp/cc18Fw0p.s:1030   .text.dma_memory_increase_enable:0000000000000020 .L74
     /tmp/cc18Fw0p.s:1016   .text.dma_memory_increase_enable:000000000000000c .L72
     /tmp/cc18Fw0p.s:1037   .text.dma_memory_increase_enable:0000000000000026 .L73
     /tmp/cc18Fw0p.s:1082   .text.dma_memory_increase_disable:0000000000000020 .L78
     /tmp/cc18Fw0p.s:1068   .text.dma_memory_increase_disable:000000000000000c .L76
     /tmp/cc18Fw0p.s:1089   .text.dma_memory_increase_disable:0000000000000026 .L77
     /tmp/cc18Fw0p.s:1134   .text.dma_periph_increase_enable:0000000000000020 .L82
     /tmp/cc18Fw0p.s:1120   .text.dma_periph_increase_enable:000000000000000c .L80
     /tmp/cc18Fw0p.s:1141   .text.dma_periph_increase_enable:0000000000000026 .L81
     /tmp/cc18Fw0p.s:1186   .text.dma_periph_increase_disable:0000000000000020 .L86
     /tmp/cc18Fw0p.s:1172   .text.dma_periph_increase_disable:000000000000000c .L84
     /tmp/cc18Fw0p.s:1193   .text.dma_periph_increase_disable:0000000000000026 .L85
     /tmp/cc18Fw0p.s:1248   .text.dma_transfer_direction_config:0000000000000028 .L92
     /tmp/cc18Fw0p.s:1241   .text.dma_transfer_direction_config:0000000000000020 .L90
     /tmp/cc18Fw0p.s:1224   .text.dma_transfer_direction_config:000000000000000c .L88
     /tmp/cc18Fw0p.s:1255   .text.dma_transfer_direction_config:000000000000002e .L89
     /tmp/cc18Fw0p.s:1405   .text.dma_interrupt_flag_get:0000000000000052 .L96
     /tmp/cc18Fw0p.s:1378   .text.dma_interrupt_flag_get:0000000000000036 .L97
     /tmp/cc18Fw0p.s:1343   .text.dma_interrupt_flag_get:0000000000000014 .L105
     /tmp/cc18Fw0p.s:1337   .text.dma_interrupt_flag_get:0000000000000012 .L98
     /tmp/cc18Fw0p.s:1374   .text.dma_interrupt_flag_get:0000000000000034 .L95
     /tmp/cc18Fw0p.s:1367   .text.dma_interrupt_flag_get:000000000000002e .L99
     /tmp/cc18Fw0p.s:1478   .text.dma_interrupt_enable:000000000000001e .L110
     /tmp/cc18Fw0p.s:1464   .text.dma_interrupt_enable:000000000000000c .L108
     /tmp/cc18Fw0p.s:1485   .text.dma_interrupt_enable:0000000000000024 .L109
     /tmp/cc18Fw0p.s:1533   .text.dma_interrupt_disable:0000000000000022 .L114
     /tmp/cc18Fw0p.s:1516   .text.dma_interrupt_disable:000000000000000c .L112
     /tmp/cc18Fw0p.s:1540   .text.dma_interrupt_disable:0000000000000028 .L113
     /tmp/cc18Fw0p.s:3305   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/cc18Fw0p.s:4574   .debug_str:00000000000002ac .LASF73
     /tmp/cc18Fw0p.s:4534   .debug_str:000000000000015b .LASF74
     /tmp/cc18Fw0p.s:4614   .debug_str:0000000000000470 .LASF75
     /tmp/cc18Fw0p.s:4300   .debug_ranges:0000000000000000 .Ldebug_ranges0
GAS LISTING /tmp/cc18Fw0p.s 			page 60


     /tmp/cc18Fw0p.s:4488   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/cc18Fw0p.s:4578   .debug_str:000000000000032f .LASF0
     /tmp/cc18Fw0p.s:4570   .debug_str:0000000000000289 .LASF1
     /tmp/cc18Fw0p.s:4648   .debug_str:0000000000000592 .LASF6
     /tmp/cc18Fw0p.s:4564   .debug_str:0000000000000249 .LASF2
     /tmp/cc18Fw0p.s:4510   .debug_str:00000000000000a2 .LASF3
     /tmp/cc18Fw0p.s:4582   .debug_str:0000000000000358 .LASF4
     /tmp/cc18Fw0p.s:4538   .debug_str:00000000000001a7 .LASF5
     /tmp/cc18Fw0p.s:4598   .debug_str:00000000000003fa .LASF7
     /tmp/cc18Fw0p.s:4594   .debug_str:00000000000003d1 .LASF8
     /tmp/cc18Fw0p.s:4504   .debug_str:0000000000000068 .LASF9
     /tmp/cc18Fw0p.s:4572   .debug_str:0000000000000295 .LASF10
     /tmp/cc18Fw0p.s:4516   .debug_str:00000000000000cd .LASF11
     /tmp/cc18Fw0p.s:4576   .debug_str:0000000000000326 .LASF12
     /tmp/cc18Fw0p.s:4590   .debug_str:00000000000003a5 .LASF76
     /tmp/cc18Fw0p.s:4608   .debug_str:000000000000043a .LASF13
     /tmp/cc18Fw0p.s:4638   .debug_str:000000000000054b .LASF14
     /tmp/cc18Fw0p.s:4552   .debug_str:00000000000001fd .LASF15
     /tmp/cc18Fw0p.s:4536   .debug_str:000000000000019f .LASF16
     /tmp/cc18Fw0p.s:4500   .debug_str:0000000000000054 .LASF17
     /tmp/cc18Fw0p.s:4562   .debug_str:000000000000023d .LASF18
     /tmp/cc18Fw0p.s:4630   .debug_str:000000000000052b .LASF19
     /tmp/cc18Fw0p.s:4632   .debug_str:0000000000000533 .LASF20
     /tmp/cc18Fw0p.s:4634   .debug_str:000000000000053b .LASF21
     /tmp/cc18Fw0p.s:4636   .debug_str:0000000000000543 .LASF22
     /tmp/cc18Fw0p.s:4522   .debug_str:0000000000000106 .LASF23
     /tmp/cc18Fw0p.s:4640   .debug_str:0000000000000556 .LASF24
     /tmp/cc18Fw0p.s:4642   .debug_str:000000000000055e .LASF25
     /tmp/cc18Fw0p.s:4508   .debug_str:0000000000000091 .LASF26
     /tmp/cc18Fw0p.s:4498   .debug_str:0000000000000048 .LASF27
     /tmp/cc18Fw0p.s:4556   .debug_str:000000000000020e .LASF28
     /tmp/cc18Fw0p.s:4600   .debug_str:0000000000000405 .LASF29
     /tmp/cc18Fw0p.s:4558   .debug_str:000000000000021b .LASF30
     /tmp/cc18Fw0p.s:4622   .debug_str:00000000000004f1 .LASF31
     /tmp/cc18Fw0p.s:4494   .debug_str:0000000000000027 .LASF32
     /tmp/cc18Fw0p.s:4554   .debug_str:0000000000000203 .LASF33
     /tmp/cc18Fw0p.s:4512   .debug_str:00000000000000ac .LASF34
     /tmp/cc18Fw0p.s:4502   .debug_str:000000000000005e .LASF35
     /tmp/cc18Fw0p.s:4560   .debug_str:0000000000000228 .LASF36
     /tmp/cc18Fw0p.s:4520   .debug_str:00000000000000e9 .LASF77
     /tmp/cc18Fw0p.s:4624   .debug_str:00000000000004f8 .LASF37
     /tmp/cc18Fw0p.s:4586   .debug_str:0000000000000384 .LASF38
     /tmp/cc18Fw0p.s:4514   .debug_str:00000000000000b7 .LASF40
     /tmp/cc18Fw0p.s:1501   .text.dma_interrupt_disable:0000000000000000 .LFB28
     /tmp/cc18Fw0p.s:1549   .text.dma_interrupt_disable:000000000000002a .LFE28
     /tmp/cc18Fw0p.s:4550   .debug_str:00000000000001f6 .LASF39
     /tmp/cc18Fw0p.s:1506   .text.dma_interrupt_disable:0000000000000000 .LBB130
     /tmp/cc18Fw0p.s:4626   .debug_str:0000000000000503 .LASF41
     /tmp/cc18Fw0p.s:1449   .text.dma_interrupt_enable:0000000000000000 .LFB27
     /tmp/cc18Fw0p.s:1494   .text.dma_interrupt_enable:0000000000000026 .LFE27
     /tmp/cc18Fw0p.s:1454   .text.dma_interrupt_enable:0000000000000000 .LBB126
     /tmp/cc18Fw0p.s:4584   .debug_str:000000000000036b .LASF78
     /tmp/cc18Fw0p.s:4620   .debug_str:00000000000004ec .LASF42
     /tmp/cc18Fw0p.s:4530   .debug_str:000000000000013d .LASF46
     /tmp/cc18Fw0p.s:1325   .text.dma_interrupt_flag_get:0000000000000000 .LFB25
     /tmp/cc18Fw0p.s:1431   .text.dma_interrupt_flag_get:000000000000006e .LFE25
     /tmp/cc18Fw0p.s:3829   .debug_loc:0000000000000000 .LLST16
GAS LISTING /tmp/cc18Fw0p.s 			page 61


     /tmp/cc18Fw0p.s:3865   .debug_loc:0000000000000053 .LLST17
     /tmp/cc18Fw0p.s:4544   .debug_str:00000000000001be .LASF43
     /tmp/cc18Fw0p.s:3894   .debug_loc:0000000000000098 .LLST18
     /tmp/cc18Fw0p.s:4644   .debug_str:0000000000000566 .LASF44
     /tmp/cc18Fw0p.s:3924   .debug_loc:00000000000000e5 .LLST19
     /tmp/cc18Fw0p.s:4490   .debug_str:0000000000000000 .LASF45
     /tmp/cc18Fw0p.s:1300   .text.dma_flag_clear:0000000000000000 .LFB24
     /tmp/cc18Fw0p.s:1318   .text.dma_flag_clear:000000000000000e .LFE24
     /tmp/cc18Fw0p.s:3954   .debug_loc:0000000000000132 .LLST14
     /tmp/cc18Fw0p.s:3968   .debug_loc:0000000000000153 .LLST15
     /tmp/cc18Fw0p.s:4526   .debug_str:0000000000000129 .LASF47
     /tmp/cc18Fw0p.s:1271   .text.dma_flag_get:0000000000000000 .LFB23
     /tmp/cc18Fw0p.s:1293   .text.dma_flag_get:0000000000000010 .LFE23
     /tmp/cc18Fw0p.s:3982   .debug_loc:0000000000000174 .LLST11
     /tmp/cc18Fw0p.s:3996   .debug_loc:0000000000000195 .LLST12
     /tmp/cc18Fw0p.s:4540   .debug_str:00000000000001b0 .LASF48
     /tmp/cc18Fw0p.s:4010   .debug_loc:00000000000001b6 .LLST13
     /tmp/cc18Fw0p.s:4616   .debug_str:00000000000004b4 .LASF49
     /tmp/cc18Fw0p.s:1209   .text.dma_transfer_direction_config:0000000000000000 .LFB22
     /tmp/cc18Fw0p.s:1264   .text.dma_transfer_direction_config:0000000000000030 .LFE22
     /tmp/cc18Fw0p.s:1214   .text.dma_transfer_direction_config:0000000000000000 .LBB122
     /tmp/cc18Fw0p.s:4592   .debug_str:00000000000003b5 .LASF50
     /tmp/cc18Fw0p.s:1157   .text.dma_periph_increase_disable:0000000000000000 .LFB21
     /tmp/cc18Fw0p.s:1202   .text.dma_periph_increase_disable:0000000000000028 .LFE21
     /tmp/cc18Fw0p.s:1162   .text.dma_periph_increase_disable:0000000000000000 .LBB118
     /tmp/cc18Fw0p.s:4524   .debug_str:000000000000010e .LASF51
     /tmp/cc18Fw0p.s:1105   .text.dma_periph_increase_enable:0000000000000000 .LFB20
     /tmp/cc18Fw0p.s:1150   .text.dma_periph_increase_enable:0000000000000028 .LFE20
     /tmp/cc18Fw0p.s:1110   .text.dma_periph_increase_enable:0000000000000000 .LBB114
     /tmp/cc18Fw0p.s:4548   .debug_str:00000000000001da .LASF52
     /tmp/cc18Fw0p.s:1053   .text.dma_memory_increase_disable:0000000000000000 .LFB19
     /tmp/cc18Fw0p.s:1098   .text.dma_memory_increase_disable:0000000000000028 .LFE19
     /tmp/cc18Fw0p.s:1058   .text.dma_memory_increase_disable:0000000000000000 .LBB110
     /tmp/cc18Fw0p.s:4506   .debug_str:0000000000000076 .LASF53
     /tmp/cc18Fw0p.s:1001   .text.dma_memory_increase_enable:0000000000000000 .LFB18
     /tmp/cc18Fw0p.s:1046   .text.dma_memory_increase_enable:0000000000000028 .LFE18
     /tmp/cc18Fw0p.s:1006   .text.dma_memory_increase_enable:0000000000000000 .LBB106
     /tmp/cc18Fw0p.s:4568   .debug_str:0000000000000271 .LASF54
     /tmp/cc18Fw0p.s:936    .text.dma_periph_width_config:0000000000000000 .LFB17
     /tmp/cc18Fw0p.s:994    .text.dma_periph_width_config:000000000000002a .LFE17
     /tmp/cc18Fw0p.s:4528   .debug_str:0000000000000136 .LASF55
     /tmp/cc18Fw0p.s:4069   .debug_loc:000000000000020b .LLST10
     /tmp/cc18Fw0p.s:942    .text.dma_periph_width_config:0000000000000000 .LBB102
     /tmp/cc18Fw0p.s:4492   .debug_str:000000000000000f .LASF56
     /tmp/cc18Fw0p.s:869    .text.dma_memory_width_config:0000000000000000 .LFB16
     /tmp/cc18Fw0p.s:929    .text.dma_memory_width_config:000000000000002e .LFE16
     /tmp/cc18Fw0p.s:4532   .debug_str:0000000000000154 .LASF57
     /tmp/cc18Fw0p.s:4076   .debug_loc:000000000000021e .LLST9
     /tmp/cc18Fw0p.s:875    .text.dma_memory_width_config:0000000000000000 .LBB98
     /tmp/cc18Fw0p.s:4518   .debug_str:00000000000000d5 .LASF58
     /tmp/cc18Fw0p.s:802    .text.dma_priority_config:0000000000000000 .LFB15
     /tmp/cc18Fw0p.s:862    .text.dma_priority_config:000000000000002c .LFE15
     /tmp/cc18Fw0p.s:4083   .debug_loc:0000000000000231 .LLST8
     /tmp/cc18Fw0p.s:808    .text.dma_priority_config:0000000000000000 .LBB94
     /tmp/cc18Fw0p.s:4588   .debug_str:000000000000038d .LASF59
     /tmp/cc18Fw0p.s:749    .text.dma_transfer_number_get:0000000000000000 .LFB14
     /tmp/cc18Fw0p.s:795    .text.dma_transfer_number_get:0000000000000022 .LFE14
GAS LISTING /tmp/cc18Fw0p.s 			page 62


     /tmp/cc18Fw0p.s:4090   .debug_loc:0000000000000244 .LLST6
     /tmp/cc18Fw0p.s:754    .text.dma_transfer_number_get:0000000000000000 .LBB90
     /tmp/cc18Fw0p.s:4108   .debug_loc:0000000000000270 .LLST7
     /tmp/cc18Fw0p.s:4610   .debug_str:0000000000000440 .LASF60
     /tmp/cc18Fw0p.s:692    .text.dma_transfer_number_config:0000000000000000 .LFB13
     /tmp/cc18Fw0p.s:742    .text.dma_transfer_number_config:0000000000000026 .LFE13
     /tmp/cc18Fw0p.s:4126   .debug_loc:000000000000029c .LLST5
     /tmp/cc18Fw0p.s:697    .text.dma_transfer_number_config:0000000000000000 .LBB86
     /tmp/cc18Fw0p.s:4618   .debug_str:00000000000004d2 .LASF61
     /tmp/cc18Fw0p.s:642    .text.dma_memory_address_config:0000000000000000 .LFB12
     /tmp/cc18Fw0p.s:685    .text.dma_memory_address_config:0000000000000022 .LFE12
     /tmp/cc18Fw0p.s:4542   .debug_str:00000000000001b6 .LASF62
     /tmp/cc18Fw0p.s:647    .text.dma_memory_address_config:0000000000000000 .LBB82
     /tmp/cc18Fw0p.s:4566   .debug_str:0000000000000257 .LASF63
     /tmp/cc18Fw0p.s:592    .text.dma_periph_address_config:0000000000000000 .LFB11
     /tmp/cc18Fw0p.s:635    .text.dma_periph_address_config:0000000000000022 .LFE11
     /tmp/cc18Fw0p.s:597    .text.dma_periph_address_config:0000000000000000 .LBB78
     /tmp/cc18Fw0p.s:4604   .debug_str:000000000000041a .LASF64
     /tmp/cc18Fw0p.s:540    .text.dma_channel_disable:0000000000000000 .LFB10
     /tmp/cc18Fw0p.s:585    .text.dma_channel_disable:0000000000000026 .LFE10
     /tmp/cc18Fw0p.s:545    .text.dma_channel_disable:0000000000000000 .LBB74
     /tmp/cc18Fw0p.s:4628   .debug_str:0000000000000518 .LASF65
     /tmp/cc18Fw0p.s:488    .text.dma_channel_enable:0000000000000000 .LFB9
     /tmp/cc18Fw0p.s:533    .text.dma_channel_enable:0000000000000028 .LFE9
     /tmp/cc18Fw0p.s:493    .text.dma_channel_enable:0000000000000000 .LBB70
     /tmp/cc18Fw0p.s:4646   .debug_str:0000000000000575 .LASF66
     /tmp/cc18Fw0p.s:434    .text.dma_memory_to_memory_disable:0000000000000000 .LFB8
     /tmp/cc18Fw0p.s:481    .text.dma_memory_to_memory_disable:000000000000002a .LFE8
     /tmp/cc18Fw0p.s:439    .text.dma_memory_to_memory_disable:0000000000000000 .LBB66
     /tmp/cc18Fw0p.s:4580   .debug_str:000000000000033c .LASF67
     /tmp/cc18Fw0p.s:381    .text.dma_memory_to_memory_enable:0000000000000000 .LFB7
     /tmp/cc18Fw0p.s:427    .text.dma_memory_to_memory_enable:0000000000000028 .LFE7
     /tmp/cc18Fw0p.s:386    .text.dma_memory_to_memory_enable:0000000000000000 .LBB62
     /tmp/cc18Fw0p.s:4496   .debug_str:0000000000000030 .LASF68
     /tmp/cc18Fw0p.s:329    .text.dma_circulation_disable:0000000000000000 .LFB6
     /tmp/cc18Fw0p.s:374    .text.dma_circulation_disable:0000000000000028 .LFE6
     /tmp/cc18Fw0p.s:334    .text.dma_circulation_disable:0000000000000000 .LBB58
     /tmp/cc18Fw0p.s:4596   .debug_str:00000000000003e3 .LASF69
     /tmp/cc18Fw0p.s:277    .text.dma_circulation_enable:0000000000000000 .LFB5
     /tmp/cc18Fw0p.s:322    .text.dma_circulation_enable:0000000000000028 .LFE5
     /tmp/cc18Fw0p.s:282    .text.dma_circulation_enable:0000000000000000 .LBB54
     /tmp/cc18Fw0p.s:4602   .debug_str:0000000000000411 .LASF70
     /tmp/cc18Fw0p.s:127    .text.dma_init:0000000000000000 .LFB4
     /tmp/cc18Fw0p.s:270    .text.dma_init:0000000000000098 .LFE4
     /tmp/cc18Fw0p.s:4144   .debug_loc:00000000000002c8 .LLST0
     /tmp/cc18Fw0p.s:4162   .debug_loc:00000000000002f4 .LLST1
     /tmp/cc18Fw0p.s:4606   .debug_str:000000000000042e .LASF71
     /tmp/cc18Fw0p.s:4180   .debug_loc:0000000000000320 .LLST2
     /tmp/cc18Fw0p.s:133    .text.dma_init:0000000000000000 .LBB50
     /tmp/cc18Fw0p.s:4201   .debug_loc:0000000000000356 .LLST3
     /tmp/cc18Fw0p.s:4219   .debug_loc:0000000000000382 .LLST4
     /tmp/cc18Fw0p.s:4612   .debug_str:000000000000045b .LASF72
     /tmp/cc18Fw0p.s:88     .text.dma_struct_para_init:0000000000000000 .LFB3
     /tmp/cc18Fw0p.s:120    .text.dma_struct_para_init:0000000000000022 .LFE3
     /tmp/cc18Fw0p.s:4546   .debug_str:00000000000001cf .LASF79
     /tmp/cc18Fw0p.s:14     .text.dma_deinit:0000000000000000 .LFB2
     /tmp/cc18Fw0p.s:81     .text.dma_deinit:0000000000000044 .LFE2
GAS LISTING /tmp/cc18Fw0p.s 			page 63


     /tmp/cc18Fw0p.s:20     .text.dma_deinit:0000000000000000 .LBB46
     /tmp/cc18Fw0p.s:1328   .text.dma_interrupt_flag_get:0000000000000000 .LVL75
     /tmp/cc18Fw0p.s:1354   .text.dma_interrupt_flag_get:0000000000000024 .LVL76
     /tmp/cc18Fw0p.s:1377   .text.dma_interrupt_flag_get:0000000000000036 .LVL80
     /tmp/cc18Fw0p.s:1389   .text.dma_interrupt_flag_get:0000000000000046 .LVL81
     /tmp/cc18Fw0p.s:1404   .text.dma_interrupt_flag_get:0000000000000052 .LVL85
     /tmp/cc18Fw0p.s:1416   .text.dma_interrupt_flag_get:0000000000000062 .LVL86
     /tmp/cc18Fw0p.s:1365   .text.dma_interrupt_flag_get:000000000000002e .LVL78
     /tmp/cc18Fw0p.s:1394   .text.dma_interrupt_flag_get:000000000000004c .LVL82
     /tmp/cc18Fw0p.s:1401   .text.dma_interrupt_flag_get:0000000000000050 .LVL84
     /tmp/cc18Fw0p.s:1427   .text.dma_interrupt_flag_get:000000000000006c .LVL88
     /tmp/cc18Fw0p.s:1361   .text.dma_interrupt_flag_get:000000000000002c .LVL77
     /tmp/cc18Fw0p.s:1373   .text.dma_interrupt_flag_get:0000000000000034 .LVL79
     /tmp/cc18Fw0p.s:1397   .text.dma_interrupt_flag_get:000000000000004e .LVL83
     /tmp/cc18Fw0p.s:1423   .text.dma_interrupt_flag_get:000000000000006a .LVL87
     /tmp/cc18Fw0p.s:1303   .text.dma_flag_clear:0000000000000000 .LVL72
     /tmp/cc18Fw0p.s:1309   .text.dma_flag_clear:0000000000000004 .LVL73
     /tmp/cc18Fw0p.s:1311   .text.dma_flag_clear:0000000000000008 .LVL74
     /tmp/cc18Fw0p.s:1274   .text.dma_flag_get:0000000000000000 .LVL67
     /tmp/cc18Fw0p.s:1279   .text.dma_flag_get:0000000000000002 .LVL68
     /tmp/cc18Fw0p.s:1283   .text.dma_flag_get:0000000000000004 .LVL69
     /tmp/cc18Fw0p.s:1285   .text.dma_flag_get:0000000000000008 .LVL70
     /tmp/cc18Fw0p.s:1288   .text.dma_flag_get:000000000000000a .LVL71
     /tmp/cc18Fw0p.s:963    .text.dma_periph_width_config:0000000000000018 .LVL53
     /tmp/cc18Fw0p.s:977    .text.dma_periph_width_config:0000000000000022 .LVL56
     /tmp/cc18Fw0p.s:896    .text.dma_memory_width_config:0000000000000018 .LVL47
     /tmp/cc18Fw0p.s:912    .text.dma_memory_width_config:0000000000000026 .LVL50
     /tmp/cc18Fw0p.s:829    .text.dma_priority_config:0000000000000018 .LVL41
     /tmp/cc18Fw0p.s:845    .text.dma_priority_config:0000000000000024 .LVL44
     /tmp/cc18Fw0p.s:752    .text.dma_transfer_number_get:0000000000000000 .LVL35
     /tmp/cc18Fw0p.s:775    .text.dma_transfer_number_get:0000000000000018 .LVL37
     /tmp/cc18Fw0p.s:778    .text.dma_transfer_number_get:000000000000001a .LVL38
     /tmp/cc18Fw0p.s:695    .text.dma_transfer_number_config:0000000000000000 .LVL31
     /tmp/cc18Fw0p.s:716    .text.dma_transfer_number_config:0000000000000016 .LVL33
     /tmp/cc18Fw0p.s:725    .text.dma_transfer_number_config:000000000000001e .LVL34
     /tmp/cc18Fw0p.s:130    .text.dma_init:0000000000000000 .LVL3
     /tmp/cc18Fw0p.s:161    .text.dma_init:000000000000001e .LVL5
     /tmp/cc18Fw0p.s:253    .text.dma_init:0000000000000090 .LVL14
     /tmp/cc18Fw0p.s:172    .text.dma_init:0000000000000028 .LVL6
     /tmp/cc18Fw0p.s:176    .text.dma_init:000000000000002c .LVL7
     /tmp/cc18Fw0p.s:192    .text.dma_init:0000000000000040 .LVL9
     /tmp/cc18Fw0p.s:199    .text.dma_init:0000000000000046 .LVL10
     /tmp/cc18Fw0p.s:206    .text.dma_init:0000000000000052 .LVL11
     /tmp/cc18Fw0p.s:244    .text.dma_init:0000000000000086 .LVL12
     /tmp/cc18Fw0p.s:251    .text.dma_init:000000000000008e .LVL13
     /tmp/cc18Fw0p.s:138    .text.dma_init:0000000000000008 .LVL4
     /tmp/cc18Fw0p.s:1559   .debug_info:0000000000000000 .Ldebug_info0
     /tmp/cc18Fw0p.s:32     .text.dma_deinit:000000000000000c .LBE46
     /tmp/cc18Fw0p.s:66     .text.dma_deinit:000000000000003c .LBB49
     /tmp/cc18Fw0p.s:74     .text.dma_deinit:0000000000000042 .LBE49
     /tmp/cc18Fw0p.s:145    .text.dma_init:000000000000000c .LBE50
     /tmp/cc18Fw0p.s:255    .text.dma_init:0000000000000090 .LBB53
     /tmp/cc18Fw0p.s:263    .text.dma_init:0000000000000096 .LBE53
     /tmp/cc18Fw0p.s:294    .text.dma_circulation_enable:000000000000000c .LBE54
     /tmp/cc18Fw0p.s:307    .text.dma_circulation_enable:0000000000000020 .LBB57
     /tmp/cc18Fw0p.s:315    .text.dma_circulation_enable:0000000000000026 .LBE57
     /tmp/cc18Fw0p.s:346    .text.dma_circulation_disable:000000000000000c .LBE58
GAS LISTING /tmp/cc18Fw0p.s 			page 64


     /tmp/cc18Fw0p.s:359    .text.dma_circulation_disable:0000000000000020 .LBB61
     /tmp/cc18Fw0p.s:367    .text.dma_circulation_disable:0000000000000026 .LBE61
     /tmp/cc18Fw0p.s:398    .text.dma_memory_to_memory_enable:000000000000000c .LBE62
     /tmp/cc18Fw0p.s:412    .text.dma_memory_to_memory_enable:0000000000000020 .LBB65
     /tmp/cc18Fw0p.s:420    .text.dma_memory_to_memory_enable:0000000000000026 .LBE65
     /tmp/cc18Fw0p.s:451    .text.dma_memory_to_memory_disable:000000000000000c .LBE66
     /tmp/cc18Fw0p.s:466    .text.dma_memory_to_memory_disable:0000000000000022 .LBB69
     /tmp/cc18Fw0p.s:474    .text.dma_memory_to_memory_disable:0000000000000028 .LBE69
     /tmp/cc18Fw0p.s:505    .text.dma_channel_enable:000000000000000c .LBE70
     /tmp/cc18Fw0p.s:518    .text.dma_channel_enable:0000000000000020 .LBB73
     /tmp/cc18Fw0p.s:526    .text.dma_channel_enable:0000000000000026 .LBE73
     /tmp/cc18Fw0p.s:557    .text.dma_channel_disable:000000000000000c .LBE74
     /tmp/cc18Fw0p.s:570    .text.dma_channel_disable:000000000000001e .LBB77
     /tmp/cc18Fw0p.s:578    .text.dma_channel_disable:0000000000000024 .LBE77
     /tmp/cc18Fw0p.s:609    .text.dma_periph_address_config:000000000000000c .LBE78
     /tmp/cc18Fw0p.s:620    .text.dma_periph_address_config:000000000000001a .LBB81
     /tmp/cc18Fw0p.s:628    .text.dma_periph_address_config:0000000000000020 .LBE81
     /tmp/cc18Fw0p.s:659    .text.dma_memory_address_config:000000000000000c .LBE82
     /tmp/cc18Fw0p.s:670    .text.dma_memory_address_config:000000000000001a .LBB85
     /tmp/cc18Fw0p.s:678    .text.dma_memory_address_config:0000000000000020 .LBE85
     /tmp/cc18Fw0p.s:709    .text.dma_transfer_number_config:000000000000000c .LBE86
     /tmp/cc18Fw0p.s:727    .text.dma_transfer_number_config:000000000000001e .LBB89
     /tmp/cc18Fw0p.s:735    .text.dma_transfer_number_config:0000000000000024 .LBE89
     /tmp/cc18Fw0p.s:766    .text.dma_transfer_number_get:000000000000000c .LBE90
     /tmp/cc18Fw0p.s:780    .text.dma_transfer_number_get:000000000000001a .LBB93
     /tmp/cc18Fw0p.s:788    .text.dma_transfer_number_get:0000000000000020 .LBE93
     /tmp/cc18Fw0p.s:820    .text.dma_priority_config:000000000000000c .LBE94
     /tmp/cc18Fw0p.s:847    .text.dma_priority_config:0000000000000024 .LBB97
     /tmp/cc18Fw0p.s:855    .text.dma_priority_config:000000000000002a .LBE97
     /tmp/cc18Fw0p.s:887    .text.dma_memory_width_config:000000000000000c .LBE98
     /tmp/cc18Fw0p.s:914    .text.dma_memory_width_config:0000000000000026 .LBB101
     /tmp/cc18Fw0p.s:922    .text.dma_memory_width_config:000000000000002c .LBE101
     /tmp/cc18Fw0p.s:954    .text.dma_periph_width_config:000000000000000c .LBE102
     /tmp/cc18Fw0p.s:979    .text.dma_periph_width_config:0000000000000022 .LBB105
     /tmp/cc18Fw0p.s:987    .text.dma_periph_width_config:0000000000000028 .LBE105
     /tmp/cc18Fw0p.s:1018   .text.dma_memory_increase_enable:000000000000000c .LBE106
     /tmp/cc18Fw0p.s:1031   .text.dma_memory_increase_enable:0000000000000020 .LBB109
     /tmp/cc18Fw0p.s:1039   .text.dma_memory_increase_enable:0000000000000026 .LBE109
     /tmp/cc18Fw0p.s:1070   .text.dma_memory_increase_disable:000000000000000c .LBE110
     /tmp/cc18Fw0p.s:1083   .text.dma_memory_increase_disable:0000000000000020 .LBB113
     /tmp/cc18Fw0p.s:1091   .text.dma_memory_increase_disable:0000000000000026 .LBE113
     /tmp/cc18Fw0p.s:1122   .text.dma_periph_increase_enable:000000000000000c .LBE114
     /tmp/cc18Fw0p.s:1135   .text.dma_periph_increase_enable:0000000000000020 .LBB117
     /tmp/cc18Fw0p.s:1143   .text.dma_periph_increase_enable:0000000000000026 .LBE117
     /tmp/cc18Fw0p.s:1174   .text.dma_periph_increase_disable:000000000000000c .LBE118
     /tmp/cc18Fw0p.s:1187   .text.dma_periph_increase_disable:0000000000000020 .LBB121
     /tmp/cc18Fw0p.s:1195   .text.dma_periph_increase_disable:0000000000000026 .LBE121
     /tmp/cc18Fw0p.s:1226   .text.dma_transfer_direction_config:000000000000000c .LBE122
     /tmp/cc18Fw0p.s:1249   .text.dma_transfer_direction_config:0000000000000028 .LBB125
     /tmp/cc18Fw0p.s:1257   .text.dma_transfer_direction_config:000000000000002e .LBE125
     /tmp/cc18Fw0p.s:1466   .text.dma_interrupt_enable:000000000000000c .LBE126
     /tmp/cc18Fw0p.s:1479   .text.dma_interrupt_enable:000000000000001e .LBB129
     /tmp/cc18Fw0p.s:1487   .text.dma_interrupt_enable:0000000000000024 .LBE129
     /tmp/cc18Fw0p.s:1518   .text.dma_interrupt_disable:000000000000000c .LBE130
     /tmp/cc18Fw0p.s:1534   .text.dma_interrupt_disable:0000000000000022 .LBB133
     /tmp/cc18Fw0p.s:1542   .text.dma_interrupt_disable:0000000000000028 .LBE133

GAS LISTING /tmp/cc18Fw0p.s 			page 65


NO UNDEFINED SYMBOLS
