# 2:1 Multiplexer (Verilog)

**Objective**
Design and simulate a 2:1 multiplexer using behavioral Verilog.

**Files Included**
- mux2_1.v – Verilog module for 2:1 MUX
- tb_mux2_1.v – Testbench to verify functionality
- run_output.png – Screenshot of successful simulation run
- waveform.png – GTKWave output showing correct behavior

# 2:1 Multiplexer (Verilog)

 **Objective**
Design and simulate a 2:1 multiplexer using behavioral Verilog.

**Files Included**
- mux2_1.v – Verilog module for 2:1 MUX
- tb_mux2_1.v – Testbench to verify functionality
- run_output.png – Screenshot of successful simulation run
- waveform.png – GTKWave output showing correct behavior

**Tools Used**
- Icarus Verilog (Compiler)
- GTKWave (Waveform viewer)

**How to Run the Simulation**
Open a terminal and use the following commands:

**bash**
iverilog tb_mux2_1.v mux2_1.v -o mux
./mux
gtkwave dump.vcd

- Icarus Verilog (Compiler)
- GTKWave (Waveform viewer)

**How to Run the Simulation**
Open a terminal and use the following commands:

**bash**
iverilog tb_mux2_1.v mux2_1.v -o mux
./mux
gtkwave dump.vcd
