network chip load balanc base interleav flit techniqu marcelo daniel berejuck electr engin depart univers southern santa catarina unisul florian√≥poli brazil abstract paper present evalu network chip noc offer load balanc system chip soc dedic multimedia applic requir high traffic variabl bitrat communic noc base techniqu allow interleav flit flow communic channel load balanc central control network purpos flit network receiv extra bit flit carri rout router extra perform arbitr schedul flit correspond output port analyt comparison experiment data approach adopt network averag latenc lower variabl bitrat flow network base resourc reserv network work offer load network chip system chip load balanc multimedia introduct deploy real time applic modern system chip soc mandat design ensur perform tempor guarante note modern soc platform typic consist multipl processor communic interconnect integr increas varieti process unit communic manag critic interconnect fabric support high diversifi function vari latenc bandwidth requir network chip noc solut interconnect fabric adopt silicon industri connect dozen process unit heterogen resourc noc design provid communic servic guarante throughput latenc flow network offer best effort communic servic guarante latenc bandwidth flow real time task receiv servic guarante throughput latenc prevail design strategi produc interconnect guarante soc reli map requir communic flow real time task network resourc earli design stage hand multimedia flow treat best effort flow best effort servic design focus improv averag latenc flow prone network congest negat network load balanc perform well flow experi perform degrad increas latenc loss bandwidth network servic load balanc strategi avoid congest techniqu adopt best effort flow consequ multimedia flow reli global knowledg network state author state global knowledg network state strategi assert network reach congest state imposs ensur load balanc network knowledg network state soc base noc work variabl bitrat communic channel decad develop industri telecom multimedia project realiz applic domain work variabl bitrat communic channel profit better noc optim load balanc decad work address load balanc network chip strategi adopt base network state time deal load balanc paper introduc strategi deal load balanc soc base network chip high traffic variabl bitrat communic channel base hypothesi load balanc improv design time soc check network state focus mesh network evalu noc architectur call rtsnoc base interleav flit flow communic channel router identifi flit extra bit flit carri rout evalu rtsnoc demonstr averag latenc best effort flow variabl bitrat communic channel network improv network high traffic demonstr rtsnoc latenc consist predict flow network requir resourc reserv remaind paper organ outlin strategi mesh network base network state time adopt author introduc iii present rtsnoc architectur introduc compon iii introduc concept interleav flit definit latenc noc introduc analyt express worst case latenc wcl rtsnoc introduc experiment close paper conclus work introduc strategi base measur network state time propos author understand overview will help differenti strategi design time strategi adopt will introduc iii work introduc belong author propos strategi load balanc noc base link util strategi base communic servic level call congest control best effort ccbe allow control offer load base critic share resourc util measur link util congest measur measur perform hardwar probe carryout control guarante servic connect noc assur communic subject congest path control process unit communic comput load implement control model predict control mpc determin appropri load ccbe connect method introduc author requir rout noc dynam author introduc flow control scheme best effort traffic noc base sourc rate util maxim model flow control util base maxim problem constrain link capac author assum guarante servic noc preserv desir level rate alloc best effort sourc main role optim problem strategi adopt regul best effort sourc rate solut optim problem led iter algorithm determin optim sourc rate control congest noc central control implement propos algorithm techniqu base distribut hardwar softwar congest control propos propos system compos noc data network control network network virtual cut switch applic data traffic second special network control distribut oper system servic control traffic shape paramet servic implement small microcontrol includ network interfac control network author introduc region congest awar rca exploit local local congest techniqu adopt lightweight monitor network aggreg transmit metric congest network router better pictur network hotspot author propos techniqu base ant coloni optim aco inspir behavior real ant coloni aco base adapt rout appli achiev load balanc histor cost aco network pheromon tabl high overhead grow fast scale noc problem author propos region aco base rout raco static dynam region tabl form techniqu reduc cost tabl share pheromon adopt lookahead model load balanc note strategi describ base measur network state author propos distribut hardwar softwar congest control author propos load balanc base link util suggest flow control scheme base sourc util maxim final region aco base rout static dynam region tabl form techniqu solut suggest author summar work tabl highlight main featur tabl summari techniqu load balanc network chip year techniqu strategi distribut hardwar softwar congest control compos noc data control load balanc base link util control offer load base critic share resourc util measur flow control scheme base sourc rate maxim regul best effort sourc rate solut optim problem techniqu base ant coloni optim aco network pheromon tabl iii rtsnoc architectur network present previous major guidelin design rtsnoc prevent traffic congest flow network fair access flow communic channel differ rtsnoc conceiv high dynam scenario strategi base resourc reserv rule favor determinist schedul basic idea embodi flit rout schedul rout perform flit flit base sole local router preserv determin worst case latenc path addit overhead carri rout flit exceed amount resourc wast reserv base network exampl increas silicon consumpt grow number bit address router network averag consumpt grow averag data field size flit chang bit bit network concept adopt rout algorithm arbit allow altern access router output port ensur predict flow network reserv network resourc focus find techniqu turn feasibl achiev goal assumpt account rout flit flit fair flow compet communic channel arbit grant prioriti flit come distant router minim competit communic channel router communic channel router explor sens local rout flit flit buffer point minim side grow silicon area key element rtsnoc design flit flit rout flit carri destin address arbitr implement local router output port packet rout link arbit will altern access correspond output port flow forward flit time flit packet interleav network convers circuit base wormhol rout network block output port packet addit flit level interleav flit rout strategi rtsnoc simplifi buffer router implement singl flit buffer output port rout arbit algorithm rout flit perform rout algorithm ensur order deadlock free deliveri orthogon network rout communic core network flit packet deliv destin order inject origin output channel rtsnoc router arbit receiv manag request generat rout control input channel figur arbit weight round robin schedul algorithm system start channel receiv prioriti level highest prioriti channel interconnect router regular mesh network depict figur flit rout request attend highest prioriti request arbit prioriti channel send flit sequenti amount flit prioriti channel send sequenti amount request happen time prioriti channel flit rout axi subsequ axi figur block diagram show intern structur router figur exampl core gray circl number send packet arrow destin node black circl number channel router prioriti send flit sequenti channel router prioriti send three flit figur exampl prioriti channel request attend channel request send flit receiv lowest rout prioriti level send flit flit wait rout except prioriti channel interconnect router case counter prioriti decrement lower prioriti will grant reach rtsnoc adopt orthogon topolog compat rout algorithm router configur synthesi time featur interconnect port convent port name cardin point connect core router order build larger network understand complex element router grow exponenti number port empir evid placement core input interfac output interfac flow control arbit rout control crossbar crossbar alloc crossbar network play major role real applic decid support port router enabl design connect core will communic intens router form cluster figur design reduc averag number hop network turn reduc averag communic latenc figur regular mesh noc router core latenc analysi introduc latenc basic concept view make clear interleav flit method suitabl improv averag latenc variabl bitrat flow compet communic channel mention earlier noc adopt real time platform ensur guarante latenc individu core core communic network latenc network time requir packet travers network time header packet arriv input channel time tail packet depart output channel latenc separ compon packet latenc time requir header packet travers network time packet length cross channel bandwidth absenc content header latenc sum factor determin topolog router delay number router path origin destin base factor written number hop path router delay simplic includ wire delay physic channel distanc sourc destin packet suppos three request send packet communic channel instant figur sequenc schedul request instant packet packet packet defin interleav flit method packet request broken flit flit send channel flit packet time interleav flit exampl figur wormhol switch packet figur figur exampl interleav flit channel note time travers channel packet interleav flit lower time spent wormhol switch smaller size packet better averag latenc method interleav flit bigger size packet averag latenc increas trade interleav flit adopt method suitabl system short packet averag latenc improv despit grow number bigger packet happen network recal system address paper flow variabl bitrat packet depict exampl eventu size time characterist notic industri project carri decad exampl project present real time flow variabl bitrat compet network resourc mention multimedia applic treat best effort flow noc silicon consumpt issu best effort network communic channel share flow simul equat hypothet network network best effort support base interleav flit adopt assumpt best effort noc implement round robin arbit wormhol switch latenc flow calcul equat packet packet packet boccupi bandwidth flow analysi account boccupi bandwidth flow offer traffic rememb wormhol switch packet request communic channel packet wait packet finish transmiss releas resourc communic channel start transmiss express latenc hypothet network base interleav flit account resourc reserv network happen wormhol switch flit packet interleav flit packet header latenc consid packet compet router path origin destin latenc point view packet size grow time express latenc simul soc hypothet network base equat consid condit number router path analysi network router delay network three packet request resourc network call packet analysi fix size flit packet variabl size flit figur depict generat simul equat gray color equat black color expect latenc flow request resourc offer traffic flow compet resourc latenc noc base interleav flit grow three time constant maximum bandwidth usag hand latenc best effort network grown offer load network result network congest flow analysi result interleav network expect latenc depend number flit flow analysi number flow request resourc equat figur simul interleav hypothet network network base interleav flit result introduc figur figur network latenc best effort connect function offer traffic measur singl connect noc graph latenc small constant turn point latenc grow steepli point offer load satur exampl latenc satur queu process unit network interfac account author figur network latenc connect function offer load refer base expos understand method interleav flit reduc averag latenc variabl bitrat platform mention subsect introduc wcl analyt model noc propos paper wcl analysi subsect introduc addit latenc noc contribut execut time program instruct impact noc communic latenc core depict network introduc base survey publish paper refer analysi rtsnoc introduc analysi noc benchmark relat network essenti distinguish type network access term amount data transfer read write singl word transact read write block transact execut time transact involv network access includ time spent travers network tnoc time spent access remot core tcore tcore depend characterist core connect network transact network includ three delay delay time wait access network twait req delay transact request network treq final repli send depend case requir wait time gain access network twait repli time transfer repli network trepli request node general contribut network latenc transact equat general express adapt type transact network wcl analysi rtsnoc worst case latenc packet belong flow rtsnoc network defin sum latenc experienc flit belong packet path origin node destin node router analysi wcl packet rtsnoc base equat introduc packet latenc separ compon time requir header packet travers network time packet length cross channel bandwidth flit packet rtsnoc header flit latenc flit packet flit reach destin node flit subsequ will rout prioriti establish flit path chang flow payload tail flit will latenc header flit latenc analyz header flit refer bandwidth flit clock cycl second latenc forward flit input channel output channel clock cycl rtsnoc router flow compet output channel router flit grant arbitr cycl maximum latenc expect header flit lheader belong packet flow express let account assumpt payload flit will rout prioriti establish header flit router path origin node destin node flow compet resourc send packet destin latenc payload tail flit number packet node network compet destin node network amount flit analyz packet express find worst case latenc packet rtsnoc network buffer size network interfac fifo memori buffer size multipli consid memori empti flit origin node interfac destin node interfac note paramet well recal algorithm implement router static algorithm impos flit belong packet rout uniqu path algorithm pattern maximum will number core router path fix paramet well size network presum maximum number flow node network compet destin node paramet defin compil time paramet origin node hard real time flow design consid absolut wcl rtsnoc will meet requir associ hard real time task deadlin lost network content experiment evalu wcl throughput introduc experi rtsnoc network compos router synthes fpga devic xilinx manufactur object perform measur latenc throughput order evalu expect theoret valu network latenc measur packet consid number clock cycl header flit inject input channel origin node arriv tail flit output channel destin node network router call depict white squar figur twenti core connect network depict circl generat packet destin node core call gray circl figur destin node black circl call figur experiment network router core packet generat core flit tabl flit generat core header tail flit byte payload flit byte flit belong packet valu distinguish flit exampl flit belong packet flow byte number flit tabl packet adopt evalu wcl throughput flit type packet flow header payload tail latenc throughput measur flit generat core assumpt core generat packet time core generat packet latenc throughput measur figur depict simul tool isim xilinx manufactur experi clock frequenc clock cycl header inject input channel router fall edg clock i_clk figur letter dash squar header flit deliv twelv fall edg clock output channel router core connect letter dash squar figur experiment network router core rtsnoc adopt rout flit generat core follow path router header flit clock cycl rout router competit output channel router flit clock cycl rout router competit flit core final header flit clock cycl deliv output channel core connect competit flit core receiv channel router rememb theoret worst case latenc simul measur latenc valu latenc measur header flit depict figur worst case equat allow find theoret latenc packet figur consid read process flit flit deliv destin node buffer overflow network interfac latenc contribut equat theoret wcl note latenc deliv packet sixti clock cycl twelv header flit fifti flit experi time reach theoret worst case latenc experi expect lower valu bigger wcl flit deliv sequenc inject origin node expect algorithm implement router header tail static algorithm impos flit belong packet rout uniqu path figur interv flit deliv clock cycl throughput mention earlier latenc evalu subsect introduc simul express latenc rtsnoc equat expect latenc flow √¶thereal network factor guid choos √¶thereal network refer evalu cite network scientif paper second offer best effort servic allow flow treat reserv unus time slot time slot improv throughput flow latenc √¶thereal network calcul equat bandwidth base throughput express publish survey written hijklhmk equat number time slot assign virtual circuit number packet transact period time slot time schedul time slot durat clock cycl simul adopt paramet valu tabl iii network twenti three core consid √¶thereal network support process unit router maximum path hop mesh network rtsnoc twenti three process unit router hop maximum path mesh network simul consid assumpt three critic flow √¶thereal network time slot network three alloc critic flow simul √¶thereal network simul consid critic flow time slot flow remain second consid flow time slot reserv three packet request resourc network call packet analysi fix size flit packet variabl size flit singl time slot √¶thereal bandwidth rtsnoc channel assumpt chosen close real case investig case studi will introduc subsect tabl iii paramet list adopt latenc simul consid hop network paramet figur depict simul black curv √¶thereal simul gray minimum maximum latenc expect flow rtsnoc network note √¶thereal network alloc unus time slot best perform term latenc congest limit time slot rtsnoc better load balanc offer traffic compar √¶thereal network exclus best effort time slot load balanc rtsnoc better offer traffic compar √¶thereal support flow unus time slot figur expect latenc offer traffic √¶thereal rtsnoc network depict figur allow argu rtsnoc achiev goal offer better load balanc high traffic network rtsnoc suitabl full bandwidth usag solut lower latenc case studi pabx experiment evalu rtsnoc deploy industri applic privat automat branch exchang pabx call pabx soc equip exampl system variabl bitrat work maximum load communic channel core compos manufactur pabx equip high traffic phone call procedur deadlin loss flow affect qualiti pabx system qualiti percept issu user pabx soc structur pabx soc target fpga base telecommun system featur implement digit pabx singl tone generat dual tone multi frequenc dtmf generat confer switch dtmf detector interfac link subscrib interfac support thirti three subscrib voip acronym voic internet protocol interfac singl tone detector time divis multiplex tdm bus synchron core origin implement soc figur tradit tdm communic replac rtsnoc soc figur equip call generat telephon equip extern hardwar subscrib experi will detail document figur pabx structur block diagram show origin structur pabx soc base tdm block diagram show pabx soc rtsnoc interconnect core pabx implement synthes pabx soc ise version target virtex fpga analyz maximum oper load generat thirti telephon call link transmit subscrib interfac incom call random generat short durat incom call pabx core exchang messag call identif dtmf signal generat detect call forward voic base characterist pabx soc comput wcl packet worst case latenc measur latenc network pabx soc receiv latenc variat synchron packet receiv singl tone detector placement port rtsnoc router figur chosen simplic check distort synchron issu measur latenc variat packet transmiss wcl averag latenc lower wcl wcl rare achiev bigger figur latenc synchron packet port conclus paper present design evalu network chip offer load balanc soc dedic applic requir variabl bitrat communic design base connectionless strategi flit communic flow interleav communic channel flit carri rout router perform arbitr schedul correspond output port balanc channel util despit grow silicon consumpt caus adopt strategi result demonstr subsect averag latenc lower wcl boundari offer traffic higher happen regular scheme analyt demonstr subsect real time flow design consid absolut wcl rtsnoc will meet requir flow associ real time task deadlin lost network content base introduc paper understand rtsnoc suitabl solut soc base network chip demand load balanc network high traffic variabl bitrat voip interfac singl tone detector subscrib interfac dtmf detector tdm pll synchron singl tone generat interfac dtmf generat confer switch tdm bus voip interfac singl tone detector subscrib interfac dtmf detector singl tone generat interfac dtmf generat confer switch rtsnoc network flow low traffic variabl bitrat regular scheme better term averag latenc experi valid hypothesi mention load balanc improv design time soc high traffic variabl bitrat flow check network state run time refer vandenbrand cong estion controlledbest effortcommun network chip design autom test europ confer exhibit talebi jafari khonsari novel flow control scheme best effort traffic noc base sourc rate util maxim intern symposium model analysi simul comput telecommun system mascot oct atienza angiolini murali pullini benini mich network chip design synthesi outlook vlsi journal elsevi marescaux rngeval nollet bartic corporaa distribut congest control packet switch network chip proceed intern confer parco yang taxonomi congest control algorithm packet switch network ieee network gratz grot keckler region congest awar load balanc network chip high perform comput architectur hpca ieee intern symposium feb hsien kai jui chih hao yeu region aco base rout load balancingin noc system natur biolog inspir comput nabic second congress dec crest project seventh framework program technolog develop survey time predict noc wcet analysi http access dec dalli aoki aoki deadlock free adapt rout multicomput network virtual channel ieee transact parallel distribut system kim park theocharid vijaykrishnan das low latenc router support adapt chip interconnect intern confer design autom singh dalli gupta towl goal load balanc adapt rout algorithm torus network intern symposium comput architectur singh dalli towl gupta global adapt load balanc routingon tori ieee comput architectur letter goossen dielissen radulescu √¶thereal network chip concept architectur implement ieee des test goossen hansson aether network chip ten year goal evolut lesson futur design autom confer dac low lapsley optim flow control basic algorithm converg network ieee acm transact dec dalli towl principl practic interconnect network morgan kayfmann dehyadgari nickray afzali kusha navabi evalu pseudo adapt rout object orient model noc microelectron icm berejuck frohlich evalu silicon consumpt connectionless network chip intern journal advanc studi comput scienc engin ijascs novemb duato yalamanchili interconnect network morgan kayfmann dehyadgari nickray afzali kusha navabi evalu pseudo adapt rout object orient model noc microelectron icm 