;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; CE
CE__0__DM__MASK EQU 0xE00000
CE__0__DM__SHIFT EQU 21
CE__0__DR EQU CYREG_PRT0_DR
CE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CE__0__HSIOM_MASK EQU 0xF0000000
CE__0__HSIOM_SHIFT EQU 28
CE__0__INTCFG EQU CYREG_PRT0_INTCFG
CE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CE__0__MASK EQU 0x80
CE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CE__0__PC EQU CYREG_PRT0_PC
CE__0__PC2 EQU CYREG_PRT0_PC2
CE__0__PORT EQU 0
CE__0__PS EQU CYREG_PRT0_PS
CE__0__SHIFT EQU 7
CE__DR EQU CYREG_PRT0_DR
CE__INTCFG EQU CYREG_PRT0_INTCFG
CE__INTSTAT EQU CYREG_PRT0_INTSTAT
CE__MASK EQU 0x80
CE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CE__PC EQU CYREG_PRT0_PC
CE__PC2 EQU CYREG_PRT0_PC2
CE__PORT EQU 0
CE__PS EQU CYREG_PRT0_PS
CE__SHIFT EQU 7

; Rx
Rx__0__DM__MASK EQU 0x07
Rx__0__DM__SHIFT EQU 0
Rx__0__DR EQU CYREG_PRT3_DR
Rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rx__0__HSIOM_MASK EQU 0x0000000F
Rx__0__HSIOM_SHIFT EQU 0
Rx__0__INTCFG EQU CYREG_PRT3_INTCFG
Rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Rx__0__MASK EQU 0x01
Rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rx__0__PC EQU CYREG_PRT3_PC
Rx__0__PC2 EQU CYREG_PRT3_PC2
Rx__0__PORT EQU 3
Rx__0__PS EQU CYREG_PRT3_PS
Rx__0__SHIFT EQU 0
Rx__DR EQU CYREG_PRT3_DR
Rx__INTCFG EQU CYREG_PRT3_INTCFG
Rx__INTSTAT EQU CYREG_PRT3_INTSTAT
Rx__MASK EQU 0x01
Rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rx__PC EQU CYREG_PRT3_PC
Rx__PC2 EQU CYREG_PRT3_PC2
Rx__PORT EQU 3
Rx__PS EQU CYREG_PRT3_PS
Rx__SHIFT EQU 0

; SS
SS__0__DM__MASK EQU 0x38
SS__0__DM__SHIFT EQU 3
SS__0__DR EQU CYREG_PRT1_DR
SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SS__0__HSIOM_MASK EQU 0x000000F0
SS__0__HSIOM_SHIFT EQU 4
SS__0__INTCFG EQU CYREG_PRT1_INTCFG
SS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SS__0__MASK EQU 0x02
SS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SS__0__PC EQU CYREG_PRT1_PC
SS__0__PC2 EQU CYREG_PRT1_PC2
SS__0__PORT EQU 1
SS__0__PS EQU CYREG_PRT1_PS
SS__0__SHIFT EQU 1
SS__DR EQU CYREG_PRT1_DR
SS__INTCFG EQU CYREG_PRT1_INTCFG
SS__INTSTAT EQU CYREG_PRT1_INTSTAT
SS__MASK EQU 0x02
SS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SS__PC EQU CYREG_PRT1_PC
SS__PC2 EQU CYREG_PRT1_PC2
SS__PORT EQU 1
SS__PS EQU CYREG_PRT1_PS
SS__SHIFT EQU 1

; Tx
Tx__0__DM__MASK EQU 0x38
Tx__0__DM__SHIFT EQU 3
Tx__0__DR EQU CYREG_PRT3_DR
Tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Tx__0__HSIOM_MASK EQU 0x000000F0
Tx__0__HSIOM_SHIFT EQU 4
Tx__0__INTCFG EQU CYREG_PRT3_INTCFG
Tx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Tx__0__MASK EQU 0x02
Tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Tx__0__OUT_SEL_SHIFT EQU 2
Tx__0__OUT_SEL_VAL EQU 1
Tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Tx__0__PC EQU CYREG_PRT3_PC
Tx__0__PC2 EQU CYREG_PRT3_PC2
Tx__0__PORT EQU 3
Tx__0__PS EQU CYREG_PRT3_PS
Tx__0__SHIFT EQU 1
Tx__DR EQU CYREG_PRT3_DR
Tx__INTCFG EQU CYREG_PRT3_INTCFG
Tx__INTSTAT EQU CYREG_PRT3_INTSTAT
Tx__MASK EQU 0x02
Tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Tx__PC EQU CYREG_PRT3_PC
Tx__PC2 EQU CYREG_PRT3_PC2
Tx__PORT EQU 3
Tx__PS EQU CYREG_PRT3_PS
Tx__SHIFT EQU 1

; IRQ
IRQ__0__DM__MASK EQU 0x07
IRQ__0__DM__SHIFT EQU 0
IRQ__0__DR EQU CYREG_PRT1_DR
IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
IRQ__0__HSIOM_MASK EQU 0x0000000F
IRQ__0__HSIOM_SHIFT EQU 0
IRQ__0__INTCFG EQU CYREG_PRT1_INTCFG
IRQ__0__INTSTAT EQU CYREG_PRT1_INTSTAT
IRQ__0__MASK EQU 0x01
IRQ__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
IRQ__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
IRQ__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
IRQ__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
IRQ__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
IRQ__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
IRQ__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
IRQ__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
IRQ__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
IRQ__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
IRQ__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
IRQ__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
IRQ__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
IRQ__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
IRQ__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
IRQ__0__PC EQU CYREG_PRT1_PC
IRQ__0__PC2 EQU CYREG_PRT1_PC2
IRQ__0__PORT EQU 1
IRQ__0__PS EQU CYREG_PRT1_PS
IRQ__0__SHIFT EQU 0
IRQ__DR EQU CYREG_PRT1_DR
IRQ__INTCFG EQU CYREG_PRT1_INTCFG
IRQ__INTSTAT EQU CYREG_PRT1_INTSTAT
IRQ__MASK EQU 0x01
IRQ__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
IRQ__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
IRQ__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
IRQ__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
IRQ__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
IRQ__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
IRQ__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
IRQ__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
IRQ__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
IRQ__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
IRQ__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
IRQ__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
IRQ__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
IRQ__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
IRQ__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
IRQ__PC EQU CYREG_PRT1_PC
IRQ__PC2 EQU CYREG_PRT1_PC2
IRQ__PORT EQU 1
IRQ__PS EQU CYREG_PRT1_PS
IRQ__SHIFT EQU 0
IRQ__SNAP EQU CYREG_PRT1_INTSTAT

; LED
LED__0__DM__MASK EQU 0x1C0
LED__0__DM__SHIFT EQU 6
LED__0__DR EQU CYREG_PRT0_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__0__HSIOM_MASK EQU 0x00000F00
LED__0__HSIOM_SHIFT EQU 8
LED__0__INTCFG EQU CYREG_PRT0_INTCFG
LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED__0__MASK EQU 0x04
LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__0__PC EQU CYREG_PRT0_PC
LED__0__PC2 EQU CYREG_PRT0_PC2
LED__0__PORT EQU 0
LED__0__PS EQU CYREG_PRT0_PS
LED__0__SHIFT EQU 2
LED__DR EQU CYREG_PRT0_DR
LED__INTCFG EQU CYREG_PRT0_INTCFG
LED__INTSTAT EQU CYREG_PRT0_INTSTAT
LED__MASK EQU 0x04
LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__PC EQU CYREG_PRT0_PC
LED__PC2 EQU CYREG_PRT0_PC2
LED__PORT EQU 0
LED__PS EQU CYREG_PRT0_PS
LED__SHIFT EQU 2

; SPI
SPI_miso_m__0__DM__MASK EQU 0x38000
SPI_miso_m__0__DM__SHIFT EQU 15
SPI_miso_m__0__DR EQU CYREG_PRT0_DR
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_miso_m__0__HSIOM_GPIO EQU 0
SPI_miso_m__0__HSIOM_I2C EQU 14
SPI_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_miso_m__0__HSIOM_MASK EQU 0x00F00000
SPI_miso_m__0__HSIOM_SHIFT EQU 20
SPI_miso_m__0__HSIOM_SPI EQU 15
SPI_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_miso_m__0__HSIOM_UART EQU 9
SPI_miso_m__0__HSIOM_UART_TX EQU 9
SPI_miso_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_miso_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_miso_m__0__MASK EQU 0x20
SPI_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_miso_m__0__PC EQU CYREG_PRT0_PC
SPI_miso_m__0__PC2 EQU CYREG_PRT0_PC2
SPI_miso_m__0__PORT EQU 0
SPI_miso_m__0__PS EQU CYREG_PRT0_PS
SPI_miso_m__0__SHIFT EQU 5
SPI_miso_m__DR EQU CYREG_PRT0_DR
SPI_miso_m__INTCFG EQU CYREG_PRT0_INTCFG
SPI_miso_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_miso_m__MASK EQU 0x20
SPI_miso_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_miso_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_miso_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_miso_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_miso_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_miso_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_miso_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_miso_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_miso_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_miso_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_miso_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_miso_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_miso_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_miso_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_miso_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_miso_m__PC EQU CYREG_PRT0_PC
SPI_miso_m__PC2 EQU CYREG_PRT0_PC2
SPI_miso_m__PORT EQU 0
SPI_miso_m__PS EQU CYREG_PRT0_PS
SPI_miso_m__SHIFT EQU 5
SPI_mosi_m__0__DM__MASK EQU 0x7000
SPI_mosi_m__0__DM__SHIFT EQU 12
SPI_mosi_m__0__DR EQU CYREG_PRT0_DR
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_mosi_m__0__HSIOM_GPIO EQU 0
SPI_mosi_m__0__HSIOM_I2C EQU 14
SPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_m__0__HSIOM_MASK EQU 0x000F0000
SPI_mosi_m__0__HSIOM_SHIFT EQU 16
SPI_mosi_m__0__HSIOM_SPI EQU 15
SPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_m__0__HSIOM_UART EQU 9
SPI_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_mosi_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_mosi_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_mosi_m__0__MASK EQU 0x10
SPI_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_mosi_m__0__OUT_SEL_SHIFT EQU 8
SPI_mosi_m__0__OUT_SEL_VAL EQU -1
SPI_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_mosi_m__0__PC EQU CYREG_PRT0_PC
SPI_mosi_m__0__PC2 EQU CYREG_PRT0_PC2
SPI_mosi_m__0__PORT EQU 0
SPI_mosi_m__0__PS EQU CYREG_PRT0_PS
SPI_mosi_m__0__SHIFT EQU 4
SPI_mosi_m__DR EQU CYREG_PRT0_DR
SPI_mosi_m__INTCFG EQU CYREG_PRT0_INTCFG
SPI_mosi_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_mosi_m__MASK EQU 0x10
SPI_mosi_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_mosi_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_mosi_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_mosi_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_mosi_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_mosi_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_mosi_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_mosi_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_mosi_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_mosi_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_mosi_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_mosi_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_mosi_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_mosi_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_mosi_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_mosi_m__PC EQU CYREG_PRT0_PC
SPI_mosi_m__PC2 EQU CYREG_PRT0_PC2
SPI_mosi_m__PORT EQU 0
SPI_mosi_m__PS EQU CYREG_PRT0_PS
SPI_mosi_m__SHIFT EQU 4
SPI_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPI_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPI_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPI_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPI_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPI_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPI_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPI_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPI_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPI_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPI_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPI_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPI_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPI_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPI_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPI_SCBCLK__ENABLE_MASK EQU 0x80000000
SPI_SCBCLK__MASK EQU 0x80000000
SPI_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00
SPI_sclk_m__0__DM__MASK EQU 0x1C0000
SPI_sclk_m__0__DM__SHIFT EQU 18
SPI_sclk_m__0__DR EQU CYREG_PRT0_DR
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_sclk_m__0__HSIOM_GPIO EQU 0
SPI_sclk_m__0__HSIOM_MASK EQU 0x0F000000
SPI_sclk_m__0__HSIOM_SHIFT EQU 24
SPI_sclk_m__0__HSIOM_SPI EQU 15
SPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_sclk_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_sclk_m__0__MASK EQU 0x40
SPI_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_sclk_m__0__OUT_SEL_SHIFT EQU 12
SPI_sclk_m__0__OUT_SEL_VAL EQU -1
SPI_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_sclk_m__0__PC EQU CYREG_PRT0_PC
SPI_sclk_m__0__PC2 EQU CYREG_PRT0_PC2
SPI_sclk_m__0__PORT EQU 0
SPI_sclk_m__0__PS EQU CYREG_PRT0_PS
SPI_sclk_m__0__SHIFT EQU 6
SPI_sclk_m__DR EQU CYREG_PRT0_DR
SPI_sclk_m__INTCFG EQU CYREG_PRT0_INTCFG
SPI_sclk_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_sclk_m__MASK EQU 0x40
SPI_sclk_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_sclk_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_sclk_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_sclk_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_sclk_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_sclk_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_sclk_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_sclk_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_sclk_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_sclk_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_sclk_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_sclk_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_sclk_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_sclk_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_sclk_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_sclk_m__PC EQU CYREG_PRT0_PC
SPI_sclk_m__PC2 EQU CYREG_PRT0_PC2
SPI_sclk_m__PORT EQU 0
SPI_sclk_m__PS EQU CYREG_PRT0_PS
SPI_sclk_m__SHIFT EQU 6

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_02
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_02
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_02
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK_01
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST_01
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_03
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
UART_BUART_sTX_TxShifter_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
UART_BUART_sTX_TxShifter_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
UART_BUART_sTX_TxShifter_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
UART_BUART_sTX_TxShifter_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
UART_BUART_sTX_TxShifter_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UART_BUART_sTX_TxShifter_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
UART_BUART_sTX_TxShifter_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_00
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_00
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_00
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_00
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_00
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_00
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
UART_BUART_sTX_TxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UART_BUART_sTX_TxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_00
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_00
UART_IntClock__DIVIDER_MASK EQU 0x0000FFFF
UART_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_IntClock__ENABLE_MASK EQU 0x80000000
UART_IntClock__MASK EQU 0x80000000
UART_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

; isr_IRQ
isr_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_IRQ__INTC_MASK EQU 0x02
isr_IRQ__INTC_NUMBER EQU 1
isr_IRQ__INTC_PRIOR_MASK EQU 0xC000
isr_IRQ__INTC_PRIOR_NUM EQU 3
isr_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
