<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p48" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_48{left:688px;bottom:1140px;letter-spacing:-0.15px;}
#t2_48{left:714px;bottom:1140px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#t3_48{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_48{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_48{left:138px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t6_48{left:138px;bottom:1065px;letter-spacing:0.1px;}
#t7_48{left:758px;bottom:1065px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t8_48{left:138px;bottom:1046px;letter-spacing:0.1px;}
#t9_48{left:156px;bottom:1046px;letter-spacing:0.12px;word-spacing:-0.03px;}
#ta_48{left:642px;bottom:1046px;letter-spacing:0.17px;}
#tb_48{left:671px;bottom:1046px;letter-spacing:0.1px;word-spacing:0.03px;}
#tc_48{left:138px;bottom:1010px;letter-spacing:0.11px;word-spacing:-0.3px;}
#td_48{left:138px;bottom:991px;letter-spacing:0.1px;word-spacing:-0.01px;}
#te_48{left:588px;bottom:991px;letter-spacing:0.17px;}
#tf_48{left:622px;bottom:991px;letter-spacing:0.05px;word-spacing:0.06px;}
#tg_48{left:138px;bottom:973px;letter-spacing:0.11px;word-spacing:-0.01px;}
#th_48{left:495px;bottom:973px;letter-spacing:0.17px;}
#ti_48{left:529px;bottom:973px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tj_48{left:138px;bottom:955px;letter-spacing:0.11px;}
#tk_48{left:83px;bottom:908px;letter-spacing:0.17px;}
#tl_48{left:123px;bottom:908px;letter-spacing:0.11px;word-spacing:0.1px;}
#tm_48{left:138px;bottom:866px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tn_48{left:754px;bottom:866px;letter-spacing:0.1px;}
#to_48{left:803px;bottom:866px;letter-spacing:0.11px;word-spacing:-0.08px;}
#tp_48{left:138px;bottom:848px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tq_48{left:138px;bottom:829px;letter-spacing:0.1px;word-spacing:0.01px;}
#tr_48{left:138px;bottom:793px;letter-spacing:0.11px;word-spacing:-0.04px;}
#ts_48{left:444px;bottom:793px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tt_48{left:137px;bottom:774px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tu_48{left:137px;bottom:738px;letter-spacing:0.09px;word-spacing:-0.07px;}
#tv_48{left:138px;bottom:719px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tw_48{left:509px;bottom:719px;letter-spacing:0.06px;}
#tx_48{left:640px;bottom:719px;letter-spacing:0.08px;word-spacing:-0.02px;}
#ty_48{left:138px;bottom:701px;letter-spacing:0.1px;word-spacing:0.01px;}
#tz_48{left:138px;bottom:683px;letter-spacing:0.11px;word-spacing:0.01px;}
#t10_48{left:138px;bottom:646px;letter-spacing:0.1px;word-spacing:-0.17px;}
#t11_48{left:138px;bottom:628px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t12_48{left:138px;bottom:609px;letter-spacing:0.1px;word-spacing:0.01px;}
#t13_48{left:83px;bottom:563px;letter-spacing:0.18px;}
#t14_48{left:135px;bottom:563px;letter-spacing:0.17px;word-spacing:0.03px;}
#t15_48{left:110px;bottom:517px;letter-spacing:0.15px;}
#t16_48{left:170px;bottom:517px;letter-spacing:0.14px;word-spacing:0.04px;}
#t17_48{left:138px;bottom:478px;letter-spacing:0.09px;word-spacing:-0.2px;}
#t18_48{left:138px;bottom:460px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t19_48{left:138px;bottom:441px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1a_48{left:110px;bottom:401px;letter-spacing:0.15px;}
#t1b_48{left:170px;bottom:401px;letter-spacing:0.18px;word-spacing:-0.01px;}
#t1c_48{left:348px;bottom:401px;letter-spacing:0.16px;word-spacing:0.04px;}
#t1d_48{left:138px;bottom:362px;letter-spacing:0.1px;word-spacing:-0.25px;}
#t1e_48{left:138px;bottom:343px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1f_48{left:138px;bottom:307px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1g_48{left:138px;bottom:270px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t1h_48{left:204px;bottom:270px;letter-spacing:0.1px;}
#t1i_48{left:138px;bottom:252px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1j_48{left:138px;bottom:233px;letter-spacing:0.1px;}
#t1k_48{left:138px;bottom:215px;letter-spacing:0.09px;word-spacing:0.04px;}

.s1_48{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_48{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_48{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s4_48{font-size:15px;font-family:Times-Italic_b3;color:#000;}
.s5_48{font-size:21px;font-family:Helvetica-Bold_7hj;color:#000;}
.s6_48{font-size:15px;font-family:Times-Bold_7hi;color:#000;}
.s7_48{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
.s8_48{font-size:15px;font-family:Times-Roman_az;color:#00F;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts48" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7hi;
	src: url("fonts/Times-Bold_7hi.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg48Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg48" style="-webkit-user-select: none;"><object width="935" height="1210" data="48/48.svg" type="image/svg+xml" id="pdf48" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_48" class="t s1_48">4.9 </span><span id="t2_48" class="t s1_48">Mixing Access Types </span>
<span id="t3_48" class="t s2_48">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t4_48" class="t s2_48">48 </span>
<span id="t5_48" class="t s3_48">Slightly different cacheability and coherency attributes such as “cached coherent, update on write” and “cached </span>
<span id="t6_48" class="t s3_48">coherent, exclusive on write” can map to the same memory access type; in this case they both map to </span><span id="t7_48" class="t s4_48">cached coher- </span>
<span id="t8_48" class="t s4_48">ent</span><span id="t9_48" class="t s3_48">. In order to map to the same access type, the fundamental mechanisms of both </span><span id="ta_48" class="t s4_48">CCA</span><span id="tb_48" class="t s3_48">s must be the same. </span>
<span id="tc_48" class="t s3_48">When the operation of the instruction is affected, the instructions are described in terms of memory access types. The </span>
<span id="td_48" class="t s3_48">load and store operations in a processor proceed according to the specific </span><span id="te_48" class="t s4_48">CCA </span><span id="tf_48" class="t s3_48">of the reference, however, and the </span>
<span id="tg_48" class="t s3_48">pseudocode for load and store common functions uses the </span><span id="th_48" class="t s4_48">CCA </span><span id="ti_48" class="t s3_48">value rather than the corresponding memory access </span>
<span id="tj_48" class="t s3_48">type. </span>
<span id="tk_48" class="t s5_48">4.9 </span><span id="tl_48" class="t s5_48">Mixing Access Types </span>
<span id="tm_48" class="t s3_48">It is possible to have more than one virtual location mapped to the same physical location (known as </span><span id="tn_48" class="t s4_48">aliasing</span><span id="to_48" class="t s3_48">). The </span>
<span id="tp_48" class="t s3_48">memory access type used for the virtual mappings may be different, but it is not generally possible to use mappings </span>
<span id="tq_48" class="t s3_48">with different access types at the same time. </span>
<span id="tr_48" class="t s3_48">For all accesses to virtual locations with the same </span><span id="ts_48" class="t s3_48">memory access type, a processor executing load and store instruc- </span>
<span id="tt_48" class="t s3_48">tions on a physical location must ensure that the instructions occur in proper program order. </span>
<span id="tu_48" class="t s3_48">A processor can execute a load or store to a physical location using one access type, but any subsequent load or store </span>
<span id="tv_48" class="t s3_48">to the same location using a different memory access type is </span><span id="tw_48" class="t s6_48">UNPREDICTABLE</span><span id="tx_48" class="t s3_48">, unless a privileged instruction </span>
<span id="ty_48" class="t s3_48">sequence to change the access type is executed between the two accesses. Each implementation has a privileged </span>
<span id="tz_48" class="t s3_48">implementation-specific mechanism to change access types. </span>
<span id="t10_48" class="t s3_48">The memory access type of a location affects the behavior of instruction-fetch, load, store, and prefetch operations to </span>
<span id="t11_48" class="t s3_48">that location. In addition, memory access types affect some instruction descriptions; Load Linked (LL, LLD) and </span>
<span id="t12_48" class="t s3_48">Store Conditional (SC, SCD) have defined operation only for locations with cached memory access type. </span>
<span id="t13_48" class="t s5_48">4.10 </span><span id="t14_48" class="t s5_48">Instruction Fetch </span>
<span id="t15_48" class="t s7_48">4.10.1 </span><span id="t16_48" class="t s7_48">Instruction Fields </span>
<span id="t17_48" class="t s3_48">For MIPS instructions, the layout of the bit fields in instructions is little-endian, regardless of the endianness mode in </span>
<span id="t18_48" class="t s3_48">which the processor is executing. Bit 0 of an instruction is always the right-most bit in the instruction, while bit 31 is </span>
<span id="t19_48" class="t s3_48">always the left-most bit in the instruction. The major opcode is always the left-most 6 bits in the instruction. </span>
<span id="t1a_48" class="t s7_48">4.10.2 </span><span id="t1b_48" class="t s7_48">MIPS32 and MIPS64 </span><span id="t1c_48" class="t s7_48">Instruction Placement and Endianness </span>
<span id="t1d_48" class="t s3_48">For the MIPS32 and MIPS64 base architectures, instructions are always 32 bits. All instructions are naturally aligned </span>
<span id="t1e_48" class="t s3_48">in memory (address bits 1:0 are 0b00). </span>
<span id="t1f_48" class="t s3_48">Instruction words are always placed in memory according to the endianness. </span>
<span id="t1g_48" class="t s8_48">Figure 4.8 </span><span id="t1h_48" class="t s3_48">shows an example where the width of external memory is 64 bits (two words), the processor is executing </span>
<span id="t1i_48" class="t s3_48">in little-endian mode, and the instructions are placed in memory for little-endian execution. In this case, the less-sig- </span>
<span id="t1j_48" class="t s3_48">nificant address is the right-most word of the dword, while the more-significant address is the left-most word within </span>
<span id="t1k_48" class="t s3_48">the dword. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
