The following files were generated for 'conversion' in directory
C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\Version1.1-Working\ipcore_dir\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * conversion.xco

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * conversion.ngc

Misc Files Generator:
   Please see the core data sheet.

   * conversion/mb_bootloop_le.elf
   * conversion/microblaze_mcs_setup.tcl
   * conversion/system_template.tcl

Generate Script:
   Execute microblaze_mcs_gen_script.tcl for generating bmm files and SDK HW
   import file.

   * conversion.bmm
   * conversion_sdk.xml
   * mb_bootloop_le.elf
   * microblaze_mcs_setup.tcl

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * conversion.veo

RTL Simulation Model Generator:
   Please see the core data sheet.

   * conversion.v

Simulation Netlist Update Script:
   Execute microblaze_mcs_sim_script.tcl to add INIT_FILE filenames to
   simulation netlist.

   * conversion.v

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * conversion.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * conversion.sym

Synthesis ISE Generator:
   Please see the core data sheet.

   * conversion.gise
   * conversion.xise

Deliver Readme:
   Readme file for the IP.

   * conversion_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * conversion_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

