#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 27 11:21:42 2021
# Process ID: 12023
# Current directory: /home/george/Documents/work/RISCV/Toast-RV32i/scripts/vivado
# Command line: vivado
# Log file: /home/george/Documents/work/RISCV/Toast-RV32i/scripts/vivado/vivado.log
# Journal file: /home/george/Documents/work/RISCV/Toast-RV32i/scripts/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/test/testbench.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 7381.074 ; gain = 47.043 ; free physical = 8325 ; free virtual = 14557
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.mem] -no_script -reset -force -quiet
remove_files  {/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.mem /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.mem}
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/test/testbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/george/Documents/work/RISCV/Toast-RV32i/test/testbench.v
add_files -norecurse -scan_for_includes {/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.hex}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-2922] 'LOAD_TEST' expects 0 arguments [/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v:265]
ERROR: [VRFC 10-2922] 'EVAL_TEST' expects 0 arguments [/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v:267]
ERROR: [VRFC 10-2922] 'LOAD_TEST' expects 0 arguments [/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v:273]
ERROR: [VRFC 10-2922] 'EVAL_TEST' expects 0 arguments [/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v:274]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v:74]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_control
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 27 11:36:01 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 27 11:36:01 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8067.516 ; gain = 0.000 ; free physical = 7915 ; free virtual = 14313
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/george/Documents/work/RISCV/RISCV_Project/riscvTests_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/george/Documents/work/RISCV/RISCV_Project/riscvTests_tb_behav.wcfg
WARNING: Simulation object /riscvTests_tb/Clk was not found in the design.
WARNING: Simulation object /riscvTests_tb/Reset_n was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/ID_Jump was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/ID_PC_dest was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/EX_PC_Branch was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/EX_PC_Branch_dest was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/IF_PC was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/IF_Instruction was not found in the design.
WARNING: Simulation object /riscvTests_tb/IMEM_addr was not found in the design.
WARNING: Simulation object /riscvTests_tb/IMEM_data was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/ID_BranchGen/PC was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/ID_BranchGen/Immediate was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/ID_BranchGen/Branch_dest was not found in the design.
WARNING: Simulation object /riscvTests_tb/Exception was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/RV32I_REGFILE/Regfile_data was not found in the design.
WARNING: Simulation object /riscvTests_tb/DMEM was not found in the design.
WARNING: Simulation object /riscvTests_tb/PROGMEM was not found in the design.
WARNING: Simulation object /riscvTests_tb/IMEM was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running Test ID: 28
WARNING: File mem/hex/lb.S.hex referenced on /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 8067.516 ; gain = 0.000 ; free physical = 7858 ; free virtual = 14268
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running Test ID: 28
WARNING: File mem/hex/lb.S.hex referenced on /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8067.516 ; gain = 0.000 ; free physical = 7885 ; free virtual = 14295
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running Test ID: 28
WARNING: File mem/hex/lb.S.hex referenced on /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v at line 203 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8067.516 ; gain = 0.000 ; free physical = 7843 ; free virtual = 14254
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_control
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running Test ID: 26
WARNING: File mem/hex/jal.S.hex referenced on /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8067.516 ; gain = 0.000 ; free physical = 7797 ; free virtual = 14218
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.hex}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running Test ID: 26
WARNING: File mem/hex/jal.S.hex referenced on /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8261.363 ; gain = 0.000 ; free physical = 7789 ; free virtual = 14211
realunch_sim +runall
invalid command name "realunch_sim"
relaunch_sim +runall
INFO: [Common 17-17] undo 'relaunch_sim +runall'
INFO: [Common 17-17] undo 'relaunch_sim +runall'
ERROR: [Common 17-165] Too many positional options when parsing '+runall', please type 'relaunch_sim -help' for usage info.
relaunch_sim -help
relaunch_sim

Description: 
Recompile the design without changing compilation options and restart the current simulation

Syntax: 
relaunch_sim  [-quiet] [-verbose]

Returns: 
Current simulation object

Usage: 
  Name        Description
  -----------------------
  [-quiet]    Ignore command errors
  [-verbose]  Suspend message limits during command execution

Categories: 
Simulation

Description:

  Relaunch the simulator to perform analysis and verification of an updated
  design.

  The relaunch_sim command suspends the current simulation, recompiles the
  current design into a new simulation snapshot, then connects the current
  simulation to the new snapshot, and restarts the simulation.

  In the typical HDL debug cycle you will compile a design into a simulation
  snapshot and launch a simulation, configuring the Vivado simulator IDE to
  display the signals of interest in the waveform viewer, as well as the
  scopes and objects of interest. During the debug process you may discover
  issues with your code or test bench, make corrections to your design,
  recompile and relaunch the simulator.

  This command lets you recompile the design, and relaunch the simulator
  while preserving the current Vivado simulator configuration, such as open
  waveform and code windows, Scopes and Objects window settings.

  Note: The relaunch_sim command applies only to simulations running in the
  Vivado Design Suite IDE, not stand-alone or batch Vivado simulator runs.

  This command returns a transcript of its process, or returns an error if it
  fails.

Arguments:

  -quiet - (Optional) Execute the command quietly, returning no messages from
  the command. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  Note: Any errors encountered on the command-line, while launching the
  command, will be returned. Only errors occurring inside the command will be
  trapped.

  -verbose - (Optional) Temporarily override any message limits and return
  all messages from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following command relaunches the current simulation:

    relaunch_sim 
    

See Also:

   *  close_sim
   *  current_sim
   *  launch_simulation
   *  xsim
relaunch_sim -testplusarg runall
INFO: [Common 17-17] undo 'relaunch_sim -testplusarg runall'
INFO: [Common 17-17] undo 'relaunch_sim -testplusarg runall'
ERROR: [Common 17-170] Unknown option '-testplusarg', please type 'relaunch_sim -help' for usage info.
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toast_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj toast_top_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toast_top_behav xil_defaultlib.toast_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toast_top_behav xil_defaultlib.toast_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_control
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot toast_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xsim.dir/toast_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xsim.dir/toast_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 27 12:28:00 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 27 12:28:00 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8429.312 ; gain = 0.000 ; free physical = 7361 ; free virtual = 13907
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8429.312 ; gain = 0.000 ; free physical = 7361 ; free virtual = 13907
Vivado Simulator 2020.2
Time resolution is 1 ps
Running Test ID: 26
WARNING: File mem/hex/jal.S.hex referenced on /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 8429.312 ; gain = 0.000 ; free physical = 7359 ; free virtual = 13901
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'toast_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj toast_top_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toast_top_behav xil_defaultlib.toast_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot toast_top_behav xil_defaultlib.toast_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running Test ID: 26
WARNING: File mem/hex/jal.S.hex referenced on /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v at line 199 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8437.316 ; gain = 0.000 ; free physical = 7352 ; free virtual = 13895
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.hex'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_control
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running all tests.
***********************************
Running Test ID: 0
WARNING: File mem/hex/add.S.hex referenced on /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v at line 167 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8463.328 ; gain = 0.000 ; free physical = 7324 ; free virtual = 13869
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.hex] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.hex}
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.hex] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.hex] -no_script -reset -force -quiet
remove_files  {/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.hex}
add_files -norecurse -scan_for_includes {/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.hex}
import_files -norecurse {/home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lhu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slti.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/beq.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/or.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bgeu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/blt.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/fence_i.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bltu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lbu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sltiu.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/slli.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sub.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/and.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/auipc.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/andi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lw.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/addi.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lb.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srl.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/lui.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/ori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jalr.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xori.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/add.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sh.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sll.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/srai.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/sra.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bne.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/bge.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/xor.S.hex /home/george/Documents/work/RISCV/Toast-RV32i/mem/hex/jal.S.hex}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running all tests.
***********************************
Running Test ID: 0
WARNING: File mem/hex/add.S.hex referenced on /home/george/Documents/work/RISCV/Toast-RV32i/testbench.v at line 167 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8463.328 ; gain = 0.000 ; free physical = 7352 ; free virtual = 13896
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_control
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running all tests.
***********************************
Running Test ID: 0
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8463.328 ; gain = 0.000 ; free physical = 7346 ; free virtual = 13891
run 200 us
TEST PASSED; ID: 0
***********************************
Running Test ID: 1
TEST PASSED; ID: 1
***********************************
Running Test ID: 2
TEST PASSED; ID: 2
***********************************
Running Test ID: 3
TEST PASSED; ID: 3
***********************************
Running Test ID: 4
TEST PASSED; ID: 4
***********************************
Running Test ID: 5
TEST PASSED; ID: 5
***********************************
Running Test ID: 6
TEST PASSED; ID: 6
***********************************
Running Test ID: 7
TEST PASSED; ID: 7
***********************************
Running Test ID: 8
TEST PASSED; ID: 8
***********************************
Running Test ID: 9
TEST PASSED; ID: 9
***********************************
Running Test ID: 10
TEST PASSED; ID: 10
***********************************
Running Test ID: 11
TEST PASSED; ID: 11
***********************************
Running Test ID: 12
TEST PASSED; ID: 12
***********************************
Running Test ID: 13
TEST PASSED; ID: 13
***********************************
Running Test ID: 14
TEST PASSED; ID: 14
***********************************
Running Test ID: 15
TEST PASSED; ID: 15
***********************************
Running Test ID: 16
TEST PASSED; ID: 16
***********************************
Running Test ID: 17
TEST PASSED; ID: 17
***********************************
Running Test ID: 18
TEST PASSED; ID: 18
***********************************
Running Test ID: 19
TEST PASSED; ID: 19
***********************************
Running Test ID: 20
TEST PASSED; ID: 20
***********************************
Running Test ID: 21
TEST PASSED; ID: 21
***********************************
Running Test ID: 22
run 200 us
TEST PASSED; ID: 22
***********************************
Running Test ID: 23
TEST PASSED; ID: 23
***********************************
Running Test ID: 24
TEST PASSED; ID: 24
***********************************
Running Test ID: 25
TEST PASSED; ID: 25
***********************************
Running Test ID: 26
TEST PASSED; ID: 26
***********************************
ALL TESTS PASSED !
$finish called at time : 225890 ns : File "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" Line 324
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_control
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running all tests.
***********************************
Running Test ID: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8463.328 ; gain = 0.000 ; free physical = 7355 ; free virtual = 13897
run 500 us
TEST PASSED; ID: 0
***********************************
Running Test ID: 1
TEST PASSED; ID: 1
***********************************
Running Test ID: 2
TEST PASSED; ID: 2
***********************************
Running Test ID: 3
TEST PASSED; ID: 3
***********************************
Running Test ID: 4
TEST PASSED; ID: 4
***********************************
Running Test ID: 5
TEST PASSED; ID: 5
***********************************
Running Test ID: 6
TEST PASSED; ID: 6
***********************************
Running Test ID: 7
TEST PASSED; ID: 7
***********************************
Running Test ID: 8
TEST PASSED; ID: 8
***********************************
Running Test ID: 9
TEST PASSED; ID: 9
***********************************
Running Test ID: 10
TEST PASSED; ID: 10
***********************************
Running Test ID: 11
TEST PASSED; ID: 11
***********************************
Running Test ID: 12
TEST PASSED; ID: 12
***********************************
Running Test ID: 13
TEST PASSED; ID: 13
***********************************
Running Test ID: 14
TEST PASSED; ID: 14
***********************************
Running Test ID: 15
TEST PASSED; ID: 15
***********************************
Running Test ID: 16
TEST PASSED; ID: 16
***********************************
Running Test ID: 17
TEST PASSED; ID: 17
***********************************
Running Test ID: 18
TEST PASSED; ID: 18
***********************************
Running Test ID: 19
TEST PASSED; ID: 19
***********************************
Running Test ID: 20
TEST PASSED; ID: 20
***********************************
Running Test ID: 21
TEST PASSED; ID: 21
***********************************
Running Test ID: 22
TEST PASSED; ID: 22
***********************************
Running Test ID: 23
TEST PASSED; ID: 23
***********************************
Running Test ID: 24
TEST PASSED; ID: 24
***********************************
Running Test ID: 25
TEST PASSED; ID: 25
***********************************
Running Test ID: 26
TEST PASSED; ID: 26
***********************************
Running Test ID: 27
TEST PASSED; ID: 27
***********************************
Running Test ID: 28
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 232750 ns  Iteration: 10000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_control
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running all tests.
***********************************
Running Test ID: 0
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8463.328 ; gain = 0.000 ; free physical = 7084 ; free virtual = 13665
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_EX_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_branchgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/rtl/toast_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_control
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Running all tests.
***********************************
Running Test ID: 0
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 8463.328 ; gain = 0.000 ; free physical = 7069 ; free virtual = 13650
run 200 us
TEST PASSED; ID: 0
***********************************
Running Test ID: 1
TEST PASSED; ID: 1
***********************************
Running Test ID: 2
TEST PASSED; ID: 2
***********************************
Running Test ID: 3
TEST PASSED; ID: 3
***********************************
Running Test ID: 4
TEST PASSED; ID: 4
***********************************
Running Test ID: 5
TEST PASSED; ID: 5
***********************************
Running Test ID: 6
TEST PASSED; ID: 6
***********************************
Running Test ID: 7
TEST PASSED; ID: 7
***********************************
Running Test ID: 8
TEST PASSED; ID: 8
***********************************
Running Test ID: 9
TEST PASSED; ID: 9
***********************************
Running Test ID: 10
TEST PASSED; ID: 10
***********************************
Running Test ID: 11
TEST PASSED; ID: 11
***********************************
Running Test ID: 12
TEST PASSED; ID: 12
***********************************
Running Test ID: 13
TEST PASSED; ID: 13
***********************************
Running Test ID: 14
TEST PASSED; ID: 14
***********************************
Running Test ID: 15
TEST PASSED; ID: 15
***********************************
Running Test ID: 16
TEST PASSED; ID: 16
***********************************
Running Test ID: 17
TEST PASSED; ID: 17
***********************************
Running Test ID: 18
TEST PASSED; ID: 18
***********************************
Running Test ID: 19
TEST PASSED; ID: 19
***********************************
Running Test ID: 20
TEST PASSED; ID: 20
***********************************
Running Test ID: 21
TEST PASSED; ID: 21
***********************************
Running Test ID: 22
run 200 us
TEST PASSED; ID: 22
***********************************
Running Test ID: 23
TEST PASSED; ID: 23
***********************************
Running Test ID: 24
TEST PASSED; ID: 24
***********************************
Running Test ID: 25
TEST PASSED; ID: 25
***********************************
Running Test ID: 26
TEST PASSED; ID: 26
***********************************
Running Test ID: 27
TEST PASSED; ID: 27
***********************************
Running Test ID: 28
TEST PASSED; ID: 28
***********************************
Running Test ID: 29
TEST PASSED; ID: 29
***********************************
Running Test ID: 30
TEST PASSED; ID: 30
***********************************
Running Test ID: 31
TEST PASSED; ID: 31
***********************************
Running Test ID: 32
TEST PASSED; ID: 32
***********************************
Running Test ID: 33
TEST PASSED; ID: 33
***********************************
Running Test ID: 34
TEST PASSED; ID: 34
***********************************
Running Test ID: 35
TEST PASSED; ID: 35
***********************************
ALL TESTS PASSED !
$finish called at time : 296090 ns : File "/home/george/Documents/work/RISCV/Toast-RV32i/testbench.v" Line 324
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jul 27 12:38:28 2021] Launched synth_1...
Run output will be captured here: /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jul 27 12:58:40 2021] Launched synth_1...
Run output will be captured here: /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 27 13:07:01 2021...
