# File Description of nelist after synthesis
1) Design Verilog Code :- [usr_nbit.v](usr_nbit.v)
2) Design Test Bench Code :- [usr_nbit_tb.v](usr_nbit_tb.v)
3) VCD file :- [usr_n.vcd](usr_n.vcd)
