m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/FPGA_stuff/FinancialAccleration/TestEnvironments
T_opt
Z2 !s110 1757623420
V2lfbCgkN<58WDTNEfS_z70
04 5 4 work test1 fast 0
=3-24ee9a5f9e98-68c3347c-192-3bac
R1
!s12f OEM100
!s12b OEM100
!s124 OEM10U2 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.3;79
vcontroller
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/controller.sv
Z4 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R2
!i10b 1
!s100 L=mj4Ea<8WgbomW;QQhY:2
I48]mclz<9cG007IkC6Yfa2
S1
Z5 dC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/modelsim_proj
w1757623416
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/controller.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/controller.sv
!i122 108
L0 4 72
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2024.3;79
r1
!s85 0
31
Z8 !s108 1757623420.000000
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/controller.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/controller.sv|
!i113 0
Z9 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vreg_v1
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/reg.sv
R4
R2
!i10b 1
!s100 [:@O[z92CESl]mzWD:nBW3
IIQA8RkzdzR>_YDPjk]Pe:3
S1
R5
w1757616960
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/reg.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/reg.sv
!i122 107
L0 1 20
R6
R7
r1
!s85 0
31
R8
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/reg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/reg.sv|
!i113 0
R9
R3
vtest1
2C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/testbenches/test1.sv
R4
R2
!i10b 1
!s100 QoS:8mEo5;Jji8lzIRJ5K0
Iz^b4N77_e8Nc:fTCABS>k1
S1
R5
w1757623401
8C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/testbenches/test1.sv
FC:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/testbenches/test1.sv
!i122 109
L0 8 57
R6
R7
r1
!s85 0
31
R8
!s107 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/testbenches/test1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test5/testbenches/test1.sv|
!i113 0
R9
R3
