
module random (
					input		logic	CLK,
					input		logic	RESETn,
					output	logic 

);

logic [7:0] counter;
logic prev_rise;

      

    always_ff @(posedge clk or negedge resetN) begin

        if(!resetN) begin

            dout <= 8'b0;

            counter <= 8'b0;

            prev_rise <= 1'b0;

        end

            else begin

            counter <= counter+1;

            prev_rise <= rise;

            if (rise && !prev_rise)

                dout <= counter;

        end

           

   

    end