--
--	Conversion of TestDesign01.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Feb 26 17:21:29 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__LED1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__LED1_net_0 : bit;
SIGNAL tmpIO_0__LED1_net_0 : bit;
TERMINAL tmpSIOVREF__LED1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LED1_net_0 : bit;
SIGNAL tmpOE__LED3_net_0 : bit;
SIGNAL tmpFB_0__LED3_net_0 : bit;
SIGNAL tmpIO_0__LED3_net_0 : bit;
TERMINAL tmpSIOVREF__LED3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED3_net_0 : bit;
SIGNAL tmpOE__LED2_net_0 : bit;
SIGNAL tmpFB_0__LED2_net_0 : bit;
SIGNAL tmpIO_0__LED2_net_0 : bit;
TERMINAL tmpSIOVREF__LED2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED2_net_0 : bit;
SIGNAL tmpOE__Sensor0_net_0 : bit;
SIGNAL tmpFB_0__Sensor0_net_0 : bit;
TERMINAL Net_642 : bit;
SIGNAL tmpIO_0__Sensor0_net_0 : bit;
TERMINAL tmpSIOVREF__Sensor0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sensor0_net_0 : bit;
SIGNAL tmpOE__Sensor1_net_0 : bit;
SIGNAL tmpFB_0__Sensor1_net_0 : bit;
TERMINAL Net_643 : bit;
SIGNAL tmpIO_0__Sensor1_net_0 : bit;
TERMINAL tmpSIOVREF__Sensor1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sensor1_net_0 : bit;
SIGNAL tmpOE__Sensor2_net_0 : bit;
SIGNAL tmpFB_0__Sensor2_net_0 : bit;
TERMINAL Net_645 : bit;
SIGNAL tmpIO_0__Sensor2_net_0 : bit;
TERMINAL tmpSIOVREF__Sensor2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sensor2_net_0 : bit;
SIGNAL tmpOE__Sensor3_net_0 : bit;
SIGNAL tmpFB_0__Sensor3_net_0 : bit;
TERMINAL Net_646 : bit;
SIGNAL tmpIO_0__Sensor3_net_0 : bit;
TERMINAL tmpSIOVREF__Sensor3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sensor3_net_0 : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \AdcMux:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \AdcMux:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \AdcMux:clock\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \AdcMux:ch_addr_5\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \AdcMux:ch_addr_4\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \AdcMux:ch_addr_3\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \AdcMux:ch_addr_2\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \AdcMux:ch_addr_1\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \AdcMux:ch_addr_0\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_736 : bit;
TERMINAL Net_735 : bit;
TERMINAL Net_734 : bit;
TERMINAL Net_733 : bit;
TERMINAL Net_732 : bit;
TERMINAL Net_731 : bit;
TERMINAL Net_730 : bit;
TERMINAL Net_729 : bit;
TERMINAL Net_728 : bit;
TERMINAL Net_727 : bit;
TERMINAL Net_726 : bit;
TERMINAL Net_725 : bit;
TERMINAL Net_724 : bit;
TERMINAL Net_723 : bit;
TERMINAL Net_722 : bit;
TERMINAL Net_721 : bit;
TERMINAL Net_720 : bit;
TERMINAL Net_718 : bit;
TERMINAL Net_716 : bit;
TERMINAL Net_715 : bit;
TERMINAL Net_713 : bit;
TERMINAL Net_711 : bit;
TERMINAL Net_710 : bit;
TERMINAL Net_708 : bit;
TERMINAL Net_706 : bit;
TERMINAL Net_705 : bit;
TERMINAL Net_703 : bit;
TERMINAL Net_701 : bit;
TERMINAL Net_700 : bit;
TERMINAL Net_698 : bit;
TERMINAL Net_696 : bit;
TERMINAL Net_695 : bit;
TERMINAL Net_693 : bit;
TERMINAL Net_691 : bit;
TERMINAL Net_690 : bit;
TERMINAL Net_688 : bit;
TERMINAL Net_686 : bit;
TERMINAL Net_685 : bit;
TERMINAL Net_683 : bit;
TERMINAL Net_681 : bit;
TERMINAL Net_680 : bit;
TERMINAL Net_678 : bit;
TERMINAL Net_676 : bit;
TERMINAL Net_675 : bit;
TERMINAL Net_673 : bit;
TERMINAL Net_671 : bit;
TERMINAL Net_670 : bit;
TERMINAL Net_668 : bit;
TERMINAL Net_666 : bit;
TERMINAL Net_665 : bit;
TERMINAL Net_663 : bit;
TERMINAL Net_661 : bit;
TERMINAL Net_660 : bit;
TERMINAL Net_658 : bit;
TERMINAL Net_656 : bit;
TERMINAL Net_655 : bit;
TERMINAL Net_653 : bit;
TERMINAL Net_651 : bit;
TERMINAL Net_1292 : bit;
TERMINAL Net_648 : bit;
TERMINAL \AdcMux:V_single\ : bit;
TERMINAL \AdcMux:SAR:Net_248\ : bit;
TERMINAL \AdcMux:SAR:Net_235\ : bit;
SIGNAL \AdcMux:SAR:vp_ctl_0\ : bit;
SIGNAL \AdcMux:SAR:vp_ctl_2\ : bit;
SIGNAL \AdcMux:SAR:vn_ctl_1\ : bit;
SIGNAL \AdcMux:SAR:vn_ctl_3\ : bit;
SIGNAL \AdcMux:SAR:vp_ctl_1\ : bit;
SIGNAL \AdcMux:SAR:vp_ctl_3\ : bit;
SIGNAL \AdcMux:SAR:vn_ctl_0\ : bit;
SIGNAL \AdcMux:SAR:vn_ctl_2\ : bit;
SIGNAL \AdcMux:SAR:Net_188\ : bit;
TERMINAL \AdcMux:Net_2803\ : bit;
TERMINAL \AdcMux:SAR:Net_126\ : bit;
TERMINAL \AdcMux:SAR:Net_215\ : bit;
TERMINAL \AdcMux:SAR:Net_257\ : bit;
SIGNAL \AdcMux:SAR:soc\ : bit;
SIGNAL \AdcMux:SAR:Net_252\ : bit;
SIGNAL Net_640 : bit;
SIGNAL \AdcMux:SAR:Net_207_11\ : bit;
SIGNAL \AdcMux:SAR:Net_207_10\ : bit;
SIGNAL \AdcMux:SAR:Net_207_9\ : bit;
SIGNAL \AdcMux:SAR:Net_207_8\ : bit;
SIGNAL \AdcMux:SAR:Net_207_7\ : bit;
SIGNAL \AdcMux:SAR:Net_207_6\ : bit;
SIGNAL \AdcMux:SAR:Net_207_5\ : bit;
SIGNAL \AdcMux:SAR:Net_207_4\ : bit;
SIGNAL \AdcMux:SAR:Net_207_3\ : bit;
SIGNAL \AdcMux:SAR:Net_207_2\ : bit;
SIGNAL \AdcMux:SAR:Net_207_1\ : bit;
SIGNAL \AdcMux:SAR:Net_207_0\ : bit;
SIGNAL \AdcMux:Net_3830\ : bit;
TERMINAL \AdcMux:SAR:Net_209\ : bit;
TERMINAL \AdcMux:SAR:Net_149\ : bit;
TERMINAL \AdcMux:SAR:Net_255\ : bit;
TERMINAL \AdcMux:SAR:Net_368\ : bit;
SIGNAL \AdcMux:SAR:Net_221\ : bit;
SIGNAL \AdcMux:SAR:Net_381\ : bit;
SIGNAL \AdcMux:SAR:Net_376\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:enable\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:control_0\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:load_period\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:control_1\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:control_2\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:count_5\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:count_4\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:count_3\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:count_2\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:count_1\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:count_0\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:status_7\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:status_6\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:status_5\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:status_4\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:status_3\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:status_2\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:status_1\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:status_0\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \AdcMux:Net_3710\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \AdcMux:Net_3935\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_641 : bit;
SIGNAL \AdcMux:soc_out\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:control_7\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:control_6\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:control_5\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:control_4\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:control_3\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:count_6\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \AdcMux:Net_3874\ : bit;
SIGNAL \AdcMux:Net_3698\ : bit;
SIGNAL \AdcMux:nrq\ : bit;
SIGNAL \AdcMux:Net_3905\ : bit;
SIGNAL \AdcMux:Net_3867\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \AdcMux:MODIN1_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \AdcMux:MODIN1_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \AdcMux:MODIN1_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \AdcMux:MODIN1_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \AdcMux:MODIN1_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \AdcMux:MODIN1_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \AdcMux:MODIN2_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \AdcMux:MODIN2_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \AdcMux:MODIN2_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \AdcMux:MODIN2_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \AdcMux:MODIN2_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \AdcMux:MODIN2_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \AdcMux:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \AdcMux:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \AdcMux:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \AdcMux:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \AdcMux:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \AdcMux:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \AdcMux:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \AdcMux:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \AdcMux:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \AdcMux:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \AdcMux:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \AdcMux:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \AdcMux:bSAR_SEQ:nrq_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LED1_net_0 <=  ('1') ;

\AdcMux:AMuxHw_2_Decoder_is_active\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (\AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\));

\AdcMux:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\));

\AdcMux:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\));

\AdcMux:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\));

\AdcMux:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\));

\AdcMux:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\));

\AdcMux:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\));

\AdcMux:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\));

\AdcMux:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\));

\AdcMux:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\));

\AdcMux:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\));

\AdcMux:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\));

\AdcMux:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\));

\AdcMux:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\));

\AdcMux:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\));

\AdcMux:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\));

\AdcMux:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\));

\AdcMux:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\AdcMux:AMuxHw_2_Decoder_is_active\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\));

\AdcMux:bSAR_SEQ:cnt_enable\ <= (\AdcMux:bSAR_SEQ:load_period\
	OR Net_640);

\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_641 and \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \AdcMux:Net_3935\);

\AdcMux:bSAR_SEQ:nrq_edge_detect\ <= ((not \AdcMux:bSAR_SEQ:nrq_reg\ and \AdcMux:bSAR_SEQ:bus_clk_nrq_reg\));

\AdcMux:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \AdcMux:ch_addr_5\ and not \AdcMux:ch_addr_4\ and not \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\)
	OR (not \AdcMux:ch_addr_4\ and not \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\)
	OR (not \AdcMux:ch_addr_5\ and not \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\)
	OR (not \AdcMux:ch_addr_3\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_3\)
	OR (not \AdcMux:ch_addr_5\ and not \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\)
	OR (not \AdcMux:ch_addr_4\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_4\)
	OR (not \AdcMux:ch_addr_5\ and \AdcMux:AMuxHw_2_Decoder_old_id_5\));

\AdcMux:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_5\ and \AdcMux:ch_addr_4\ and \AdcMux:ch_addr_3\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_4\ and \AdcMux:ch_addr_3\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_5\ and \AdcMux:ch_addr_3\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and not \AdcMux:AMuxHw_2_Decoder_old_id_3\ and \AdcMux:ch_addr_3\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_5\ and \AdcMux:ch_addr_4\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and not \AdcMux:AMuxHw_2_Decoder_old_id_4\ and \AdcMux:ch_addr_4\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_5\ and \AdcMux:ch_addr_5\));

\AdcMux:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \AdcMux:ch_addr_2\ and not \AdcMux:ch_addr_1\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\)
	OR (not \AdcMux:ch_addr_1\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\)
	OR (not \AdcMux:ch_addr_2\ and not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\)
	OR (not \AdcMux:ch_addr_0\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_0\)
	OR (not \AdcMux:ch_addr_2\ and not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\)
	OR (not \AdcMux:ch_addr_1\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_1\)
	OR (not \AdcMux:ch_addr_2\ and \AdcMux:AMuxHw_2_Decoder_old_id_2\));

\AdcMux:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_2\ and \AdcMux:ch_addr_1\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_1\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_2\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and not \AdcMux:AMuxHw_2_Decoder_old_id_0\ and \AdcMux:ch_addr_0\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_2\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and not \AdcMux:AMuxHw_2_Decoder_old_id_1\ and \AdcMux:ch_addr_1\)
	OR (not \AdcMux:AMuxHw_2_Decoder_old_id_2\ and \AdcMux:ch_addr_2\));

LED1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED1_net_0),
		siovref=>(tmpSIOVREF__LED1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED1_net_0);
LED3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e323bb3a-72de-4fb2-a61c-6ec496693dbf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED3_net_0),
		siovref=>(tmpSIOVREF__LED3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED3_net_0);
LED2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"46771358-180e-4f9c-9229-ab0935a1e75a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED2_net_0),
		siovref=>(tmpSIOVREF__LED2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED2_net_0);
Sensor0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"011",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sensor0_net_0),
		analog=>Net_642,
		io=>(tmpIO_0__Sensor0_net_0),
		siovref=>(tmpSIOVREF__Sensor0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sensor0_net_0);
Sensor1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04f25bd9-2b44-4f81-97dc-fde25d41b88a",
		drive_mode=>"011",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sensor1_net_0),
		analog=>Net_643,
		io=>(tmpIO_0__Sensor1_net_0),
		siovref=>(tmpSIOVREF__Sensor1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sensor1_net_0);
Sensor2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e3e0ed61-1278-440a-9e06-710aa51ee7bd",
		drive_mode=>"011",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sensor2_net_0),
		analog=>Net_645,
		io=>(tmpIO_0__Sensor2_net_0),
		siovref=>(tmpSIOVREF__Sensor2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sensor2_net_0);
Sensor3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"070a7e5b-b4bb-497f-92ac-949a8181902c",
		drive_mode=>"011",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sensor3_net_0),
		analog=>Net_646,
		io=>(tmpIO_0__Sensor3_net_0),
		siovref=>(tmpSIOVREF__Sensor3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sensor3_net_0);
\AdcMux:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_736, Net_735, Net_734, Net_733,
			Net_732, Net_731, Net_730, Net_729,
			Net_728, Net_727, Net_726, Net_725,
			Net_724, Net_723, Net_722, Net_721,
			Net_720, Net_718, Net_716, Net_715,
			Net_713, Net_711, Net_710, Net_708,
			Net_706, Net_705, Net_703, Net_701,
			Net_700, Net_698, Net_696, Net_695,
			Net_693, Net_691, Net_690, Net_688,
			Net_686, Net_685, Net_683, Net_681,
			Net_680, Net_678, Net_676, Net_675,
			Net_673, Net_671, Net_670, Net_668,
			Net_666, Net_665, Net_663, Net_661,
			Net_660, Net_658, Net_656, Net_655,
			Net_653, Net_651, Net_1292, Net_648,
			Net_646, Net_645, Net_643, Net_642),
		hw_ctrl_en=>(\AdcMux:AMuxHw_2_Decoder_one_hot_63\, \AdcMux:AMuxHw_2_Decoder_one_hot_62\, \AdcMux:AMuxHw_2_Decoder_one_hot_61\, \AdcMux:AMuxHw_2_Decoder_one_hot_60\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_59\, \AdcMux:AMuxHw_2_Decoder_one_hot_58\, \AdcMux:AMuxHw_2_Decoder_one_hot_57\, \AdcMux:AMuxHw_2_Decoder_one_hot_56\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_55\, \AdcMux:AMuxHw_2_Decoder_one_hot_54\, \AdcMux:AMuxHw_2_Decoder_one_hot_53\, \AdcMux:AMuxHw_2_Decoder_one_hot_52\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_51\, \AdcMux:AMuxHw_2_Decoder_one_hot_50\, \AdcMux:AMuxHw_2_Decoder_one_hot_49\, \AdcMux:AMuxHw_2_Decoder_one_hot_48\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_47\, \AdcMux:AMuxHw_2_Decoder_one_hot_46\, \AdcMux:AMuxHw_2_Decoder_one_hot_45\, \AdcMux:AMuxHw_2_Decoder_one_hot_44\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_43\, \AdcMux:AMuxHw_2_Decoder_one_hot_42\, \AdcMux:AMuxHw_2_Decoder_one_hot_41\, \AdcMux:AMuxHw_2_Decoder_one_hot_40\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_39\, \AdcMux:AMuxHw_2_Decoder_one_hot_38\, \AdcMux:AMuxHw_2_Decoder_one_hot_37\, \AdcMux:AMuxHw_2_Decoder_one_hot_36\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_35\, \AdcMux:AMuxHw_2_Decoder_one_hot_34\, \AdcMux:AMuxHw_2_Decoder_one_hot_33\, \AdcMux:AMuxHw_2_Decoder_one_hot_32\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_31\, \AdcMux:AMuxHw_2_Decoder_one_hot_30\, \AdcMux:AMuxHw_2_Decoder_one_hot_29\, \AdcMux:AMuxHw_2_Decoder_one_hot_28\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_27\, \AdcMux:AMuxHw_2_Decoder_one_hot_26\, \AdcMux:AMuxHw_2_Decoder_one_hot_25\, \AdcMux:AMuxHw_2_Decoder_one_hot_24\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_23\, \AdcMux:AMuxHw_2_Decoder_one_hot_22\, \AdcMux:AMuxHw_2_Decoder_one_hot_21\, \AdcMux:AMuxHw_2_Decoder_one_hot_20\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_19\, \AdcMux:AMuxHw_2_Decoder_one_hot_18\, \AdcMux:AMuxHw_2_Decoder_one_hot_17\, \AdcMux:AMuxHw_2_Decoder_one_hot_16\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_15\, \AdcMux:AMuxHw_2_Decoder_one_hot_14\, \AdcMux:AMuxHw_2_Decoder_one_hot_13\, \AdcMux:AMuxHw_2_Decoder_one_hot_12\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_11\, \AdcMux:AMuxHw_2_Decoder_one_hot_10\, \AdcMux:AMuxHw_2_Decoder_one_hot_9\, \AdcMux:AMuxHw_2_Decoder_one_hot_8\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_7\, \AdcMux:AMuxHw_2_Decoder_one_hot_6\, \AdcMux:AMuxHw_2_Decoder_one_hot_5\, \AdcMux:AMuxHw_2_Decoder_one_hot_4\,
			\AdcMux:AMuxHw_2_Decoder_one_hot_3\, \AdcMux:AMuxHw_2_Decoder_one_hot_2\, \AdcMux:AMuxHw_2_Decoder_one_hot_1\, \AdcMux:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\AdcMux:V_single\);
\AdcMux:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\AdcMux:SAR:Net_248\,
		signal2=>\AdcMux:SAR:Net_235\);
\AdcMux:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\AdcMux:Net_2803\,
		vminus=>\AdcMux:SAR:Net_126\,
		ext_pin=>\AdcMux:SAR:Net_215\,
		vrefhi_out=>\AdcMux:SAR:Net_257\,
		vref=>\AdcMux:SAR:Net_248\,
		clock=>\AdcMux:clock\,
		pump_clock=>\AdcMux:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\AdcMux:SAR:Net_252\,
		next_out=>Net_640,
		data_out=>(\AdcMux:SAR:Net_207_11\, \AdcMux:SAR:Net_207_10\, \AdcMux:SAR:Net_207_9\, \AdcMux:SAR:Net_207_8\,
			\AdcMux:SAR:Net_207_7\, \AdcMux:SAR:Net_207_6\, \AdcMux:SAR:Net_207_5\, \AdcMux:SAR:Net_207_4\,
			\AdcMux:SAR:Net_207_3\, \AdcMux:SAR:Net_207_2\, \AdcMux:SAR:Net_207_1\, \AdcMux:SAR:Net_207_0\),
		eof_udb=>\AdcMux:Net_3830\);
\AdcMux:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\AdcMux:SAR:Net_215\,
		signal2=>\AdcMux:SAR:Net_209\);
\AdcMux:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\AdcMux:SAR:Net_126\,
		signal2=>\AdcMux:SAR:Net_149\);
\AdcMux:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\AdcMux:SAR:Net_209\);
\AdcMux:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\AdcMux:SAR:Net_257\,
		signal2=>\AdcMux:SAR:Net_149\);
\AdcMux:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\AdcMux:SAR:Net_255\);
\AdcMux:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\AdcMux:SAR:Net_235\);
\AdcMux:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\AdcMux:SAR:Net_368\);
\AdcMux:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\AdcMux:Net_2803\,
		signal2=>\AdcMux:V_single\);
\AdcMux:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\AdcMux:clock\,
		enable=>\AdcMux:bSAR_SEQ:enable\,
		clock_out=>\AdcMux:bSAR_SEQ:clk_fin\);
\AdcMux:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\AdcMux:clock\,
		enable=>tmpOE__LED1_net_0,
		clock_out=>\AdcMux:bSAR_SEQ:clk_ctrl\);
\AdcMux:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\AdcMux:bSAR_SEQ:clk_ctrl\,
		control=>(\AdcMux:bSAR_SEQ:control_7\, \AdcMux:bSAR_SEQ:control_6\, \AdcMux:bSAR_SEQ:control_5\, \AdcMux:bSAR_SEQ:control_4\,
			\AdcMux:bSAR_SEQ:control_3\, \AdcMux:bSAR_SEQ:control_2\, \AdcMux:bSAR_SEQ:load_period\, \AdcMux:bSAR_SEQ:enable\));
\AdcMux:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000011",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\AdcMux:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\AdcMux:bSAR_SEQ:load_period\,
		enable=>\AdcMux:bSAR_SEQ:cnt_enable\,
		count=>(\AdcMux:bSAR_SEQ:count_6\, \AdcMux:ch_addr_5\, \AdcMux:ch_addr_4\, \AdcMux:ch_addr_3\,
			\AdcMux:ch_addr_2\, \AdcMux:ch_addr_1\, \AdcMux:ch_addr_0\),
		tc=>\AdcMux:bSAR_SEQ:cnt_tc\);
\AdcMux:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\AdcMux:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_641));
\AdcMux:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"23bfbc20-4647-409d-b601-9bc88920d522/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\AdcMux:clock\,
		dig_domain_out=>open);
\AdcMux:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\AdcMux:Net_3830\,
		trq=>zero,
		nrq=>\AdcMux:Net_3698\);
\AdcMux:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\AdcMux:Net_3698\,
		trq=>zero,
		nrq=>\AdcMux:nrq\);
\AdcMux:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"23bfbc20-4647-409d-b601-9bc88920d522/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\AdcMux:Net_3710\,
		dig_domain_out=>open);
\AdcMux:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_641);
\AdcMux:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\AdcMux:Net_3710\,
		sc_in=>\AdcMux:nrq\,
		sc_out=>\AdcMux:Net_3935\);
\AdcMux:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\AdcMux:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\AdcMux:MODULE_1:g1:a0:gx:u0:lti_1\);
\AdcMux:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\AdcMux:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\AdcMux:MODULE_1:g1:a0:gx:u0:gti_1\);
\AdcMux:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\AdcMux:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\AdcMux:MODULE_1:g1:a0:gx:u0:lti_0\);
\AdcMux:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\AdcMux:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\AdcMux:MODULE_1:g1:a0:gx:u0:gti_0\);
\AdcMux:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\AdcMux:ch_addr_5\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_old_id_5\);
\AdcMux:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\AdcMux:ch_addr_4\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_old_id_4\);
\AdcMux:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\AdcMux:ch_addr_3\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_old_id_3\);
\AdcMux:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\AdcMux:ch_addr_2\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_old_id_2\);
\AdcMux:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\AdcMux:ch_addr_1\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_old_id_1\);
\AdcMux:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\AdcMux:ch_addr_0\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_old_id_0\);
\AdcMux:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_0\);
\AdcMux:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_1\);
\AdcMux:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_2\);
\AdcMux:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_3\);
\AdcMux:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_4\);
\AdcMux:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_5\);
\AdcMux:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_6\);
\AdcMux:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_7\);
\AdcMux:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_8\);
\AdcMux:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_9\);
\AdcMux:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_10\);
\AdcMux:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_11\);
\AdcMux:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_12\);
\AdcMux:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_13\);
\AdcMux:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_14\);
\AdcMux:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_15\);
\AdcMux:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_16\);
\AdcMux:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_17\);
\AdcMux:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_18\);
\AdcMux:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_19\);
\AdcMux:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_20\);
\AdcMux:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_21\);
\AdcMux:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_22\);
\AdcMux:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_23\);
\AdcMux:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_24\);
\AdcMux:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_25\);
\AdcMux:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_26\);
\AdcMux:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_27\);
\AdcMux:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_28\);
\AdcMux:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_29\);
\AdcMux:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_30\);
\AdcMux:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_31\);
\AdcMux:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_32\);
\AdcMux:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_33\);
\AdcMux:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_34\);
\AdcMux:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_35\);
\AdcMux:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_36\);
\AdcMux:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_37\);
\AdcMux:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_38\);
\AdcMux:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_39\);
\AdcMux:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_40\);
\AdcMux:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_41\);
\AdcMux:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_42\);
\AdcMux:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_43\);
\AdcMux:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_44\);
\AdcMux:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_45\);
\AdcMux:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_46\);
\AdcMux:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_47\);
\AdcMux:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_48\);
\AdcMux:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_49\);
\AdcMux:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_50\);
\AdcMux:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_51\);
\AdcMux:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_52\);
\AdcMux:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_53\);
\AdcMux:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_54\);
\AdcMux:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_55\);
\AdcMux:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_56\);
\AdcMux:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_57\);
\AdcMux:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_58\);
\AdcMux:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_59\);
\AdcMux:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_60\);
\AdcMux:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_61\);
\AdcMux:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_62\);
\AdcMux:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\AdcMux:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\AdcMux:clock\,
		q=>\AdcMux:AMuxHw_2_Decoder_one_hot_63\);
\AdcMux:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\AdcMux:bSAR_SEQ:nrq_edge_detect\,
		clk=>\AdcMux:bSAR_SEQ:clk_fin\,
		q=>Net_641);
\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\AdcMux:Net_3710\,
		q=>\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\);
\AdcMux:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\AdcMux:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\AdcMux:bSAR_SEQ:clk_fin\,
		q=>\AdcMux:bSAR_SEQ:nrq_reg\);

END R_T_L;
