<module name="WUGEN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="WUGEN_REVISION" acronym="WUGEN_REVISION" offset="0x0" width="32" description="This register contains the IP revision code">
    <bitfield id="Reserved" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="REV" width="8" begin="7" end="0" resetval="See" description="IP revision3:0 Minor revision7:4 Major revision" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_SYSCONFIG" acronym="WUGEN_SYSCONFIG" offset="0x8" width="32" description="This register allows controlling various parameters of the WUGEN module">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="Internal auto-clock gating strategy0: Clock is free running1: Automatic clock gating strategy is applied" range="" rwaccess="RW"/>
  </register>
  <register id="WUGEN_MEVT0" acronym="WUGEN_MEVT0" offset="0x60" width="32" description="This register contains the interrupt mask (LSB)">
    <bitfield id="MIRQ31" width="1" begin="31" end="31" resetval="1" description="Interrupt Mask bit #31" range="" rwaccess="R"/>
    <bitfield id="MIRQ30" width="1" begin="30" end="30" resetval="1" description="Interrupt Mask bit #30" range="" rwaccess="R"/>
    <bitfield id="MIRQ29" width="1" begin="29" end="29" resetval="1" description="Interrupt Mask bit #29" range="" rwaccess="R"/>
    <bitfield id="MIRQ28" width="1" begin="28" end="28" resetval="1" description="Interrupt Mask bit #28" range="" rwaccess="R"/>
    <bitfield id="MIRQ27" width="1" begin="27" end="27" resetval="1" description="Interrupt Mask bit #27" range="" rwaccess="R"/>
    <bitfield id="MIRQ26" width="1" begin="26" end="26" resetval="1" description="Interrupt Mask bit #26" range="" rwaccess="R"/>
    <bitfield id="MIRQ25" width="1" begin="25" end="25" resetval="1" description="Interrupt Mask bit #25" range="" rwaccess="R"/>
    <bitfield id="MIRQ24" width="1" begin="24" end="24" resetval="1" description="Interrupt Mask bit #24" range="" rwaccess="R"/>
    <bitfield id="MIRQ23" width="1" begin="23" end="23" resetval="1" description="Interrupt Mask bit #23" range="" rwaccess="R"/>
    <bitfield id="MIRQ22" width="1" begin="22" end="22" resetval="1" description="Interrupt Mask bit #22" range="" rwaccess="R"/>
    <bitfield id="MIRQ21" width="1" begin="21" end="21" resetval="1" description="Interrupt Mask bit #21" range="" rwaccess="R"/>
    <bitfield id="MIRQ20" width="1" begin="20" end="20" resetval="1" description="Interrupt Mask bit #20" range="" rwaccess="R"/>
    <bitfield id="MIRQ19" width="1" begin="19" end="19" resetval="1" description="Interrupt Mask bit #19" range="" rwaccess="R"/>
    <bitfield id="MIRQ18" width="1" begin="18" end="18" resetval="1" description="Interrupt Mask bit #18" range="" rwaccess="R"/>
    <bitfield id="MIRQ17" width="1" begin="17" end="17" resetval="1" description="Interrupt Mask bit #17" range="" rwaccess="R"/>
    <bitfield id="MIRQ16" width="1" begin="16" end="16" resetval="1" description="Interrupt Mask bit #16" range="" rwaccess="R"/>
    <bitfield id="MIRQ15" width="1" begin="15" end="15" resetval="1" description="Interrupt Mask bit #15" range="" rwaccess="R"/>
    <bitfield id="MIRQ14" width="1" begin="14" end="14" resetval="1" description="Interrupt Mask bit #14" range="" rwaccess="R"/>
    <bitfield id="MIRQ13" width="1" begin="13" end="13" resetval="1" description="Interrupt Mask bit #13" range="" rwaccess="R"/>
    <bitfield id="MIRQ12" width="1" begin="12" end="12" resetval="1" description="Interrupt Mask bit #12" range="" rwaccess="R"/>
    <bitfield id="MIRQ11" width="1" begin="11" end="11" resetval="1" description="Interrupt Mask bit #11" range="" rwaccess="R"/>
    <bitfield id="MIRQ10" width="1" begin="10" end="10" resetval="1" description="Interrupt Mask bit #10" range="" rwaccess="R"/>
    <bitfield id="MIRQ9" width="1" begin="9" end="9" resetval="1" description="Interrupt Mask bit #9" range="" rwaccess="R"/>
    <bitfield id="MIRQ8" width="1" begin="8" end="8" resetval="1" description="Interrupt Mask bit #8" range="" rwaccess="R"/>
    <bitfield id="MIRQ7" width="1" begin="7" end="7" resetval="1" description="Interrupt Mask bit #7" range="" rwaccess="R"/>
    <bitfield id="MIRQ6" width="1" begin="6" end="6" resetval="1" description="Interrupt Mask bit #6" range="" rwaccess="R"/>
    <bitfield id="MIRQ5" width="1" begin="5" end="5" resetval="1" description="Interrupt Mask bit #5" range="" rwaccess="R"/>
    <bitfield id="MIRQ4" width="1" begin="4" end="4" resetval="1" description="Interrupt Mask bit #4" range="" rwaccess="R"/>
    <bitfield id="MIRQ3" width="1" begin="3" end="3" resetval="1" description="Interrupt Mask bit #3" range="" rwaccess="R"/>
    <bitfield id="MIRQ2" width="1" begin="2" end="2" resetval="1" description="Interrupt Mask bit #2" range="" rwaccess="R"/>
    <bitfield id="MIRQ1" width="1" begin="1" end="1" resetval="1" description="Interrupt Mask bit #1" range="" rwaccess="R"/>
    <bitfield id="MIRQ0" width="1" begin="0" end="0" resetval="1" description="Interrupt Mask bit #0" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_MEVT1" acronym="WUGEN_MEVT1" offset="0x64" width="32" description="This register contains the interrupt mask (MSB)">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MIRQ47" width="1" begin="15" end="15" resetval="1" description="Interrupt Mask bit #47" range="" rwaccess="R"/>
    <bitfield id="MIRQ46" width="1" begin="14" end="14" resetval="1" description="Interrupt Mask bit #46" range="" rwaccess="R"/>
    <bitfield id="MIRQ45" width="1" begin="13" end="13" resetval="1" description="Interrupt Mask bit #45" range="" rwaccess="R"/>
    <bitfield id="MIRQ44" width="1" begin="12" end="12" resetval="1" description="Interrupt Mask bit #44" range="" rwaccess="R"/>
    <bitfield id="MIRQ43" width="1" begin="11" end="11" resetval="1" description="Interrupt Mask bit #43" range="" rwaccess="R"/>
    <bitfield id="MIRQ42" width="1" begin="10" end="10" resetval="1" description="Interrupt Mask bit #42" range="" rwaccess="R"/>
    <bitfield id="MIRQ41" width="1" begin="9" end="9" resetval="1" description="Interrupt Mask bit #41" range="" rwaccess="R"/>
    <bitfield id="MIRQ40" width="1" begin="8" end="8" resetval="1" description="Interrupt Mask bit #40" range="" rwaccess="R"/>
    <bitfield id="MIRQ39" width="1" begin="7" end="7" resetval="1" description="Interrupt Mask bit #39" range="" rwaccess="R"/>
    <bitfield id="MIRQ38" width="1" begin="6" end="6" resetval="1" description="Interrupt Mask bit #38" range="" rwaccess="R"/>
    <bitfield id="MIRQ37" width="1" begin="5" end="5" resetval="1" description="Interrupt Mask bit #37" range="" rwaccess="R"/>
    <bitfield id="MIRQ36" width="1" begin="4" end="4" resetval="1" description="Interrupt Mask bit #36" range="" rwaccess="R"/>
    <bitfield id="MIRQ35" width="1" begin="3" end="3" resetval="1" description="Interrupt Mask bit #35" range="" rwaccess="R"/>
    <bitfield id="MIRQ34" width="1" begin="2" end="2" resetval="1" description="Interrupt Mask bit #34" range="" rwaccess="R"/>
    <bitfield id="MIRQ33" width="1" begin="1" end="1" resetval="1" description="Interrupt Mask bit #33" range="" rwaccess="R"/>
    <bitfield id="MIRQ32" width="1" begin="0" end="0" resetval="1" description="Interrupt Mask bit #32" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_MEVT2" acronym="WUGEN_MEVT2" offset="0x68" width="32" description="This register contains the dma request mask">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MDMARQ19" width="1" begin="19" end="19" resetval="1" description="DMA request Mask bit #19" range="" rwaccess="R"/>
    <bitfield id="MDMARQ18" width="1" begin="18" end="18" resetval="1" description="DMA request Mask bit #18" range="" rwaccess="R"/>
    <bitfield id="MDMARQ17" width="1" begin="17" end="17" resetval="1" description="DMA request Mask bit #17" range="" rwaccess="R"/>
    <bitfield id="MDMARQ16" width="1" begin="16" end="16" resetval="1" description="DMA request Mask bit #16" range="" rwaccess="R"/>
    <bitfield id="MDMARQ15" width="1" begin="15" end="15" resetval="1" description="DMA request Mask bit #15" range="" rwaccess="R"/>
    <bitfield id="MDMARQ14" width="1" begin="14" end="14" resetval="1" description="DMA request Mask bit #14" range="" rwaccess="R"/>
    <bitfield id="MDMARQ13" width="1" begin="13" end="13" resetval="1" description="DMA request Mask bit #13" range="" rwaccess="R"/>
    <bitfield id="MDMARQ12" width="1" begin="12" end="12" resetval="1" description="DMA request Mask bit #12" range="" rwaccess="R"/>
    <bitfield id="MDMARQ11" width="1" begin="11" end="11" resetval="1" description="DMA request Mask bit #11" range="" rwaccess="R"/>
    <bitfield id="MDMARQ10" width="1" begin="10" end="10" resetval="1" description="DMA request Mask bit #10" range="" rwaccess="R"/>
    <bitfield id="MDMARQ9" width="1" begin="9" end="9" resetval="1" description="DMA request Mask bit #9" range="" rwaccess="R"/>
    <bitfield id="MDMARQ8" width="1" begin="8" end="8" resetval="1" description="DMA request Mask bit #8" range="" rwaccess="R"/>
    <bitfield id="MDMARQ7" width="1" begin="7" end="7" resetval="1" description="DMA request Mask bit #7" range="" rwaccess="R"/>
    <bitfield id="MDMARQ6" width="1" begin="6" end="6" resetval="1" description="DMA request Mask bit #6" range="" rwaccess="R"/>
    <bitfield id="MDMARQ5" width="1" begin="5" end="5" resetval="1" description="DMA request Mask bit #5" range="" rwaccess="R"/>
    <bitfield id="MDMARQ4" width="1" begin="4" end="4" resetval="1" description="DMA request Mask bit #4" range="" rwaccess="R"/>
    <bitfield id="MDMARQ3" width="1" begin="3" end="3" resetval="1" description="DMA request Mask bit #3" range="" rwaccess="R"/>
    <bitfield id="MDMARQ2" width="1" begin="2" end="2" resetval="1" description="DMA request Mask bit #2" range="" rwaccess="R"/>
    <bitfield id="MDMARQ1" width="1" begin="1" end="1" resetval="1" description="DMA request Mask bit #1" range="" rwaccess="R"/>
    <bitfield id="MDMARQ0" width="1" begin="0" end="0" resetval="1" description="DMA request Mask bit #0" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_MEVTCLR0" acronym="WUGEN_MEVTCLR0" offset="0x70" width="32" description="This register is used to clear the interrupt mask bits (LSB)Write 0: No effectWrite 1: Clears the corresponding mask bit in the registerReads always return 0">
    <bitfield id="MIRQCLR31" width="1" begin="31" end="31" resetval="0" description="MIRQ clear #31" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR30" width="1" begin="30" end="30" resetval="0" description="MIRQ clear #30" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR29" width="1" begin="29" end="29" resetval="0" description="MIRQ clear #29" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR28" width="1" begin="28" end="28" resetval="0" description="MIRQ clear #28" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR27" width="1" begin="27" end="27" resetval="0" description="MIRQ clear #27" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR26" width="1" begin="26" end="26" resetval="0" description="MIRQ clear #26" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR25" width="1" begin="25" end="25" resetval="0" description="MIRQ clear #25" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR24" width="1" begin="24" end="24" resetval="0" description="MIRQ clear #24" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR23" width="1" begin="23" end="23" resetval="0" description="MIRQ clear #23" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR22" width="1" begin="22" end="22" resetval="0" description="MIRQ clear #22" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR21" width="1" begin="21" end="21" resetval="0" description="MIRQ clear #21" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR20" width="1" begin="20" end="20" resetval="0" description="MIRQ clear #20" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR19" width="1" begin="19" end="19" resetval="0" description="MIRQ clear #19" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR18" width="1" begin="18" end="18" resetval="0" description="MIRQ clear #18" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR17" width="1" begin="17" end="17" resetval="0" description="MIRQ clear #17" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR16" width="1" begin="16" end="16" resetval="0" description="MIRQ clear #16" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR15" width="1" begin="15" end="15" resetval="0" description="MIRQ clear #15" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR14" width="1" begin="14" end="14" resetval="0" description="MIRQ clear #14" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR13" width="1" begin="13" end="13" resetval="0" description="MIRQ clear #13" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR12" width="1" begin="12" end="12" resetval="0" description="MIRQ clear #12" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR11" width="1" begin="11" end="11" resetval="0" description="MIRQ clear #11" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR10" width="1" begin="10" end="10" resetval="0" description="MIRQ clear #10" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR9" width="1" begin="9" end="9" resetval="0" description="MIRQ clear #9" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR8" width="1" begin="8" end="8" resetval="0" description="MIRQ clear #8" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR7" width="1" begin="7" end="7" resetval="0" description="MIRQ clear #7" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR6" width="1" begin="6" end="6" resetval="0" description="MIRQ clear #6" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR5" width="1" begin="5" end="5" resetval="0" description="MIRQ clear #5" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR4" width="1" begin="4" end="4" resetval="0" description="MIRQ clear #4" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR3" width="1" begin="3" end="3" resetval="0" description="MIRQ clear #3" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR2" width="1" begin="2" end="2" resetval="0" description="MIRQ clear #2" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR1" width="1" begin="1" end="1" resetval="0" description="MIRQ clear #1" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR0" width="1" begin="0" end="0" resetval="0" description="MIRQ clear #0" range="" rwaccess="W1toSet"/>
  </register>
  <register id="WUGEN_MEVTCLR1" acronym="WUGEN_MEVTCLR1" offset="0x74" width="32" description="This register is used to clear the interrupt mask bits (MSB)Write 0: No effectWrite 1: Clears the corresponding mask bit in the registerReads always return 0">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="MIRQCLR47" width="1" begin="15" end="15" resetval="0" description="MIRQ clear #47" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR46" width="1" begin="14" end="14" resetval="0" description="MIRQ clear #46" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR45" width="1" begin="13" end="13" resetval="0" description="MIRQ clear #45" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR44" width="1" begin="12" end="12" resetval="0" description="MIRQ clear #44" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR43" width="1" begin="11" end="11" resetval="0" description="MIRQ clear #43" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR42" width="1" begin="10" end="10" resetval="0" description="MIRQ clear #42" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR41" width="1" begin="9" end="9" resetval="0" description="MIRQ clear #41" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR40" width="1" begin="8" end="8" resetval="0" description="MIRQ clear #40" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR39" width="1" begin="7" end="7" resetval="0" description="MIRQ clear #39" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR38" width="1" begin="6" end="6" resetval="0" description="MIRQ clear #38" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR37" width="1" begin="5" end="5" resetval="0" description="MIRQ clear #37" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR36" width="1" begin="4" end="4" resetval="0" description="MIRQ clear #36" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR35" width="1" begin="3" end="3" resetval="0" description="MIRQ clear #35" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR34" width="1" begin="2" end="2" resetval="0" description="MIRQ clear #34" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR33" width="1" begin="1" end="1" resetval="0" description="MIRQ clear #33" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQCLR32" width="1" begin="0" end="0" resetval="0" description="MIRQ clear #32" range="" rwaccess="W1toSet"/>
  </register>
  <register id="WUGEN_MEVTCLR2" acronym="WUGEN_MEVTCLR2" offset="0x78" width="32" description="This register is used to clear the dma request mask bitsWrite 0: No effectWrite 1: Clears the corresponding mask bit in the registerReads always return 0">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0x000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="MDMARQCLR19" width="1" begin="19" end="19" resetval="0" description="MDMARQ clear #19" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR18" width="1" begin="18" end="18" resetval="0" description="MDMARQ clear #18" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR17" width="1" begin="17" end="17" resetval="0" description="MDMARQ clear #17" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR16" width="1" begin="16" end="16" resetval="0" description="MDMARQ clear #16" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR15" width="1" begin="15" end="15" resetval="0" description="MDMARQ clear #15" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR14" width="1" begin="14" end="14" resetval="0" description="MDMARQ clear #14" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR13" width="1" begin="13" end="13" resetval="0" description="MDMARQ clear #13" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR12" width="1" begin="12" end="12" resetval="0" description="MDMARQ clear #12" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR11" width="1" begin="11" end="11" resetval="0" description="MDMARQ clear #11" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR10" width="1" begin="10" end="10" resetval="0" description="MDMARQ clear #10" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR9" width="1" begin="9" end="9" resetval="0" description="MDMARQ clear #9" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR8" width="1" begin="8" end="8" resetval="0" description="MDMARQ clear #8" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR7" width="1" begin="7" end="7" resetval="0" description="MDMARQ clear #7" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR6" width="1" begin="6" end="6" resetval="0" description="MDMARQ clear #6" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR5" width="1" begin="5" end="5" resetval="0" description="MDMARQ clear #5" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR4" width="1" begin="4" end="4" resetval="0" description="MDMARQ clear #4" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR3" width="1" begin="3" end="3" resetval="0" description="MDMARQ clear #3" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR2" width="1" begin="2" end="2" resetval="0" description="MDMARQ clear #2" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR1" width="1" begin="1" end="1" resetval="0" description="MDMARQ clear #1" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQCLR0" width="1" begin="0" end="0" resetval="0" description="MDMARQ clear #0" range="" rwaccess="W1toSet"/>
  </register>
  <register id="WUGEN_MEVTSET0" acronym="WUGEN_MEVTSET0" offset="0x80" width="32" description="This register is used to set the interrupt mask bits (LSB)Write 0: No effectWrite 1: Sets the corresponding mask bit in the registerReads always return 0">
    <bitfield id="MIRQSET31" width="1" begin="31" end="31" resetval="0" description="MIRQ set #31" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET30" width="1" begin="30" end="30" resetval="0" description="MIRQ set #30" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET29" width="1" begin="29" end="29" resetval="0" description="MIRQ set #29" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET28" width="1" begin="28" end="28" resetval="0" description="MIRQ set #28" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET27" width="1" begin="27" end="27" resetval="0" description="MIRQ set #27" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET26" width="1" begin="26" end="26" resetval="0" description="MIRQ set #26" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET25" width="1" begin="25" end="25" resetval="0" description="MIRQ set #25" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET24" width="1" begin="24" end="24" resetval="0" description="MIRQ set #24" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET23" width="1" begin="23" end="23" resetval="0" description="MIRQ set #23" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET22" width="1" begin="22" end="22" resetval="0" description="MIRQ set #22" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET21" width="1" begin="21" end="21" resetval="0" description="MIRQ set #21" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET20" width="1" begin="20" end="20" resetval="0" description="MIRQ set #20" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET19" width="1" begin="19" end="19" resetval="0" description="MIRQ set #19" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET18" width="1" begin="18" end="18" resetval="0" description="MIRQ set #18" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET17" width="1" begin="17" end="17" resetval="0" description="MIRQ set #17" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET16" width="1" begin="16" end="16" resetval="0" description="MIRQ set #16" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET15" width="1" begin="15" end="15" resetval="0" description="MIRQ set #15" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET14" width="1" begin="14" end="14" resetval="0" description="MIRQ set #14" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET13" width="1" begin="13" end="13" resetval="0" description="MIRQ set #13" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET12" width="1" begin="12" end="12" resetval="0" description="MIRQ set #12" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET11" width="1" begin="11" end="11" resetval="0" description="MIRQ set #11" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET10" width="1" begin="10" end="10" resetval="0" description="MIRQ set #10" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET9" width="1" begin="9" end="9" resetval="0" description="MIRQ set #9" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET8" width="1" begin="8" end="8" resetval="0" description="MIRQ set #8" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET7" width="1" begin="7" end="7" resetval="0" description="MIRQ set #7" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET6" width="1" begin="6" end="6" resetval="0" description="MIRQ set #6" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET5" width="1" begin="5" end="5" resetval="0" description="MIRQ set #5" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET4" width="1" begin="4" end="4" resetval="0" description="MIRQ set #4" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET3" width="1" begin="3" end="3" resetval="0" description="MIRQ set #3" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET2" width="1" begin="2" end="2" resetval="0" description="MIRQ set #2" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET1" width="1" begin="1" end="1" resetval="0" description="MIRQ set #1" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET0" width="1" begin="0" end="0" resetval="0" description="MIRQ set #0" range="" rwaccess="W1toSet"/>
  </register>
  <register id="WUGEN_MEVTSET1" acronym="WUGEN_MEVTSET1" offset="0x84" width="32" description="This register is used to set the interrupt mask bits (MSB)Write 0: No effectWrite 1: Sets the corresponding mask bit in the registerReads always return 0">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="MIRQSET47" width="1" begin="15" end="15" resetval="0" description="MIRQ set #47" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET46" width="1" begin="14" end="14" resetval="0" description="MIRQ set #46" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET45" width="1" begin="13" end="13" resetval="0" description="MIRQ set #45" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET44" width="1" begin="12" end="12" resetval="0" description="MIRQ set #44" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET43" width="1" begin="11" end="11" resetval="0" description="MIRQ set #43" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET42" width="1" begin="10" end="10" resetval="0" description="MIRQ set #42" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET41" width="1" begin="9" end="9" resetval="0" description="MIRQ set #41" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET40" width="1" begin="8" end="8" resetval="0" description="MIRQ set #40" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET39" width="1" begin="7" end="7" resetval="0" description="MIRQ set #39" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET38" width="1" begin="6" end="6" resetval="0" description="MIRQ set #38" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET37" width="1" begin="5" end="5" resetval="0" description="MIRQ set #37" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET36" width="1" begin="4" end="4" resetval="0" description="MIRQ set #36" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET35" width="1" begin="3" end="3" resetval="0" description="MIRQ set #35" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET34" width="1" begin="2" end="2" resetval="0" description="MIRQ set #34" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET33" width="1" begin="1" end="1" resetval="0" description="MIRQ set #33" range="" rwaccess="W1toSet"/>
    <bitfield id="MIRQSET32" width="1" begin="0" end="0" resetval="0" description="MIRQ set #32" range="" rwaccess="W1toSet"/>
  </register>
  <register id="WUGEN_MEVTSET2" acronym="WUGEN_MEVTSET2" offset="0x88" width="32" description="This register is used to set the dma requests mask bitsWrite 0: No effectWrite 1: Sets the corresponding mask bit in the registerReads always return 0">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0x000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="MDMARQSET19" width="1" begin="19" end="19" resetval="0" description="MDMARQ set #19" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET18" width="1" begin="18" end="18" resetval="0" description="MDMARQ set #18" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET17" width="1" begin="17" end="17" resetval="0" description="MDMARQ set #17" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET16" width="1" begin="16" end="16" resetval="0" description="MDMARQ set #16" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET15" width="1" begin="15" end="15" resetval="0" description="MDMARQ set #15" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET14" width="1" begin="14" end="14" resetval="0" description="MDMARQ set #14" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET13" width="1" begin="13" end="13" resetval="0" description="MDMARQ set #13" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET12" width="1" begin="12" end="12" resetval="0" description="MDMARQ set #12" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET11" width="1" begin="11" end="11" resetval="0" description="MDMARQ set #11" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET10" width="1" begin="10" end="10" resetval="0" description="MDMARQ set #10" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET9" width="1" begin="9" end="9" resetval="0" description="MDMARQ set #9" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET8" width="1" begin="8" end="8" resetval="0" description="MDMARQ set #8" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET7" width="1" begin="7" end="7" resetval="0" description="MDMARQ set #7" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET6" width="1" begin="6" end="6" resetval="0" description="MDMARQ set #6" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET5" width="1" begin="5" end="5" resetval="0" description="MDMARQ set #5" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET4" width="1" begin="4" end="4" resetval="0" description="MDMARQ set #4" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET3" width="1" begin="3" end="3" resetval="0" description="MDMARQ set #3" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET2" width="1" begin="2" end="2" resetval="0" description="MDMARQ set #2" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET1" width="1" begin="1" end="1" resetval="0" description="MDMARQ set #1" range="" rwaccess="W1toSet"/>
    <bitfield id="MDMARQSET0" width="1" begin="0" end="0" resetval="0" description="MDMARQ set #0" range="" rwaccess="W1toSet"/>
  </register>
  <register id="WUGEN_PENDEVT0" acronym="WUGEN_PENDEVT0" offset="0x90" width="32" description="This register holds the masked pending interrupts (LSB)">
    <bitfield id="PENDIRQ31" width="1" begin="31" end="31" resetval="0" description="Masked pending interrupt number 31" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ30" width="1" begin="30" end="30" resetval="0" description="Masked pending interrupt number 30" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ29" width="1" begin="29" end="29" resetval="0" description="Masked pending interrupt number 29" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ28" width="1" begin="28" end="28" resetval="0" description="Masked pending interrupt number 28" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ27" width="1" begin="27" end="27" resetval="0" description="Masked pending interrupt number 27" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ26" width="1" begin="26" end="26" resetval="0" description="Masked pending interrupt number 26" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ25" width="1" begin="25" end="25" resetval="0" description="Masked pending interrupt number 25" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ24" width="1" begin="24" end="24" resetval="0" description="Masked pending interrupt number 24" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ23" width="1" begin="23" end="23" resetval="0" description="Masked pending interrupt number 23" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ22" width="1" begin="22" end="22" resetval="0" description="Masked pending interrupt number 22" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ21" width="1" begin="21" end="21" resetval="0" description="Masked pending interrupt number 21" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ20" width="1" begin="20" end="20" resetval="0" description="Masked pending interrupt number 20" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ19" width="1" begin="19" end="19" resetval="0" description="Masked pending interrupt number 19" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ18" width="1" begin="18" end="18" resetval="0" description="Masked pending interrupt number 18" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ17" width="1" begin="17" end="17" resetval="0" description="Masked pending interrupt number 17" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ16" width="1" begin="16" end="16" resetval="0" description="Masked pending interrupt number 16" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ15" width="1" begin="15" end="15" resetval="0" description="Masked pending interrupt number 15" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ14" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 14" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ13" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 13" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ12" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 12" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ11" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 11" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ10" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 10" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ9" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 9" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ8" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 8" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ7" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 7" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ6" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 6" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ5" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 5" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ4" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 4" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ3" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 3" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ2" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 2" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ1" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 1" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ0" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 0" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_PENDEVT1" acronym="WUGEN_PENDEVT1" offset="0x94" width="32" description="This register holds the masked pending interrupts (MSB)">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PENDIRQ47" width="1" begin="15" end="15" resetval="0" description="Masked pending interrupt number 47" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ46" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 46" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ45" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 45" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ44" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 44" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ43" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 43" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ42" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 42" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ41" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 41" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ40" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 40" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ39" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 39" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ38" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 38" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ37" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 37" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ36" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 36" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ35" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 35" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ34" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 34" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ33" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 33" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ32" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 32" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_PENDEVT2" acronym="WUGEN_PENDEVT2" offset="0x98" width="32" description="This register holds the masked pending dma requests">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ19" width="1" begin="19" end="19" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ18" width="1" begin="18" end="18" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ17" width="1" begin="17" end="17" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ16" width="1" begin="16" end="16" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ15" width="1" begin="15" end="15" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ14" width="1" begin="14" end="14" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ13" width="1" begin="13" end="13" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ12" width="1" begin="12" end="12" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ11" width="1" begin="11" end="11" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ10" width="1" begin="10" end="10" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ9" width="1" begin="9" end="9" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ8" width="1" begin="8" end="8" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ7" width="1" begin="7" end="7" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ6" width="1" begin="6" end="6" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ5" width="1" begin="5" end="5" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ4" width="1" begin="4" end="4" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ3" width="1" begin="3" end="3" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ2" width="1" begin="2" end="2" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ1" width="1" begin="1" end="1" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ0" width="1" begin="0" end="0" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_PENDEVTCLR0" acronym="WUGEN_PENDEVTCLR0" offset="0x100" width="32" description="This register clears the masked pending interrupts (LSB):Write 0: No effectWrite 1: Clears the corresponding mask bit in the registerReads always return 0">
    <bitfield id="PENDIRQ31" width="1" begin="31" end="31" resetval="0" description="Masked pending interrupt number 31" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ30" width="1" begin="30" end="30" resetval="0" description="Masked pending interrupt number 30" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ29" width="1" begin="29" end="29" resetval="0" description="Masked pending interrupt number 29" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ28" width="1" begin="28" end="28" resetval="0" description="Masked pending interrupt number 28" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ27" width="1" begin="27" end="27" resetval="0" description="Masked pending interrupt number 27" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ26" width="1" begin="26" end="26" resetval="0" description="Masked pending interrupt number 26" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ25" width="1" begin="25" end="25" resetval="0" description="Masked pending interrupt number 25" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ24" width="1" begin="24" end="24" resetval="0" description="Masked pending interrupt number 24" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ23" width="1" begin="23" end="23" resetval="0" description="Masked pending interrupt number 23" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ22" width="1" begin="22" end="22" resetval="0" description="Masked pending interrupt number 22" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ21" width="1" begin="21" end="21" resetval="0" description="Masked pending interrupt number 21" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ20" width="1" begin="20" end="20" resetval="0" description="Masked pending interrupt number 20" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ19" width="1" begin="19" end="19" resetval="0" description="Masked pending interrupt number 19" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ18" width="1" begin="18" end="18" resetval="0" description="Masked pending interrupt number 18" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ17" width="1" begin="17" end="17" resetval="0" description="Masked pending interrupt number 17" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ16" width="1" begin="16" end="16" resetval="0" description="Masked pending interrupt number 16" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ15" width="1" begin="15" end="15" resetval="0" description="Masked pending interrupt number 15" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ14" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 14" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ13" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 13" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ12" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 12" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ11" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 11" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ10" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 10" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ9" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 9" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ8" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 8" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ7" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 7" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ6" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 6" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ5" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 5" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ4" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 4" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ3" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 3" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ2" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 2" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ1" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 1" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ0" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 0" range="" rwaccess="W"/>
  </register>
  <register id="WUGEN_PENDEVTCLR1" acronym="WUGEN_PENDEVTCLR1" offset="0x104" width="32" description="This register clears the masked pending interrupts (MSB) :Write 0: No effectWrite 1: Clears the corresponding mask bit in the registerReads always return 0">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="PENDIRQ47" width="1" begin="15" end="15" resetval="0" description="Masked pending interrupt number 47" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ46" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 46" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ45" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 45" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ44" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 44" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ43" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 43" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ42" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 42" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ41" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 41" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ40" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 40" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ39" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 39" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ38" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 38" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ37" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 37" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ36" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 36" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ35" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 35" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ34" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 34" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ33" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 33" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ32" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 32" range="" rwaccess="W"/>
  </register>
  <register id="WUGEN_PENDEVTCLR2" acronym="WUGEN_PENDEVTCLR2" offset="0x108" width="32" description="This register clears the masked pending dma_requests:Write 0: No effectWrite 1: Clears the corresponding mask bit in the registerReads always return 0">
    <bitfield id="Reserved" width="12" begin="31" end="20" resetval="0x000" description="Write 0s for future compatibility." range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ19" width="1" begin="19" end="19" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ18" width="1" begin="18" end="18" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ17" width="1" begin="17" end="17" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ16" width="1" begin="16" end="16" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ15" width="1" begin="15" end="15" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ14" width="1" begin="14" end="14" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ13" width="1" begin="13" end="13" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ12" width="1" begin="12" end="12" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ11" width="1" begin="11" end="11" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ10" width="1" begin="10" end="10" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ9" width="1" begin="9" end="9" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ8" width="1" begin="8" end="8" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ7" width="1" begin="7" end="7" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ6" width="1" begin="6" end="6" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ5" width="1" begin="5" end="5" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ4" width="1" begin="4" end="4" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ3" width="1" begin="3" end="3" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ2" width="1" begin="2" end="2" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ1" width="1" begin="1" end="1" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ0" width="1" begin="0" end="0" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
  </register>
</module>
