- ==Memory element== are **un-clocked flipflops** or **time delay elements**.
- The *change in input signals* can ==affect memory elements== at **any instance of time**. 
- *Because* of the ==absence of clock==, async circuits can **operate faster than sync circuits**.
- **Not easier** to ==design==
![[Pasted image 20240214104814.png]] 