TimeQuest Timing Analyzer report for ARM_System
Fri Jun 16 22:13:03 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 13. Slow Model Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 14. Slow Model Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 15. Slow Model Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 16. Slow Model Recovery: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 17. Slow Model Removal: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 18. Slow Model Minimum Pulse Width: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 19. Slow Model Minimum Pulse Width: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 20. Slow Model Minimum Pulse Width: 'CLOCK_27'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 31. Fast Model Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 32. Fast Model Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 33. Fast Model Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 34. Fast Model Recovery: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 35. Fast Model Removal: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 36. Fast Model Minimum Pulse Width: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 37. Fast Model Minimum Pulse Width: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
 38. Fast Model Minimum Pulse Width: 'CLOCK_27'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Multicorner Timing Analysis Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; ARM_System                                                     ;
; Device Family      ; Cyclone II                                                     ;
; Device Name        ; EP2C35F672C6                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Unavailable                                                    ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; ARM_System.sdc ; OK     ; Fri Jun 16 22:13:01 2023 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Generated ; 37.037 ; 27.0 MHz  ; 0.000 ; 18.518 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Generated ; 37.037 ; 27.0 MHz  ; 9.259 ; 27.777 ; 50.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
; CLOCK_27                                         ; Base      ; 37.037 ; 27.0 MHz  ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_27 }                         ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                 ;
+------------+-----------------+--------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                                  ;
+------------+-----------------+--------------------------------------------------+-------------------------------------------------------+
; 68.23 MHz  ; 68.23 MHz       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;                                                       ;
; 343.05 MHz ; 235.02 MHz      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 4.029  ; 0.000         ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 16.057 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Hold Summary                                                  ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.391 ; 0.000         ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 2.645 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Recovery Summary                                               ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 25.026 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Removal Summary                                               ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 4.580 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 16.391 ; 0.000         ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 17.518 ; 0.000         ;
; CLOCK_27                                         ; 18.518 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.063      ; 5.258      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.079      ; 5.274      ;
; 4.029 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.063      ; 5.258      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.065      ; 5.240      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.081      ; 5.256      ;
; 4.049 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.065      ; 5.240      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 5.234      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.250      ;
; 4.057 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 5.234      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.060      ; 5.219      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.235      ;
; 4.065 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.060      ; 5.219      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 5.225      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.083      ; 5.241      ;
; 4.066 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 5.225      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.070      ; 5.222      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.086      ; 5.238      ;
; 4.072 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.070      ; 5.222      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.060      ; 5.095      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.076      ; 5.111      ;
; 4.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.060      ; 5.095      ;
; 4.209 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.078      ; 5.093      ;
; 4.209 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 5.077      ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.057 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.656     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.101     ; 11.653     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.259 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.447     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.261 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.108     ; 11.445     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.322 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.365     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.127     ; 11.363     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.348     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.113     ; 11.345     ;
; 16.373 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.122     ; 11.319     ;
; 16.373 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.122     ; 11.319     ;
; 16.373 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.122     ; 11.319     ;
; 16.373 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.122     ; 11.319     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.391 ; miniUART:UART|TxUnit:TxDev|TxD                                                    ; miniUART:UART|TxUnit:TxDev|TxD                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                               ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                               ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]   ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; TimerCounter:Timer|StatusR[0]                                                     ; TimerCounter:Timer|StatusR[0]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[4]                                                          ; GPIO:uGPIO|SW_StatusR[4]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[5]                                                          ; GPIO:uGPIO|SW_StatusR[5]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[6]                                                          ; GPIO:uGPIO|SW_StatusR[6]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[7]                                                          ; GPIO:uGPIO|SW_StatusR[7]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[8]                                                          ; GPIO:uGPIO|SW_StatusR[8]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[9]                                                          ; GPIO:uGPIO|SW_StatusR[9]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[10]                                                         ; GPIO:uGPIO|SW_StatusR[10]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[11]                                                         ; GPIO:uGPIO|SW_StatusR[11]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[12]                                                         ; GPIO:uGPIO|SW_StatusR[12]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[2]                                                          ; GPIO:uGPIO|SW_StatusR[2]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[2]                                                         ; GPIO:uGPIO|KEY_StatusR[2]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[3]                                                          ; GPIO:uGPIO|SW_StatusR[3]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[3]                                                         ; GPIO:uGPIO|KEY_StatusR[3]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|Start                                                  ; miniUART:UART|RxUnit:RxDev|Start                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[3]                                                            ; miniUART:UART|CSReg[3]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                                 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[13]                                                         ; GPIO:uGPIO|SW_StatusR[13]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[0]                                                          ; GPIO:uGPIO|SW_StatusR[0]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[0]                                                            ; miniUART:UART|CSReg[0]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[14]                                                         ; GPIO:uGPIO|SW_StatusR[14]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[15]                                                         ; GPIO:uGPIO|SW_StatusR[15]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[16]                                                         ; GPIO:uGPIO|SW_StatusR[16]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[17]                                                         ; GPIO:uGPIO|SW_StatusR[17]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[1]                                                         ; GPIO:uGPIO|KEY_StatusR[1]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[1]                                                          ; GPIO:uGPIO|SW_StatusR[1]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[1]                                                            ; miniUART:UART|CSReg[1]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; miniUART:UART|TxUnit:TxDev|TReg[5]                                                ; miniUART:UART|TxUnit:TxDev|TReg[4]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.779      ;
; 0.516 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[30]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; miniUART:UART|RxUnit:RxDev|ShtReg[3]                                              ; miniUART:UART|RxUnit:RxDev|DOut[3]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw10|c_state.S10                                            ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; GPIO:uGPIO|key_detect:sw14|c_state.S6                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S7                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S11                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw2|c_state.S10                                             ; GPIO:uGPIO|key_detect:sw2|c_state.S11                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:key1|c_state.S10                                            ; GPIO:uGPIO|key_detect:key1|c_state.S11                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; miniUART:UART|TxUnit:TxDev|TReg[2]                                                ; miniUART:UART|TxUnit:TxDev|TReg[1]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; miniUART:UART|TxUnit:TxDev|TReg[6]                                                ; miniUART:UART|TxUnit:TxDev|TReg[5]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw10|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key1|c_state.S12                                            ; GPIO:uGPIO|key_detect:key1|c_state.S13                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S10                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw2|c_state.S5                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S6                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key1|c_state.S5                                             ; GPIO:uGPIO|key_detect:key1|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; miniUART:UART|TxUnit:TxDev|TReg[3]                                                ; miniUART:UART|TxUnit:TxDev|TReg[2]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw16|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw16|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw2|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw16|c_state.S8                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S9                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[22] ; TimerCounter:Timer|CompareR[22]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw14|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw14|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw11|c_state.S7                                             ; GPIO:uGPIO|key_detect:sw11|c_state.S8                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw16|c_state.S9                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S10                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw16|c_state.S1                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S2                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw8|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw2|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw2|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                            ; GPIO:uGPIO|key_detect:sw11|c_state.S13                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw1|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw1|c_state.S12                                             ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key1|c_state.S11                                            ; GPIO:uGPIO|key_detect:key1|c_state.S12                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw9|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[6]         ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[8]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; miniUART:UART|RxUnit:RxDev|ShtReg[6]                                              ; miniUART:UART|RxUnit:RxDev|ShtReg[5]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw9|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw9|c_state.S12                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S13                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.025     ; 2.854      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.037     ; 2.843      ;
; 28.437 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[6]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.083      ; 0.976      ;
; 28.437 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.083      ; 0.976      ;
; 28.456 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.087      ; 0.999      ;
; 28.458 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.083      ; 0.997      ;
; 28.463 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.083      ; 1.002      ;
; 28.495 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.055      ; 1.006      ;
; 28.497 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.055      ; 1.008      ;
; 28.661 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[2]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.071      ; 1.188      ;
; 28.665 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[25]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.073      ; 1.194      ;
; 28.706 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.087      ; 1.249      ;
; 28.711 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.087      ; 1.254      ;
; 28.713 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.085      ; 1.254      ;
; 28.727 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.083      ; 1.266      ;
; 28.746 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[8]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.081      ; 1.283      ;
; 28.747 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.055      ; 1.258      ;
; 28.749 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.087      ; 1.292      ;
; 28.751 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.085      ; 1.292      ;
; 28.759 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg8 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.062      ; 1.277      ;
; 28.760 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.086      ; 1.302      ;
; 28.761 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.080      ; 1.297      ;
; 28.767 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.085      ; 1.308      ;
; 28.768 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.082      ; 1.306      ;
; 28.770 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.055      ; 1.281      ;
; 28.770 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.087      ; 1.313      ;
; 28.773 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.089      ; 1.318      ;
; 28.787 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.061      ; 1.304      ;
; 28.788 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.088      ; 1.332      ;
; 28.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.089      ; 1.337      ;
; 28.797 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.088      ; 1.341      ;
; 28.801 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.059      ; 1.316      ;
; 28.806 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.085      ; 1.347      ;
; 28.807 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg4 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.058      ; 1.321      ;
; 28.810 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.054      ; 1.320      ;
; 28.810 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.090      ; 1.356      ;
; 28.824 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.055      ; 1.335      ;
; 28.824 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.056      ; 1.336      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.007      ; 12.054     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 12.052     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 12.048     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 12.052     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 12.052     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 12.052     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 12.050     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 12.042     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 12.052     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 12.045     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 12.045     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 12.045     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 12.042     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 12.038     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 12.039     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 12.050     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 12.039     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 12.048     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 12.048     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 12.048     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 12.048     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.006     ; 12.041     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.010     ; 12.037     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 12.038     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 12.042     ;
; 25.026 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 12.050     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.007      ; 11.817     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.815     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.811     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.815     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.815     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.815     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 11.813     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 11.805     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.815     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.808     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.808     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.808     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 11.805     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 11.801     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 11.802     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 11.813     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 11.802     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.811     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.811     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.811     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.811     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.006     ; 11.804     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.010     ; 11.800     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 11.801     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 11.805     ;
; 25.263 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 11.813     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.007      ; 11.737     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.735     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.731     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.735     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.735     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.735     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 11.733     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 11.725     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.005      ; 11.735     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.728     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.728     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.728     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 11.725     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 11.721     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 11.722     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 11.733     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 11.722     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.731     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.731     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.731     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 11.731     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.006     ; 11.724     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.010     ; 11.720     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 11.721     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 11.725     ;
; 25.343 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 11.733     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 11.478     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.002      ; 11.476     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.472     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.002      ; 11.476     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.002      ; 11.476     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.002      ; 11.476     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.000      ; 11.474     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 11.466     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.002      ; 11.476     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 11.469     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 11.469     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 11.469     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 11.466     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.012     ; 11.462     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.011     ; 11.463     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.000      ; 11.474     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.011     ; 11.463     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.472     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.472     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.472     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 11.472     ;
; 25.599 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 11.465     ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 4.846      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_RegWrite_W|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 4.846      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 4.846      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.022     ; 4.824      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.022     ; 4.824      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.022     ; 4.824      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.022     ; 4.824      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.022     ; 4.824      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.022     ; 4.824      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.022     ; 4.824      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.022     ; 4.824      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_MemtoReg_W|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 4.847      ;
; 4.580 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemRead_M|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 4.846      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.006      ; 6.088      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.086      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.082      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.086      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.086      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.086      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 6.084      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.006     ; 6.076      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.086      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.003     ; 6.079      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.003     ; 6.079      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.003     ; 6.079      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.006     ; 6.076      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 6.072      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 6.073      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 6.084      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 6.073      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.082      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.082      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.082      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.082      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.075      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 6.071      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 6.072      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.006     ; 6.076      ;
; 5.816 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 6.084      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.006      ; 6.363      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.361      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.357      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.361      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.361      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.361      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 6.359      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.006     ; 6.351      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 6.361      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.003     ; 6.354      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.003     ; 6.354      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.003     ; 6.354      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.006     ; 6.351      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 6.347      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 6.348      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 6.359      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 6.348      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.357      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.357      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.357      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 6.357      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.350      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 6.346      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 6.347      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.006     ; 6.351      ;
; 6.091 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 6.359      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 6.448      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.446      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 6.442      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.446      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.446      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.446      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 6.444      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 6.436      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.446      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.014     ; 6.439      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.014     ; 6.439      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.014     ; 6.439      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 6.436      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 6.432      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 6.433      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 6.444      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 6.433      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 6.442      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 6.442      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 6.442      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 6.442      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.018     ; 6.435      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.022     ; 6.431      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 6.432      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 6.436      ;
; 6.187 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 6.444      ;
; 6.211 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 6.472      ;
; 6.211 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.470      ;
; 6.211 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 6.466      ;
; 6.211 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.470      ;
; 6.211 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.470      ;
; 6.211 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.470      ;
; 6.211 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 6.468      ;
; 6.211 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 6.460      ;
; 6.211 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.007     ; 6.470      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------+
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|KEY_StatusR[1] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|KEY_StatusR[2] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|KEY_StatusR[3] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[10]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[11]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[12]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[13]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[14]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[15]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[16]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[17]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[9]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[0]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[10] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[11] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[12] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[13] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[14] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[15] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[16] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[17] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[1]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[2]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[3]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[4]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[5]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; KEY[*]    ; CLOCK_27   ; 6.879 ; 6.879 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[0]   ; CLOCK_27   ; 6.879 ; 6.879 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[1]   ; CLOCK_27   ; 6.822 ; 6.822 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[2]   ; CLOCK_27   ; 6.081 ; 6.081 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[3]   ; CLOCK_27   ; 6.701 ; 6.701 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; SW[*]     ; CLOCK_27   ; 6.824 ; 6.824 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[0]    ; CLOCK_27   ; 2.581 ; 2.581 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[1]    ; CLOCK_27   ; 2.930 ; 2.930 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[2]    ; CLOCK_27   ; 2.859 ; 2.859 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[3]    ; CLOCK_27   ; 2.721 ; 2.721 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[4]    ; CLOCK_27   ; 2.648 ; 2.648 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[5]    ; CLOCK_27   ; 2.499 ; 2.499 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[6]    ; CLOCK_27   ; 3.024 ; 3.024 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[7]    ; CLOCK_27   ; 2.679 ; 2.679 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[8]    ; CLOCK_27   ; 3.097 ; 3.097 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[9]    ; CLOCK_27   ; 3.365 ; 3.365 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[10]   ; CLOCK_27   ; 2.734 ; 2.734 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[11]   ; CLOCK_27   ; 2.408 ; 2.408 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[12]   ; CLOCK_27   ; 2.389 ; 2.389 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[13]   ; CLOCK_27   ; 6.813 ; 6.813 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[14]   ; CLOCK_27   ; 6.408 ; 6.408 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[15]   ; CLOCK_27   ; 6.801 ; 6.801 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[16]   ; CLOCK_27   ; 6.824 ; 6.824 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[17]   ; CLOCK_27   ; 6.805 ; 6.805 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_RXD  ; CLOCK_27   ; 8.166 ; 8.166 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]    ; CLOCK_27   ; -5.833 ; -5.833 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[0]   ; CLOCK_27   ; -6.649 ; -6.649 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[1]   ; CLOCK_27   ; -6.437 ; -6.437 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[2]   ; CLOCK_27   ; -5.833 ; -5.833 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[3]   ; CLOCK_27   ; -6.453 ; -6.453 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; SW[*]     ; CLOCK_27   ; -2.019 ; -2.019 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[0]    ; CLOCK_27   ; -2.331 ; -2.331 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[1]    ; CLOCK_27   ; -2.513 ; -2.513 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[2]    ; CLOCK_27   ; -2.337 ; -2.337 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[3]    ; CLOCK_27   ; -2.196 ; -2.196 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[4]    ; CLOCK_27   ; -2.286 ; -2.286 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[5]    ; CLOCK_27   ; -2.253 ; -2.253 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[6]    ; CLOCK_27   ; -2.667 ; -2.667 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[7]    ; CLOCK_27   ; -2.435 ; -2.435 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[8]    ; CLOCK_27   ; -2.612 ; -2.612 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[9]    ; CLOCK_27   ; -3.119 ; -3.119 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[10]   ; CLOCK_27   ; -2.499 ; -2.499 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[11]   ; CLOCK_27   ; -2.019 ; -2.019 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[12]   ; CLOCK_27   ; -2.129 ; -2.129 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[13]   ; CLOCK_27   ; -6.292 ; -6.292 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[14]   ; CLOCK_27   ; -6.034 ; -6.034 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[15]   ; CLOCK_27   ; -6.559 ; -6.559 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[16]   ; CLOCK_27   ; -6.576 ; -6.576 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[17]   ; CLOCK_27   ; -6.298 ; -6.298 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_RXD  ; CLOCK_27   ; -6.689 ; -6.689 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0[*]   ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[0]  ; CLOCK_27   ; 5.182 ; 5.182 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[1]  ; CLOCK_27   ; 5.113 ; 5.113 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[2]  ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[3]  ; CLOCK_27   ; 4.922 ; 4.922 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[4]  ; CLOCK_27   ; 4.912 ; 4.912 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[5]  ; CLOCK_27   ; 4.909 ; 4.909 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[6]  ; CLOCK_27   ; 4.889 ; 4.889 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX1[*]   ; CLOCK_27   ; 4.115 ; 4.115 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[0]  ; CLOCK_27   ; 4.060 ; 4.060 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[1]  ; CLOCK_27   ; 4.115 ; 4.115 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[2]  ; CLOCK_27   ; 4.072 ; 4.072 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[3]  ; CLOCK_27   ; 3.938 ; 3.938 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[4]  ; CLOCK_27   ; 3.952 ; 3.952 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[5]  ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[6]  ; CLOCK_27   ; 3.918 ; 3.918 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX2[*]   ; CLOCK_27   ; 3.960 ; 3.960 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[0]  ; CLOCK_27   ; 3.947 ; 3.947 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[1]  ; CLOCK_27   ; 3.873 ; 3.873 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[2]  ; CLOCK_27   ; 3.960 ; 3.960 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[3]  ; CLOCK_27   ; 3.911 ; 3.911 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[4]  ; CLOCK_27   ; 3.661 ; 3.661 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[5]  ; CLOCK_27   ; 3.656 ; 3.656 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[6]  ; CLOCK_27   ; 3.647 ; 3.647 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX3[*]   ; CLOCK_27   ; 6.088 ; 6.088 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[0]  ; CLOCK_27   ; 5.615 ; 5.615 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[1]  ; CLOCK_27   ; 5.210 ; 5.210 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[2]  ; CLOCK_27   ; 5.499 ; 5.499 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[3]  ; CLOCK_27   ; 5.873 ; 5.873 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[4]  ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[5]  ; CLOCK_27   ; 6.040 ; 6.040 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[6]  ; CLOCK_27   ; 6.088 ; 6.088 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX4[*]   ; CLOCK_27   ; 6.329 ; 6.329 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[0]  ; CLOCK_27   ; 4.785 ; 4.785 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[1]  ; CLOCK_27   ; 6.222 ; 6.222 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[2]  ; CLOCK_27   ; 6.329 ; 6.329 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[3]  ; CLOCK_27   ; 5.475 ; 5.475 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[4]  ; CLOCK_27   ; 5.425 ; 5.425 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[5]  ; CLOCK_27   ; 5.016 ; 5.016 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[6]  ; CLOCK_27   ; 5.953 ; 5.953 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX5[*]   ; CLOCK_27   ; 6.234 ; 6.234 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[0]  ; CLOCK_27   ; 5.270 ; 5.270 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[1]  ; CLOCK_27   ; 4.681 ; 4.681 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[2]  ; CLOCK_27   ; 5.520 ; 5.520 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[3]  ; CLOCK_27   ; 4.813 ; 4.813 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[4]  ; CLOCK_27   ; 5.524 ; 5.524 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[5]  ; CLOCK_27   ; 4.950 ; 4.950 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[6]  ; CLOCK_27   ; 6.234 ; 6.234 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX6[*]   ; CLOCK_27   ; 4.456 ; 4.456 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[0]  ; CLOCK_27   ; 3.863 ; 3.863 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[1]  ; CLOCK_27   ; 3.850 ; 3.850 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[2]  ; CLOCK_27   ; 3.848 ; 3.848 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[3]  ; CLOCK_27   ; 4.373 ; 4.373 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[4]  ; CLOCK_27   ; 4.380 ; 4.380 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[5]  ; CLOCK_27   ; 4.456 ; 4.456 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[6]  ; CLOCK_27   ; 4.356 ; 4.356 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX7[*]   ; CLOCK_27   ; 4.575 ; 4.575 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[0]  ; CLOCK_27   ; 4.404 ; 4.404 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[1]  ; CLOCK_27   ; 4.402 ; 4.402 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[2]  ; CLOCK_27   ; 4.378 ; 4.378 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[3]  ; CLOCK_27   ; 4.378 ; 4.378 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[4]  ; CLOCK_27   ; 4.387 ; 4.387 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[5]  ; CLOCK_27   ; 4.575 ; 4.575 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[6]  ; CLOCK_27   ; 4.566 ; 4.566 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDG[*]   ; CLOCK_27   ; 7.010 ; 7.010 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[0]  ; CLOCK_27   ; 6.357 ; 6.357 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[1]  ; CLOCK_27   ; 5.193 ; 5.193 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[2]  ; CLOCK_27   ; 7.010 ; 7.010 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[3]  ; CLOCK_27   ; 5.956 ; 5.956 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[4]  ; CLOCK_27   ; 6.815 ; 6.815 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[5]  ; CLOCK_27   ; 6.791 ; 6.791 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[6]  ; CLOCK_27   ; 6.671 ; 6.671 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[7]  ; CLOCK_27   ; 5.638 ; 5.638 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[8]  ; CLOCK_27   ; 5.008 ; 5.008 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDR[*]   ; CLOCK_27   ; 7.547 ; 7.547 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[0]  ; CLOCK_27   ; 7.547 ; 7.547 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[1]  ; CLOCK_27   ; 6.084 ; 6.084 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[2]  ; CLOCK_27   ; 6.783 ; 6.783 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[3]  ; CLOCK_27   ; 5.963 ; 5.963 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[4]  ; CLOCK_27   ; 6.111 ; 6.111 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[5]  ; CLOCK_27   ; 6.299 ; 6.299 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[6]  ; CLOCK_27   ; 6.762 ; 6.762 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[7]  ; CLOCK_27   ; 6.466 ; 6.466 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[8]  ; CLOCK_27   ; 5.301 ; 5.301 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[9]  ; CLOCK_27   ; 5.626 ; 5.626 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[10] ; CLOCK_27   ; 5.401 ; 5.401 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[11] ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[12] ; CLOCK_27   ; 5.379 ; 5.379 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[13] ; CLOCK_27   ; 5.254 ; 5.254 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[14] ; CLOCK_27   ; 4.899 ; 4.899 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[15] ; CLOCK_27   ; 5.228 ; 5.228 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[16] ; CLOCK_27   ; 5.162 ; 5.162 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[17] ; CLOCK_27   ; 5.178 ; 5.178 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_TXD  ; CLOCK_27   ; 6.390 ; 6.390 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.889 ; 4.889 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[0]  ; CLOCK_27   ; 5.182 ; 5.182 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[1]  ; CLOCK_27   ; 5.113 ; 5.113 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[2]  ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[3]  ; CLOCK_27   ; 4.922 ; 4.922 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[4]  ; CLOCK_27   ; 4.912 ; 4.912 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[5]  ; CLOCK_27   ; 4.909 ; 4.909 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[6]  ; CLOCK_27   ; 4.889 ; 4.889 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX1[*]   ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[0]  ; CLOCK_27   ; 4.060 ; 4.060 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[1]  ; CLOCK_27   ; 4.115 ; 4.115 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[2]  ; CLOCK_27   ; 4.072 ; 4.072 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[3]  ; CLOCK_27   ; 3.938 ; 3.938 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[4]  ; CLOCK_27   ; 3.952 ; 3.952 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[5]  ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[6]  ; CLOCK_27   ; 3.918 ; 3.918 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX2[*]   ; CLOCK_27   ; 3.647 ; 3.647 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[0]  ; CLOCK_27   ; 3.947 ; 3.947 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[1]  ; CLOCK_27   ; 3.873 ; 3.873 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[2]  ; CLOCK_27   ; 3.960 ; 3.960 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[3]  ; CLOCK_27   ; 3.911 ; 3.911 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[4]  ; CLOCK_27   ; 3.661 ; 3.661 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[5]  ; CLOCK_27   ; 3.656 ; 3.656 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[6]  ; CLOCK_27   ; 3.647 ; 3.647 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX3[*]   ; CLOCK_27   ; 5.210 ; 5.210 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[0]  ; CLOCK_27   ; 5.615 ; 5.615 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[1]  ; CLOCK_27   ; 5.210 ; 5.210 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[2]  ; CLOCK_27   ; 5.499 ; 5.499 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[3]  ; CLOCK_27   ; 5.873 ; 5.873 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[4]  ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[5]  ; CLOCK_27   ; 6.040 ; 6.040 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[6]  ; CLOCK_27   ; 6.088 ; 6.088 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX4[*]   ; CLOCK_27   ; 4.785 ; 4.785 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[0]  ; CLOCK_27   ; 4.785 ; 4.785 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[1]  ; CLOCK_27   ; 6.222 ; 6.222 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[2]  ; CLOCK_27   ; 6.329 ; 6.329 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[3]  ; CLOCK_27   ; 5.475 ; 5.475 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[4]  ; CLOCK_27   ; 5.425 ; 5.425 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[5]  ; CLOCK_27   ; 5.016 ; 5.016 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[6]  ; CLOCK_27   ; 5.953 ; 5.953 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX5[*]   ; CLOCK_27   ; 4.681 ; 4.681 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[0]  ; CLOCK_27   ; 5.270 ; 5.270 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[1]  ; CLOCK_27   ; 4.681 ; 4.681 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[2]  ; CLOCK_27   ; 5.520 ; 5.520 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[3]  ; CLOCK_27   ; 4.813 ; 4.813 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[4]  ; CLOCK_27   ; 5.524 ; 5.524 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[5]  ; CLOCK_27   ; 4.950 ; 4.950 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[6]  ; CLOCK_27   ; 6.234 ; 6.234 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX6[*]   ; CLOCK_27   ; 3.848 ; 3.848 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[0]  ; CLOCK_27   ; 3.863 ; 3.863 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[1]  ; CLOCK_27   ; 3.850 ; 3.850 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[2]  ; CLOCK_27   ; 3.848 ; 3.848 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[3]  ; CLOCK_27   ; 4.373 ; 4.373 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[4]  ; CLOCK_27   ; 4.380 ; 4.380 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[5]  ; CLOCK_27   ; 4.456 ; 4.456 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[6]  ; CLOCK_27   ; 4.356 ; 4.356 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX7[*]   ; CLOCK_27   ; 4.378 ; 4.378 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[0]  ; CLOCK_27   ; 4.404 ; 4.404 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[1]  ; CLOCK_27   ; 4.402 ; 4.402 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[2]  ; CLOCK_27   ; 4.378 ; 4.378 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[3]  ; CLOCK_27   ; 4.378 ; 4.378 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[4]  ; CLOCK_27   ; 4.387 ; 4.387 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[5]  ; CLOCK_27   ; 4.575 ; 4.575 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[6]  ; CLOCK_27   ; 4.566 ; 4.566 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDG[*]   ; CLOCK_27   ; 5.008 ; 5.008 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[0]  ; CLOCK_27   ; 6.357 ; 6.357 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[1]  ; CLOCK_27   ; 5.193 ; 5.193 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[2]  ; CLOCK_27   ; 7.010 ; 7.010 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[3]  ; CLOCK_27   ; 5.956 ; 5.956 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[4]  ; CLOCK_27   ; 6.815 ; 6.815 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[5]  ; CLOCK_27   ; 6.791 ; 6.791 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[6]  ; CLOCK_27   ; 6.671 ; 6.671 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[7]  ; CLOCK_27   ; 5.638 ; 5.638 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[8]  ; CLOCK_27   ; 5.008 ; 5.008 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDR[*]   ; CLOCK_27   ; 4.899 ; 4.899 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[0]  ; CLOCK_27   ; 7.547 ; 7.547 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[1]  ; CLOCK_27   ; 6.084 ; 6.084 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[2]  ; CLOCK_27   ; 6.783 ; 6.783 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[3]  ; CLOCK_27   ; 5.963 ; 5.963 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[4]  ; CLOCK_27   ; 6.111 ; 6.111 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[5]  ; CLOCK_27   ; 6.299 ; 6.299 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[6]  ; CLOCK_27   ; 6.762 ; 6.762 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[7]  ; CLOCK_27   ; 6.466 ; 6.466 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[8]  ; CLOCK_27   ; 5.301 ; 5.301 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[9]  ; CLOCK_27   ; 5.626 ; 5.626 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[10] ; CLOCK_27   ; 5.401 ; 5.401 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[11] ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[12] ; CLOCK_27   ; 5.379 ; 5.379 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[13] ; CLOCK_27   ; 5.254 ; 5.254 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[14] ; CLOCK_27   ; 4.899 ; 4.899 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[15] ; CLOCK_27   ; 5.228 ; 5.228 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[16] ; CLOCK_27   ; 5.162 ; 5.162 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[17] ; CLOCK_27   ; 5.178 ; 5.178 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_TXD  ; CLOCK_27   ; 6.390 ; 6.390 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 6.774  ; 0.000         ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 21.928 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Hold Summary                                                  ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.215 ; 0.000         ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 2.318 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Recovery Summary                                               ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 31.269 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Removal Summary                                               ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 2.485 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 16.391 ; 0.000         ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 17.518 ; 0.000         ;
; CLOCK_27                                         ; 18.518 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.546      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.548      ;
; 6.774 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.546      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.533      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.535      ;
; 6.789 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.533      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.059      ; 2.527      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.061      ; 2.529      ;
; 6.790 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.059      ; 2.527      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.065      ; 2.531      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.533      ;
; 6.792 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.065      ; 2.531      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.522      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.069      ; 2.524      ;
; 6.803 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.067      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.520      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.068      ; 2.522      ;
; 6.804 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.066      ; 2.520      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.060      ; 2.440      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.442      ;
; 6.878 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.060      ; 2.440      ;
; 6.893 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.064      ; 2.429      ;
; 6.893 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.259        ; 0.062      ; 2.427      ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.928 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.799      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.930 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.083     ; 5.797      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.945 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.777      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 21.947 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.088     ; 5.775      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.031 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.703      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.033 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.076     ; 5.701      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.647      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.061 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.104     ; 5.645      ;
; 22.068 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.099     ; 5.643      ;
; 22.068 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.093     ; 5.649      ;
; 22.068 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.099     ; 5.643      ;
; 22.068 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.778       ; -0.099     ; 5.643      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.215 ; miniUART:UART|TxUnit:TxDev|TxD                                                    ; miniUART:UART|TxUnit:TxDev|TxD                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                               ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                               ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]   ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TimerCounter:Timer|StatusR[0]                                                     ; TimerCounter:Timer|StatusR[0]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[4]                                                          ; GPIO:uGPIO|SW_StatusR[4]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[5]                                                          ; GPIO:uGPIO|SW_StatusR[5]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[6]                                                          ; GPIO:uGPIO|SW_StatusR[6]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[7]                                                          ; GPIO:uGPIO|SW_StatusR[7]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[8]                                                          ; GPIO:uGPIO|SW_StatusR[8]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[9]                                                          ; GPIO:uGPIO|SW_StatusR[9]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[10]                                                         ; GPIO:uGPIO|SW_StatusR[10]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[11]                                                         ; GPIO:uGPIO|SW_StatusR[11]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[12]                                                         ; GPIO:uGPIO|SW_StatusR[12]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[2]                                                          ; GPIO:uGPIO|SW_StatusR[2]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[2]                                                         ; GPIO:uGPIO|KEY_StatusR[2]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[3]                                                          ; GPIO:uGPIO|SW_StatusR[3]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[3]                                                         ; GPIO:uGPIO|KEY_StatusR[3]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|Start                                                  ; miniUART:UART|RxUnit:RxDev|Start                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[3]                                                            ; miniUART:UART|CSReg[3]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                                 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[13]                                                         ; GPIO:uGPIO|SW_StatusR[13]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[0]                                                          ; GPIO:uGPIO|SW_StatusR[0]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[0]                                                            ; miniUART:UART|CSReg[0]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[14]                                                         ; GPIO:uGPIO|SW_StatusR[14]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[15]                                                         ; GPIO:uGPIO|SW_StatusR[15]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[16]                                                         ; GPIO:uGPIO|SW_StatusR[16]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[17]                                                         ; GPIO:uGPIO|SW_StatusR[17]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[1]                                                         ; GPIO:uGPIO|KEY_StatusR[1]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[1]                                                          ; GPIO:uGPIO|SW_StatusR[1]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[1]                                                            ; miniUART:UART|CSReg[1]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; miniUART:UART|TxUnit:TxDev|TReg[5]                                                ; miniUART:UART|TxUnit:TxDev|TReg[4]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; miniUART:UART|RxUnit:RxDev|ShtReg[3]                                              ; miniUART:UART|RxUnit:RxDev|DOut[3]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; GPIO:uGPIO|key_detect:sw10|c_state.S10                                            ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[30]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw14|c_state.S6                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S7                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; miniUART:UART|TxUnit:TxDev|TReg[2]                                                ; miniUART:UART|TxUnit:TxDev|TReg[1]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; miniUART:UART|TxUnit:TxDev|TReg[6]                                                ; miniUART:UART|TxUnit:TxDev|TReg[5]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw10|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[22] ; TimerCounter:Timer|CompareR[22]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S11                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw2|c_state.S10                                             ; GPIO:uGPIO|key_detect:sw2|c_state.S11                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key1|c_state.S12                                            ; GPIO:uGPIO|key_detect:key1|c_state.S13                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key1|c_state.S10                                            ; GPIO:uGPIO|key_detect:key1|c_state.S11                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw16|c_state.S9                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S10                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S10                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw2|c_state.S5                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S6                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key1|c_state.S5                                             ; GPIO:uGPIO|key_detect:key1|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[6]         ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[8]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[0]        ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[0]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw8|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw14|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw14|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw16|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw16|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw2|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw11|c_state.S7                                             ; GPIO:uGPIO|key_detect:sw11|c_state.S8                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw16|c_state.S1                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S2                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; miniUART:UART|RxUnit:RxDev|frameErr                                               ; miniUART:UART|CSReg[1]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; miniUART:UART|TxUnit:TxDev|TReg[3]                                                ; miniUART:UART|TxUnit:TxDev|TReg[2]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw2|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw2|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                            ; GPIO:uGPIO|key_detect:sw11|c_state.S13                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw1|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw1|c_state.S12                                             ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key1|c_state.S11                                            ; GPIO:uGPIO|key_detect:key1|c_state.S12                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw9|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw16|c_state.S8                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S9                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.018     ; 2.438      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000        ; -0.017     ; 2.442      ;
; 28.060 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[6]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.066      ; 0.486      ;
; 28.062 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.066      ; 0.488      ;
; 28.067 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.070      ; 0.497      ;
; 28.070 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.066      ; 0.496      ;
; 28.073 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.066      ; 0.499      ;
; 28.078 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.062      ; 0.500      ;
; 28.082 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.062      ; 0.504      ;
; 28.148 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[25]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.070      ; 0.578      ;
; 28.150 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[2]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.068      ; 0.578      ;
; 28.188 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.071      ; 0.619      ;
; 28.189 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.070      ; 0.619      ;
; 28.191 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.068      ; 0.619      ;
; 28.192 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[8]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.078      ; 0.630      ;
; 28.199 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.062      ; 0.621      ;
; 28.203 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.068      ; 0.631      ;
; 28.204 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg8 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.068      ; 0.632      ;
; 28.205 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.066      ; 0.631      ;
; 28.209 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.064      ; 0.633      ;
; 28.210 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.068      ; 0.638      ;
; 28.210 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.072      ; 0.642      ;
; 28.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.068      ; 0.639      ;
; 28.213 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.070      ; 0.643      ;
; 28.214 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.066      ; 0.640      ;
; 28.215 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.070      ; 0.645      ;
; 28.217 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.061      ; 0.638      ;
; 28.219 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.068      ; 0.647      ;
; 28.223 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg4 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.064      ; 0.647      ;
; 28.223 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.060      ; 0.643      ;
; 28.229 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.066      ; 0.655      ;
; 28.232 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.070      ; 0.662      ;
; 28.232 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.063      ; 0.655      ;
; 28.235 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.071      ; 0.666      ;
; 28.239 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.072      ; 0.671      ;
; 28.241 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg6 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.058      ; 0.659      ;
; 28.243 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.063      ; 0.666      ;
; 28.244 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.778      ; 0.061      ; 0.665      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.007      ; 5.807      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.804      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.803      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.804      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.804      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.804      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.803      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.795      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.804      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 5.798      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 5.798      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 5.798      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.795      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 5.792      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.007     ; 5.793      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.803      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.007     ; 5.793      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.803      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.803      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.803      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.803      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.795      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 5.791      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 5.792      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.795      ;
; 31.269 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.803      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.007      ; 5.702      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.699      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.698      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.699      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.699      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.699      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.698      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.690      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.699      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 5.693      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 5.693      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 5.693      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.690      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 5.687      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.007     ; 5.688      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.698      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.007     ; 5.688      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.698      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.698      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.698      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.698      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.690      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 5.686      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 5.687      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.690      ;
; 31.374 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[14] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.698      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.007      ; 5.689      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.686      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.685      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.686      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.686      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.686      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.685      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.677      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.686      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 5.680      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 5.680      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.002     ; 5.680      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.677      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 5.674      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.007     ; 5.675      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.685      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.007     ; 5.675      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.685      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.685      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.685      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.685      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.677      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.009     ; 5.673      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 5.674      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.677      ;
; 31.387 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[12] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.003      ; 5.685      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.004      ; 5.600      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 5.597      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.000      ; 5.596      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 5.597      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 5.597      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 5.597      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.000      ; 5.596      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 5.588      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.001      ; 5.597      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.591      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.591      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.005     ; 5.591      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 5.588      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.011     ; 5.585      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.010     ; 5.586      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.000      ; 5.596      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.010     ; 5.586      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.000      ; 5.596      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.000      ; 5.596      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.000      ; 5.596      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; 0.000      ; 5.596      ;
; 31.473 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26] ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 37.037       ; -0.008     ; 5.588      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.637      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_RegWrite_W|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.637      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.637      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 2.617      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 2.617      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 2.617      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 2.617      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 2.617      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 2.617      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 2.617      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 2.617      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_MemtoReg_W|regout ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 2.639      ;
; 2.485 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemRead_M|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 2.637      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 3.201      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.198      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.197      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.198      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.198      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.198      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.197      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.189      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.198      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 3.192      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 3.192      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 3.192      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.189      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 3.186      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 3.187      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.197      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 3.187      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.197      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.197      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.197      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.197      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.189      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.012     ; 3.185      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 3.186      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.189      ;
; 3.045 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.197      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.004      ; 3.324      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.321      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.320      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.321      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.321      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.321      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.320      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.312      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 3.321      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 3.315      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 3.315      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 3.315      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.312      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 3.309      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 3.310      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.320      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.010     ; 3.310      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.320      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.320      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.320      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.320      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.312      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.012     ; 3.308      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 3.309      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.312      ;
; 3.168 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 3.320      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 3.358      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.355      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.354      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.355      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.355      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.355      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.354      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 3.346      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.355      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.014     ; 3.349      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.014     ; 3.349      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.014     ; 3.349      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 3.346      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.343      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[4]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.019     ; 3.344      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.354      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.019     ; 3.344      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.354      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.354      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.354      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.354      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 3.346      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.021     ; 3.342      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.020     ; 3.343      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 3.346      ;
; 3.211 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.354      ;
; 3.235 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[2]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.005     ; 3.382      ;
; 3.235 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[0]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.379      ;
; 3.235 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.378      ;
; 3.235 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.379      ;
; 3.235 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.379      ;
; 3.235 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.379      ;
; 3.235 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_NZCVWrite_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.009     ; 3.378      ;
; 3.235 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 3.370      ;
; 3.235 ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000        ; -0.008     ; 3.379      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------+
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX0_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX1_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX2_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX3_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX4_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX5_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX6_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|HEX7_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|KEY_StatusR[1] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|KEY_StatusR[2] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|KEY_StatusR[3] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDG_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[10]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[11]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[12]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[13]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[14]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[15]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[16]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[17]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|LEDR_R[9]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[0]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[10] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[11] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[12] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[13] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[14] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[15] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[16] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[17] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[1]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[2]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[3]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[4]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; Rise       ; GPIO:uGPIO|SW_StatusR[5]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; KEY[*]    ; CLOCK_27   ; 4.068 ; 4.068 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[0]   ; CLOCK_27   ; 4.068 ; 4.068 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[1]   ; CLOCK_27   ; 4.043 ; 4.043 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[2]   ; CLOCK_27   ; 3.661 ; 3.661 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[3]   ; CLOCK_27   ; 3.967 ; 3.967 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; SW[*]     ; CLOCK_27   ; 4.030 ; 4.030 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[0]    ; CLOCK_27   ; 1.463 ; 1.463 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[1]    ; CLOCK_27   ; 1.622 ; 1.622 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[2]    ; CLOCK_27   ; 1.592 ; 1.592 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[3]    ; CLOCK_27   ; 1.523 ; 1.523 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[4]    ; CLOCK_27   ; 1.484 ; 1.484 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[5]    ; CLOCK_27   ; 1.410 ; 1.410 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[6]    ; CLOCK_27   ; 1.725 ; 1.725 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[7]    ; CLOCK_27   ; 1.551 ; 1.551 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[8]    ; CLOCK_27   ; 1.793 ; 1.793 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[9]    ; CLOCK_27   ; 1.919 ; 1.919 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[10]   ; CLOCK_27   ; 1.518 ; 1.518 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[11]   ; CLOCK_27   ; 1.356 ; 1.356 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[12]   ; CLOCK_27   ; 1.321 ; 1.321 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[13]   ; CLOCK_27   ; 4.009 ; 4.009 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[14]   ; CLOCK_27   ; 3.827 ; 3.827 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[15]   ; CLOCK_27   ; 4.003 ; 4.003 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[16]   ; CLOCK_27   ; 4.030 ; 4.030 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[17]   ; CLOCK_27   ; 4.028 ; 4.028 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_RXD  ; CLOCK_27   ; 4.660 ; 4.660 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.525 ; -3.525 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[0]   ; CLOCK_27   ; -3.948 ; -3.948 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[1]   ; CLOCK_27   ; -3.822 ; -3.822 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[2]   ; CLOCK_27   ; -3.525 ; -3.525 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[3]   ; CLOCK_27   ; -3.833 ; -3.833 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; SW[*]     ; CLOCK_27   ; -1.166 ; -1.166 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[0]    ; CLOCK_27   ; -1.326 ; -1.326 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[1]    ; CLOCK_27   ; -1.432 ; -1.432 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[2]    ; CLOCK_27   ; -1.327 ; -1.327 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[3]    ; CLOCK_27   ; -1.251 ; -1.251 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[4]    ; CLOCK_27   ; -1.296 ; -1.296 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[5]    ; CLOCK_27   ; -1.277 ; -1.277 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[6]    ; CLOCK_27   ; -1.546 ; -1.546 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[7]    ; CLOCK_27   ; -1.420 ; -1.420 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[8]    ; CLOCK_27   ; -1.543 ; -1.543 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[9]    ; CLOCK_27   ; -1.783 ; -1.783 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[10]   ; CLOCK_27   ; -1.394 ; -1.394 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[11]   ; CLOCK_27   ; -1.166 ; -1.166 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[12]   ; CLOCK_27   ; -1.193 ; -1.193 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[13]   ; CLOCK_27   ; -3.746 ; -3.746 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[14]   ; CLOCK_27   ; -3.644 ; -3.644 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[15]   ; CLOCK_27   ; -3.876 ; -3.876 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[16]   ; CLOCK_27   ; -3.898 ; -3.898 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[17]   ; CLOCK_27   ; -3.782 ; -3.782 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_RXD  ; CLOCK_27   ; -4.002 ; -4.002 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.624 ; 2.624 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[0]  ; CLOCK_27   ; 2.612 ; 2.612 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[1]  ; CLOCK_27   ; 2.564 ; 2.564 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[2]  ; CLOCK_27   ; 2.624 ; 2.624 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[3]  ; CLOCK_27   ; 2.487 ; 2.487 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[4]  ; CLOCK_27   ; 2.481 ; 2.481 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[5]  ; CLOCK_27   ; 2.476 ; 2.476 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[6]  ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX1[*]   ; CLOCK_27   ; 2.091 ; 2.091 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[0]  ; CLOCK_27   ; 2.065 ; 2.065 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[1]  ; CLOCK_27   ; 2.091 ; 2.091 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[2]  ; CLOCK_27   ; 2.007 ; 2.007 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[3]  ; CLOCK_27   ; 1.956 ; 1.956 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[4]  ; CLOCK_27   ; 1.974 ; 1.974 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[5]  ; CLOCK_27   ; 1.932 ; 1.932 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[6]  ; CLOCK_27   ; 1.958 ; 1.958 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX2[*]   ; CLOCK_27   ; 1.979 ; 1.979 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[0]  ; CLOCK_27   ; 1.976 ; 1.976 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[1]  ; CLOCK_27   ; 1.915 ; 1.915 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[2]  ; CLOCK_27   ; 1.979 ; 1.979 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[3]  ; CLOCK_27   ; 1.959 ; 1.959 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[4]  ; CLOCK_27   ; 1.840 ; 1.840 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[5]  ; CLOCK_27   ; 1.839 ; 1.839 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[6]  ; CLOCK_27   ; 1.829 ; 1.829 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX3[*]   ; CLOCK_27   ; 2.941 ; 2.941 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[0]  ; CLOCK_27   ; 2.760 ; 2.760 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[1]  ; CLOCK_27   ; 2.603 ; 2.603 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[2]  ; CLOCK_27   ; 2.761 ; 2.761 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[3]  ; CLOCK_27   ; 2.889 ; 2.889 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[4]  ; CLOCK_27   ; 2.613 ; 2.613 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[5]  ; CLOCK_27   ; 2.905 ; 2.905 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[6]  ; CLOCK_27   ; 2.941 ; 2.941 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX4[*]   ; CLOCK_27   ; 3.175 ; 3.175 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[0]  ; CLOCK_27   ; 2.385 ; 2.385 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[1]  ; CLOCK_27   ; 3.162 ; 3.162 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[2]  ; CLOCK_27   ; 3.175 ; 3.175 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[3]  ; CLOCK_27   ; 2.651 ; 2.651 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[4]  ; CLOCK_27   ; 2.657 ; 2.657 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[5]  ; CLOCK_27   ; 2.491 ; 2.491 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[6]  ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX5[*]   ; CLOCK_27   ; 3.177 ; 3.177 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[0]  ; CLOCK_27   ; 2.592 ; 2.592 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[1]  ; CLOCK_27   ; 2.330 ; 2.330 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[2]  ; CLOCK_27   ; 2.688 ; 2.688 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[3]  ; CLOCK_27   ; 2.401 ; 2.401 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[4]  ; CLOCK_27   ; 2.680 ; 2.680 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[5]  ; CLOCK_27   ; 2.465 ; 2.465 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[6]  ; CLOCK_27   ; 3.177 ; 3.177 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX6[*]   ; CLOCK_27   ; 2.217 ; 2.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[0]  ; CLOCK_27   ; 1.922 ; 1.922 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[1]  ; CLOCK_27   ; 1.917 ; 1.917 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[2]  ; CLOCK_27   ; 1.915 ; 1.915 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[3]  ; CLOCK_27   ; 2.193 ; 2.193 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[4]  ; CLOCK_27   ; 2.196 ; 2.196 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[5]  ; CLOCK_27   ; 2.217 ; 2.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[6]  ; CLOCK_27   ; 2.174 ; 2.174 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX7[*]   ; CLOCK_27   ; 2.299 ; 2.299 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[0]  ; CLOCK_27   ; 2.220 ; 2.220 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[1]  ; CLOCK_27   ; 2.215 ; 2.215 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[2]  ; CLOCK_27   ; 2.189 ; 2.189 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[3]  ; CLOCK_27   ; 2.187 ; 2.187 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[4]  ; CLOCK_27   ; 2.197 ; 2.197 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[5]  ; CLOCK_27   ; 2.299 ; 2.299 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[6]  ; CLOCK_27   ; 2.293 ; 2.293 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDG[*]   ; CLOCK_27   ; 3.573 ; 3.573 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[0]  ; CLOCK_27   ; 3.192 ; 3.192 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[1]  ; CLOCK_27   ; 2.691 ; 2.691 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[2]  ; CLOCK_27   ; 3.573 ; 3.573 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[3]  ; CLOCK_27   ; 3.022 ; 3.022 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[4]  ; CLOCK_27   ; 3.365 ; 3.365 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[5]  ; CLOCK_27   ; 3.349 ; 3.349 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[6]  ; CLOCK_27   ; 3.317 ; 3.317 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[7]  ; CLOCK_27   ; 2.844 ; 2.844 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[8]  ; CLOCK_27   ; 2.514 ; 2.514 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDR[*]   ; CLOCK_27   ; 3.891 ; 3.891 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[0]  ; CLOCK_27   ; 3.891 ; 3.891 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[1]  ; CLOCK_27   ; 3.065 ; 3.065 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[2]  ; CLOCK_27   ; 3.336 ; 3.336 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[3]  ; CLOCK_27   ; 2.986 ; 2.986 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[4]  ; CLOCK_27   ; 3.079 ; 3.079 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[5]  ; CLOCK_27   ; 3.288 ; 3.288 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[6]  ; CLOCK_27   ; 3.320 ; 3.320 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[7]  ; CLOCK_27   ; 3.210 ; 3.210 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[8]  ; CLOCK_27   ; 2.639 ; 2.639 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[9]  ; CLOCK_27   ; 2.803 ; 2.803 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[10] ; CLOCK_27   ; 2.708 ; 2.708 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[11] ; CLOCK_27   ; 2.640 ; 2.640 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[12] ; CLOCK_27   ; 2.697 ; 2.697 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[13] ; CLOCK_27   ; 2.674 ; 2.674 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[14] ; CLOCK_27   ; 2.496 ; 2.496 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[15] ; CLOCK_27   ; 2.644 ; 2.644 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[16] ; CLOCK_27   ; 2.608 ; 2.608 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[17] ; CLOCK_27   ; 2.618 ; 2.618 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_TXD  ; CLOCK_27   ; 3.202 ; 3.202 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[0]  ; CLOCK_27   ; 2.612 ; 2.612 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[1]  ; CLOCK_27   ; 2.564 ; 2.564 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[2]  ; CLOCK_27   ; 2.624 ; 2.624 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[3]  ; CLOCK_27   ; 2.487 ; 2.487 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[4]  ; CLOCK_27   ; 2.481 ; 2.481 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[5]  ; CLOCK_27   ; 2.476 ; 2.476 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[6]  ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX1[*]   ; CLOCK_27   ; 1.932 ; 1.932 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[0]  ; CLOCK_27   ; 2.065 ; 2.065 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[1]  ; CLOCK_27   ; 2.091 ; 2.091 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[2]  ; CLOCK_27   ; 2.007 ; 2.007 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[3]  ; CLOCK_27   ; 1.956 ; 1.956 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[4]  ; CLOCK_27   ; 1.974 ; 1.974 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[5]  ; CLOCK_27   ; 1.932 ; 1.932 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[6]  ; CLOCK_27   ; 1.958 ; 1.958 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX2[*]   ; CLOCK_27   ; 1.829 ; 1.829 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[0]  ; CLOCK_27   ; 1.976 ; 1.976 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[1]  ; CLOCK_27   ; 1.915 ; 1.915 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[2]  ; CLOCK_27   ; 1.979 ; 1.979 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[3]  ; CLOCK_27   ; 1.959 ; 1.959 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[4]  ; CLOCK_27   ; 1.840 ; 1.840 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[5]  ; CLOCK_27   ; 1.839 ; 1.839 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[6]  ; CLOCK_27   ; 1.829 ; 1.829 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX3[*]   ; CLOCK_27   ; 2.603 ; 2.603 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[0]  ; CLOCK_27   ; 2.760 ; 2.760 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[1]  ; CLOCK_27   ; 2.603 ; 2.603 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[2]  ; CLOCK_27   ; 2.761 ; 2.761 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[3]  ; CLOCK_27   ; 2.889 ; 2.889 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[4]  ; CLOCK_27   ; 2.613 ; 2.613 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[5]  ; CLOCK_27   ; 2.905 ; 2.905 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[6]  ; CLOCK_27   ; 2.941 ; 2.941 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX4[*]   ; CLOCK_27   ; 2.385 ; 2.385 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[0]  ; CLOCK_27   ; 2.385 ; 2.385 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[1]  ; CLOCK_27   ; 3.162 ; 3.162 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[2]  ; CLOCK_27   ; 3.175 ; 3.175 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[3]  ; CLOCK_27   ; 2.651 ; 2.651 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[4]  ; CLOCK_27   ; 2.657 ; 2.657 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[5]  ; CLOCK_27   ; 2.491 ; 2.491 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[6]  ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX5[*]   ; CLOCK_27   ; 2.330 ; 2.330 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[0]  ; CLOCK_27   ; 2.592 ; 2.592 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[1]  ; CLOCK_27   ; 2.330 ; 2.330 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[2]  ; CLOCK_27   ; 2.688 ; 2.688 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[3]  ; CLOCK_27   ; 2.401 ; 2.401 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[4]  ; CLOCK_27   ; 2.680 ; 2.680 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[5]  ; CLOCK_27   ; 2.465 ; 2.465 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[6]  ; CLOCK_27   ; 3.177 ; 3.177 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX6[*]   ; CLOCK_27   ; 1.915 ; 1.915 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[0]  ; CLOCK_27   ; 1.922 ; 1.922 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[1]  ; CLOCK_27   ; 1.917 ; 1.917 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[2]  ; CLOCK_27   ; 1.915 ; 1.915 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[3]  ; CLOCK_27   ; 2.193 ; 2.193 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[4]  ; CLOCK_27   ; 2.196 ; 2.196 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[5]  ; CLOCK_27   ; 2.217 ; 2.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[6]  ; CLOCK_27   ; 2.174 ; 2.174 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX7[*]   ; CLOCK_27   ; 2.187 ; 2.187 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[0]  ; CLOCK_27   ; 2.220 ; 2.220 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[1]  ; CLOCK_27   ; 2.215 ; 2.215 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[2]  ; CLOCK_27   ; 2.189 ; 2.189 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[3]  ; CLOCK_27   ; 2.187 ; 2.187 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[4]  ; CLOCK_27   ; 2.197 ; 2.197 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[5]  ; CLOCK_27   ; 2.299 ; 2.299 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[6]  ; CLOCK_27   ; 2.293 ; 2.293 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDG[*]   ; CLOCK_27   ; 2.514 ; 2.514 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[0]  ; CLOCK_27   ; 3.192 ; 3.192 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[1]  ; CLOCK_27   ; 2.691 ; 2.691 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[2]  ; CLOCK_27   ; 3.573 ; 3.573 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[3]  ; CLOCK_27   ; 3.022 ; 3.022 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[4]  ; CLOCK_27   ; 3.365 ; 3.365 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[5]  ; CLOCK_27   ; 3.349 ; 3.349 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[6]  ; CLOCK_27   ; 3.317 ; 3.317 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[7]  ; CLOCK_27   ; 2.844 ; 2.844 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[8]  ; CLOCK_27   ; 2.514 ; 2.514 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDR[*]   ; CLOCK_27   ; 2.496 ; 2.496 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[0]  ; CLOCK_27   ; 3.891 ; 3.891 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[1]  ; CLOCK_27   ; 3.065 ; 3.065 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[2]  ; CLOCK_27   ; 3.336 ; 3.336 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[3]  ; CLOCK_27   ; 2.986 ; 2.986 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[4]  ; CLOCK_27   ; 3.079 ; 3.079 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[5]  ; CLOCK_27   ; 3.288 ; 3.288 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[6]  ; CLOCK_27   ; 3.320 ; 3.320 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[7]  ; CLOCK_27   ; 3.210 ; 3.210 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[8]  ; CLOCK_27   ; 2.639 ; 2.639 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[9]  ; CLOCK_27   ; 2.803 ; 2.803 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[10] ; CLOCK_27   ; 2.708 ; 2.708 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[11] ; CLOCK_27   ; 2.640 ; 2.640 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[12] ; CLOCK_27   ; 2.697 ; 2.697 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[13] ; CLOCK_27   ; 2.674 ; 2.674 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[14] ; CLOCK_27   ; 2.496 ; 2.496 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[15] ; CLOCK_27   ; 2.644 ; 2.644 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[16] ; CLOCK_27   ; 2.608 ; 2.608 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[17] ; CLOCK_27   ; 2.618 ; 2.618 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_TXD  ; CLOCK_27   ; 3.202 ; 3.202 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 4.029  ; 0.215 ; 25.026   ; 2.485   ; 16.391              ;
;  ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 16.057 ; 0.215 ; 25.026   ; 2.485   ; 17.518              ;
;  ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 4.029  ; 2.318 ; N/A      ; N/A     ; 16.391              ;
;  CLOCK_27                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 18.518              ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_27                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; KEY[*]    ; CLOCK_27   ; 6.879 ; 6.879 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[0]   ; CLOCK_27   ; 6.879 ; 6.879 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[1]   ; CLOCK_27   ; 6.822 ; 6.822 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[2]   ; CLOCK_27   ; 6.081 ; 6.081 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[3]   ; CLOCK_27   ; 6.701 ; 6.701 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; SW[*]     ; CLOCK_27   ; 6.824 ; 6.824 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[0]    ; CLOCK_27   ; 2.581 ; 2.581 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[1]    ; CLOCK_27   ; 2.930 ; 2.930 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[2]    ; CLOCK_27   ; 2.859 ; 2.859 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[3]    ; CLOCK_27   ; 2.721 ; 2.721 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[4]    ; CLOCK_27   ; 2.648 ; 2.648 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[5]    ; CLOCK_27   ; 2.499 ; 2.499 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[6]    ; CLOCK_27   ; 3.024 ; 3.024 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[7]    ; CLOCK_27   ; 2.679 ; 2.679 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[8]    ; CLOCK_27   ; 3.097 ; 3.097 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[9]    ; CLOCK_27   ; 3.365 ; 3.365 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[10]   ; CLOCK_27   ; 2.734 ; 2.734 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[11]   ; CLOCK_27   ; 2.408 ; 2.408 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[12]   ; CLOCK_27   ; 2.389 ; 2.389 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[13]   ; CLOCK_27   ; 6.813 ; 6.813 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[14]   ; CLOCK_27   ; 6.408 ; 6.408 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[15]   ; CLOCK_27   ; 6.801 ; 6.801 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[16]   ; CLOCK_27   ; 6.824 ; 6.824 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[17]   ; CLOCK_27   ; 6.805 ; 6.805 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_RXD  ; CLOCK_27   ; 8.166 ; 8.166 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.525 ; -3.525 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[0]   ; CLOCK_27   ; -3.948 ; -3.948 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[1]   ; CLOCK_27   ; -3.822 ; -3.822 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[2]   ; CLOCK_27   ; -3.525 ; -3.525 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  KEY[3]   ; CLOCK_27   ; -3.833 ; -3.833 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; SW[*]     ; CLOCK_27   ; -1.166 ; -1.166 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[0]    ; CLOCK_27   ; -1.326 ; -1.326 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[1]    ; CLOCK_27   ; -1.432 ; -1.432 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[2]    ; CLOCK_27   ; -1.327 ; -1.327 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[3]    ; CLOCK_27   ; -1.251 ; -1.251 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[4]    ; CLOCK_27   ; -1.296 ; -1.296 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[5]    ; CLOCK_27   ; -1.277 ; -1.277 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[6]    ; CLOCK_27   ; -1.546 ; -1.546 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[7]    ; CLOCK_27   ; -1.420 ; -1.420 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[8]    ; CLOCK_27   ; -1.543 ; -1.543 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[9]    ; CLOCK_27   ; -1.783 ; -1.783 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[10]   ; CLOCK_27   ; -1.394 ; -1.394 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[11]   ; CLOCK_27   ; -1.166 ; -1.166 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[12]   ; CLOCK_27   ; -1.193 ; -1.193 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[13]   ; CLOCK_27   ; -3.746 ; -3.746 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[14]   ; CLOCK_27   ; -3.644 ; -3.644 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[15]   ; CLOCK_27   ; -3.876 ; -3.876 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[16]   ; CLOCK_27   ; -3.898 ; -3.898 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  SW[17]   ; CLOCK_27   ; -3.782 ; -3.782 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_RXD  ; CLOCK_27   ; -4.002 ; -4.002 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0[*]   ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[0]  ; CLOCK_27   ; 5.182 ; 5.182 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[1]  ; CLOCK_27   ; 5.113 ; 5.113 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[2]  ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[3]  ; CLOCK_27   ; 4.922 ; 4.922 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[4]  ; CLOCK_27   ; 4.912 ; 4.912 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[5]  ; CLOCK_27   ; 4.909 ; 4.909 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[6]  ; CLOCK_27   ; 4.889 ; 4.889 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX1[*]   ; CLOCK_27   ; 4.115 ; 4.115 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[0]  ; CLOCK_27   ; 4.060 ; 4.060 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[1]  ; CLOCK_27   ; 4.115 ; 4.115 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[2]  ; CLOCK_27   ; 4.072 ; 4.072 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[3]  ; CLOCK_27   ; 3.938 ; 3.938 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[4]  ; CLOCK_27   ; 3.952 ; 3.952 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[5]  ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[6]  ; CLOCK_27   ; 3.918 ; 3.918 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX2[*]   ; CLOCK_27   ; 3.960 ; 3.960 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[0]  ; CLOCK_27   ; 3.947 ; 3.947 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[1]  ; CLOCK_27   ; 3.873 ; 3.873 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[2]  ; CLOCK_27   ; 3.960 ; 3.960 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[3]  ; CLOCK_27   ; 3.911 ; 3.911 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[4]  ; CLOCK_27   ; 3.661 ; 3.661 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[5]  ; CLOCK_27   ; 3.656 ; 3.656 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[6]  ; CLOCK_27   ; 3.647 ; 3.647 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX3[*]   ; CLOCK_27   ; 6.088 ; 6.088 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[0]  ; CLOCK_27   ; 5.615 ; 5.615 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[1]  ; CLOCK_27   ; 5.210 ; 5.210 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[2]  ; CLOCK_27   ; 5.499 ; 5.499 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[3]  ; CLOCK_27   ; 5.873 ; 5.873 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[4]  ; CLOCK_27   ; 5.218 ; 5.218 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[5]  ; CLOCK_27   ; 6.040 ; 6.040 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[6]  ; CLOCK_27   ; 6.088 ; 6.088 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX4[*]   ; CLOCK_27   ; 6.329 ; 6.329 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[0]  ; CLOCK_27   ; 4.785 ; 4.785 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[1]  ; CLOCK_27   ; 6.222 ; 6.222 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[2]  ; CLOCK_27   ; 6.329 ; 6.329 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[3]  ; CLOCK_27   ; 5.475 ; 5.475 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[4]  ; CLOCK_27   ; 5.425 ; 5.425 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[5]  ; CLOCK_27   ; 5.016 ; 5.016 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[6]  ; CLOCK_27   ; 5.953 ; 5.953 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX5[*]   ; CLOCK_27   ; 6.234 ; 6.234 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[0]  ; CLOCK_27   ; 5.270 ; 5.270 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[1]  ; CLOCK_27   ; 4.681 ; 4.681 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[2]  ; CLOCK_27   ; 5.520 ; 5.520 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[3]  ; CLOCK_27   ; 4.813 ; 4.813 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[4]  ; CLOCK_27   ; 5.524 ; 5.524 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[5]  ; CLOCK_27   ; 4.950 ; 4.950 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[6]  ; CLOCK_27   ; 6.234 ; 6.234 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX6[*]   ; CLOCK_27   ; 4.456 ; 4.456 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[0]  ; CLOCK_27   ; 3.863 ; 3.863 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[1]  ; CLOCK_27   ; 3.850 ; 3.850 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[2]  ; CLOCK_27   ; 3.848 ; 3.848 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[3]  ; CLOCK_27   ; 4.373 ; 4.373 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[4]  ; CLOCK_27   ; 4.380 ; 4.380 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[5]  ; CLOCK_27   ; 4.456 ; 4.456 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[6]  ; CLOCK_27   ; 4.356 ; 4.356 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX7[*]   ; CLOCK_27   ; 4.575 ; 4.575 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[0]  ; CLOCK_27   ; 4.404 ; 4.404 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[1]  ; CLOCK_27   ; 4.402 ; 4.402 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[2]  ; CLOCK_27   ; 4.378 ; 4.378 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[3]  ; CLOCK_27   ; 4.378 ; 4.378 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[4]  ; CLOCK_27   ; 4.387 ; 4.387 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[5]  ; CLOCK_27   ; 4.575 ; 4.575 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[6]  ; CLOCK_27   ; 4.566 ; 4.566 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDG[*]   ; CLOCK_27   ; 7.010 ; 7.010 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[0]  ; CLOCK_27   ; 6.357 ; 6.357 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[1]  ; CLOCK_27   ; 5.193 ; 5.193 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[2]  ; CLOCK_27   ; 7.010 ; 7.010 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[3]  ; CLOCK_27   ; 5.956 ; 5.956 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[4]  ; CLOCK_27   ; 6.815 ; 6.815 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[5]  ; CLOCK_27   ; 6.791 ; 6.791 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[6]  ; CLOCK_27   ; 6.671 ; 6.671 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[7]  ; CLOCK_27   ; 5.638 ; 5.638 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[8]  ; CLOCK_27   ; 5.008 ; 5.008 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDR[*]   ; CLOCK_27   ; 7.547 ; 7.547 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[0]  ; CLOCK_27   ; 7.547 ; 7.547 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[1]  ; CLOCK_27   ; 6.084 ; 6.084 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[2]  ; CLOCK_27   ; 6.783 ; 6.783 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[3]  ; CLOCK_27   ; 5.963 ; 5.963 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[4]  ; CLOCK_27   ; 6.111 ; 6.111 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[5]  ; CLOCK_27   ; 6.299 ; 6.299 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[6]  ; CLOCK_27   ; 6.762 ; 6.762 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[7]  ; CLOCK_27   ; 6.466 ; 6.466 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[8]  ; CLOCK_27   ; 5.301 ; 5.301 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[9]  ; CLOCK_27   ; 5.626 ; 5.626 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[10] ; CLOCK_27   ; 5.401 ; 5.401 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[11] ; CLOCK_27   ; 5.217 ; 5.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[12] ; CLOCK_27   ; 5.379 ; 5.379 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[13] ; CLOCK_27   ; 5.254 ; 5.254 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[14] ; CLOCK_27   ; 4.899 ; 4.899 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[15] ; CLOCK_27   ; 5.228 ; 5.228 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[16] ; CLOCK_27   ; 5.162 ; 5.162 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[17] ; CLOCK_27   ; 5.178 ; 5.178 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_TXD  ; CLOCK_27   ; 6.390 ; 6.390 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[0]  ; CLOCK_27   ; 2.612 ; 2.612 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[1]  ; CLOCK_27   ; 2.564 ; 2.564 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[2]  ; CLOCK_27   ; 2.624 ; 2.624 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[3]  ; CLOCK_27   ; 2.487 ; 2.487 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[4]  ; CLOCK_27   ; 2.481 ; 2.481 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[5]  ; CLOCK_27   ; 2.476 ; 2.476 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX0[6]  ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX1[*]   ; CLOCK_27   ; 1.932 ; 1.932 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[0]  ; CLOCK_27   ; 2.065 ; 2.065 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[1]  ; CLOCK_27   ; 2.091 ; 2.091 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[2]  ; CLOCK_27   ; 2.007 ; 2.007 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[3]  ; CLOCK_27   ; 1.956 ; 1.956 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[4]  ; CLOCK_27   ; 1.974 ; 1.974 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[5]  ; CLOCK_27   ; 1.932 ; 1.932 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX1[6]  ; CLOCK_27   ; 1.958 ; 1.958 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX2[*]   ; CLOCK_27   ; 1.829 ; 1.829 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[0]  ; CLOCK_27   ; 1.976 ; 1.976 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[1]  ; CLOCK_27   ; 1.915 ; 1.915 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[2]  ; CLOCK_27   ; 1.979 ; 1.979 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[3]  ; CLOCK_27   ; 1.959 ; 1.959 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[4]  ; CLOCK_27   ; 1.840 ; 1.840 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[5]  ; CLOCK_27   ; 1.839 ; 1.839 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX2[6]  ; CLOCK_27   ; 1.829 ; 1.829 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX3[*]   ; CLOCK_27   ; 2.603 ; 2.603 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[0]  ; CLOCK_27   ; 2.760 ; 2.760 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[1]  ; CLOCK_27   ; 2.603 ; 2.603 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[2]  ; CLOCK_27   ; 2.761 ; 2.761 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[3]  ; CLOCK_27   ; 2.889 ; 2.889 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[4]  ; CLOCK_27   ; 2.613 ; 2.613 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[5]  ; CLOCK_27   ; 2.905 ; 2.905 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX3[6]  ; CLOCK_27   ; 2.941 ; 2.941 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX4[*]   ; CLOCK_27   ; 2.385 ; 2.385 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[0]  ; CLOCK_27   ; 2.385 ; 2.385 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[1]  ; CLOCK_27   ; 3.162 ; 3.162 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[2]  ; CLOCK_27   ; 3.175 ; 3.175 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[3]  ; CLOCK_27   ; 2.651 ; 2.651 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[4]  ; CLOCK_27   ; 2.657 ; 2.657 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[5]  ; CLOCK_27   ; 2.491 ; 2.491 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX4[6]  ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX5[*]   ; CLOCK_27   ; 2.330 ; 2.330 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[0]  ; CLOCK_27   ; 2.592 ; 2.592 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[1]  ; CLOCK_27   ; 2.330 ; 2.330 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[2]  ; CLOCK_27   ; 2.688 ; 2.688 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[3]  ; CLOCK_27   ; 2.401 ; 2.401 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[4]  ; CLOCK_27   ; 2.680 ; 2.680 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[5]  ; CLOCK_27   ; 2.465 ; 2.465 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX5[6]  ; CLOCK_27   ; 3.177 ; 3.177 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX6[*]   ; CLOCK_27   ; 1.915 ; 1.915 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[0]  ; CLOCK_27   ; 1.922 ; 1.922 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[1]  ; CLOCK_27   ; 1.917 ; 1.917 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[2]  ; CLOCK_27   ; 1.915 ; 1.915 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[3]  ; CLOCK_27   ; 2.193 ; 2.193 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[4]  ; CLOCK_27   ; 2.196 ; 2.196 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[5]  ; CLOCK_27   ; 2.217 ; 2.217 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX6[6]  ; CLOCK_27   ; 2.174 ; 2.174 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; HEX7[*]   ; CLOCK_27   ; 2.187 ; 2.187 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[0]  ; CLOCK_27   ; 2.220 ; 2.220 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[1]  ; CLOCK_27   ; 2.215 ; 2.215 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[2]  ; CLOCK_27   ; 2.189 ; 2.189 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[3]  ; CLOCK_27   ; 2.187 ; 2.187 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[4]  ; CLOCK_27   ; 2.197 ; 2.197 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[5]  ; CLOCK_27   ; 2.299 ; 2.299 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  HEX7[6]  ; CLOCK_27   ; 2.293 ; 2.293 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDG[*]   ; CLOCK_27   ; 2.514 ; 2.514 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[0]  ; CLOCK_27   ; 3.192 ; 3.192 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[1]  ; CLOCK_27   ; 2.691 ; 2.691 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[2]  ; CLOCK_27   ; 3.573 ; 3.573 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[3]  ; CLOCK_27   ; 3.022 ; 3.022 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[4]  ; CLOCK_27   ; 3.365 ; 3.365 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[5]  ; CLOCK_27   ; 3.349 ; 3.349 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[6]  ; CLOCK_27   ; 3.317 ; 3.317 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[7]  ; CLOCK_27   ; 2.844 ; 2.844 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDG[8]  ; CLOCK_27   ; 2.514 ; 2.514 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; LEDR[*]   ; CLOCK_27   ; 2.496 ; 2.496 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[0]  ; CLOCK_27   ; 3.891 ; 3.891 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[1]  ; CLOCK_27   ; 3.065 ; 3.065 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[2]  ; CLOCK_27   ; 3.336 ; 3.336 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[3]  ; CLOCK_27   ; 2.986 ; 2.986 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[4]  ; CLOCK_27   ; 3.079 ; 3.079 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[5]  ; CLOCK_27   ; 3.288 ; 3.288 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[6]  ; CLOCK_27   ; 3.320 ; 3.320 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[7]  ; CLOCK_27   ; 3.210 ; 3.210 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[8]  ; CLOCK_27   ; 2.639 ; 2.639 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[9]  ; CLOCK_27   ; 2.803 ; 2.803 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[10] ; CLOCK_27   ; 2.708 ; 2.708 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[11] ; CLOCK_27   ; 2.640 ; 2.640 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[12] ; CLOCK_27   ; 2.697 ; 2.697 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[13] ; CLOCK_27   ; 2.674 ; 2.674 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[14] ; CLOCK_27   ; 2.496 ; 2.496 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[15] ; CLOCK_27   ; 2.644 ; 2.644 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[16] ; CLOCK_27   ; 2.608 ; 2.608 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
;  LEDR[17] ; CLOCK_27   ; 2.618 ; 2.618 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; UART_TXD  ; CLOCK_27   ; 3.202 ; 3.202 ; Rise       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 246980   ; 0        ; 0        ; 0        ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 6496     ; 0        ; 0        ; 0        ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 4656     ; 0        ; 0        ; 0        ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 64       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 246980   ; 0        ; 0        ; 0        ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 6496     ; 0        ; 0        ; 0        ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 4656     ; 0        ; 0        ; 0        ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 64       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 5603     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 5603     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 322   ; 322  ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 16 22:13:01 2023
Info: Command: quartus_sta ARM_System -c ARM_System
Info: qsta_default_script.tcl version: #1
Info: Detected changes in source files.
    Info: Source file: C:/Users/WE4T/Desktop/NewMy/ARM_System/ARM/ARMCPU.v has changed.
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=OFF. The TimeQuest Timing Analyzer is not the default Timing Analysis Tool during full compilation.
Info: Reading SDC File: 'ARM_System.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0} {pll0|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1} {pll0|altpll_component|pll|clk[1]}
Info: Analyzing Slow Model
Info: Worst-case setup slack is 4.029
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.029         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 
    Info:    16.057         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
    Info:     2.645         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 
Info: Worst-case recovery slack is 25.026
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    25.026         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
Info: Worst-case removal slack is 4.580
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.580         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
Info: Worst-case minimum pulse width slack is 16.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    16.391         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 
    Info:    17.518         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 84 output pins without output pin load capacitance assignment
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Worst-case setup slack is 6.774
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.774         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 
    Info:    21.928         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
    Info:     2.318         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 
Info: Worst-case recovery slack is 31.269
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    31.269         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
Info: Worst-case removal slack is 2.485
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.485         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
Info: Worst-case minimum pulse width slack is 16.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    16.391         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 
    Info:    17.518         0.000 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 279 megabytes
    Info: Processing ended: Fri Jun 16 22:13:03 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


