#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001be58096a30 .scope module, "bcd_shift_register" "bcd_shift_register" 2 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "data_out";
    .port_info 1 /INPUT 24 "data_in";
    .port_info 2 /INPUT 1 "set_left";
    .port_info 3 /INPUT 1 "set_right";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /INPUT 1 "pause";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "divided_clk_tick";
P_000001be58096bc0 .param/l "LEFT" 1 2 20, +C4<00000000000000000000000000000000>;
P_000001be58096bf8 .param/l "N" 0 2 4, +C4<00000000000000000000000000000110>;
P_000001be58096c30 .param/l "PAUSE" 1 2 18, +C4<00000000000000000000000000000000>;
P_000001be58096c68 .param/l "RIGHT" 1 2 21, +C4<00000000000000000000000000000001>;
P_000001be58096ca0 .param/l "START" 1 2 17, +C4<00000000000000000000000000000001>;
P_000001be58096cd8 .param/l "W" 0 2 4, +C4<00000000000000000000000000000100>;
o000001be5809cf78 .functor BUFZ 1, C4<z>; HiZ drive
v000001be58062f10_0 .net "clk", 0 0, o000001be5809cf78;  0 drivers
o000001be5809cfa8 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001be58062750_0 .net "data_in", 23 0, o000001be5809cfa8;  0 drivers
v000001be580627f0_0 .var "data_out", 23 0;
o000001be5809d008 .functor BUFZ 1, C4<z>; HiZ drive
v000001be58062890_0 .net "divided_clk_tick", 0 0, o000001be5809d008;  0 drivers
o000001be5809d038 .functor BUFZ 1, C4<z>; HiZ drive
v000001be58062930_0 .net "pause", 0 0, o000001be5809d038;  0 drivers
o000001be5809d068 .functor BUFZ 1, C4<z>; HiZ drive
v000001be580e2000_0 .net "reset", 0 0, o000001be5809d068;  0 drivers
o000001be5809d098 .functor BUFZ 1, C4<z>; HiZ drive
v000001be580e20a0_0 .net "set_left", 0 0, o000001be5809d098;  0 drivers
o000001be5809d0c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001be580e2140_0 .net "set_right", 0 0, o000001be5809d0c8;  0 drivers
v000001be580e21e0_0 .var "shift_direction", 0 0;
o000001be5809d128 .functor BUFZ 1, C4<z>; HiZ drive
v000001be580e2280_0 .net "start", 0 0, o000001be5809d128;  0 drivers
v000001be580e2320_0 .var "state", 0 0;
o000001be5809d188 .functor BUFZ 1, C4<z>; HiZ drive
v000001be580e23c0_0 .net "write", 0 0, o000001be5809d188;  0 drivers
E_000001be5809a8e0 .event posedge, v000001be580e2000_0, v000001be58062f10_0;
S_000001be580625c0 .scope module, "clk_div_26bit" "clk_div_26bit" 3 5;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
P_000001be5809a520 .param/l "DIVIDER" 0 3 6, C4<00000000001100001101001111>;
o000001be5809d398 .functor BUFZ 1, C4<z>; HiZ drive
v000001be580e2460_0 .net "clk", 0 0, o000001be5809d398;  0 drivers
v000001be58094120_0 .var "clk_out", 0 0;
v000001be58093e00_0 .var "counter", 25 0;
o000001be5809d428 .functor BUFZ 1, C4<z>; HiZ drive
v000001be58093680_0 .net "reset", 0 0, o000001be5809d428;  0 drivers
E_000001be581ccce0 .event posedge, v000001be58093680_0, v000001be580e2460_0;
    .scope S_000001be58096a30;
T_0 ;
    %wait E_000001be5809a8e0;
    %load/vec4 v000001be580e2000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001be580627f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be580e2320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be580e21e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001be580e23c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001be58062750_0;
    %assign/vec4 v000001be580627f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001be580e20a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be580e21e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001be580e2140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be580e21e0_0, 0;
T_0.6 ;
T_0.5 ;
    %load/vec4 v000001be580e2320_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v000001be58062890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v000001be58062930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be580e2320_0, 0;
T_0.13 ;
    %load/vec4 v000001be580e21e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.15, 8;
    %load/vec4 v000001be580627f0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v000001be580627f0_0;
    %parti/s 20, 4, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %load/vec4 v000001be580627f0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v000001be580627f0_0;
    %parti/s 4, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %assign/vec4 v000001be580627f0_0, 0;
T_0.11 ;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000001be580e2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be580e2320_0, 0;
T_0.17 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001be580625c0;
T_1 ;
    %wait E_000001be581ccce0;
    %load/vec4 v000001be58093680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v000001be58093e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be58094120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001be58093e00_0;
    %cmpi/e 49999, 0, 26;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v000001be58093e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be58094120_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001be58093e00_0;
    %addi 1, 0, 26;
    %assign/vec4 v000001be58093e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be58094120_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./bcd_shift_register.v";
    "./clk_div_26bit.v";
