Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Apr  2 19:40:18 2023
| Host         : DESKTOP-TU336IJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               24          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: c/dp/pc/data_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: c/dp/pc/data_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: c/dp/pc/data_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: c/dp/pc/data_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: c/dp/pc/data_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.291        0.000                      0                  945        0.262        0.000                      0                  945        3.870        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.291        0.000                      0                  945        0.262        0.000                      0                  945        3.870        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 3.110ns (32.208%)  route 6.546ns (67.792%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.859    14.086    c/dp/pc/data_reg[0]_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.105    14.191 r  c/dp/pc/data[25]_i_1/O
                         net (fo=1, routed)           0.000    14.191    c/dp/pc/pc_next[25]
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262    14.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[25]/C
                         clock pessimism              0.225    14.487    
                         clock uncertainty           -0.035    14.452    
    SLICE_X53Y8          FDRE (Setup_fdre_C_D)        0.030    14.482    c/dp/pc/data_reg[25]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 3.110ns (32.218%)  route 6.543ns (67.782%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.856    14.083    c/dp/pc/data_reg[0]_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.105    14.188 r  c/dp/pc/data[27]_i_1/O
                         net (fo=1, routed)           0.000    14.188    c/dp/pc/pc_next[27]
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262    14.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[27]/C
                         clock pessimism              0.225    14.487    
                         clock uncertainty           -0.035    14.452    
    SLICE_X53Y8          FDRE (Setup_fdre_C_D)        0.032    14.484    c/dp/pc/data_reg[27]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 3.110ns (32.477%)  route 6.466ns (67.523%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.779    14.006    c/dp/pc/data_reg[0]_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I3_O)        0.105    14.111 r  c/dp/pc/data[30]_i_1/O
                         net (fo=1, routed)           0.000    14.111    c/dp/pc/pc_next[30]
    SLICE_X53Y9          FDRE                                         r  c/dp/pc/data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262    14.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  c/dp/pc/data_reg[30]/C
                         clock pessimism              0.225    14.487    
                         clock uncertainty           -0.035    14.452    
    SLICE_X53Y9          FDRE (Setup_fdre_C_D)        0.032    14.484    c/dp/pc/data_reg[30]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 3.110ns (32.318%)  route 6.513ns (67.682%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.827    14.053    c/dp/pc/data_reg[0]_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.105    14.158 r  c/dp/pc/data[26]_i_1/O
                         net (fo=1, routed)           0.000    14.158    c/dp/pc/pc_next[26]
    SLICE_X56Y11         FDRE                                         r  c/dp/pc/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.261    14.261    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  c/dp/pc/data_reg[26]/C
                         clock pessimism              0.243    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X56Y11         FDRE (Setup_fdre_C_D)        0.072    14.541    c/dp/pc/data_reg[26]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 3.110ns (32.536%)  route 6.449ns (67.464%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.762    13.989    c/dp/pc/data_reg[0]_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I3_O)        0.105    14.094 r  c/dp/pc/data[31]_i_1/O
                         net (fo=1, routed)           0.000    14.094    c/dp/pc/pc_next[31]
    SLICE_X53Y9          FDRE                                         r  c/dp/pc/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262    14.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  c/dp/pc/data_reg[31]/C
                         clock pessimism              0.225    14.487    
                         clock uncertainty           -0.035    14.452    
    SLICE_X53Y9          FDRE (Setup_fdre_C_D)        0.032    14.484    c/dp/pc/data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 3.110ns (32.764%)  route 6.382ns (67.236%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.695    13.922    c/dp/pc/data_reg[0]_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I3_O)        0.105    14.027 r  c/dp/pc/data[17]_i_1/O
                         net (fo=1, routed)           0.000    14.027    c/dp/pc/pc_next[17]
    SLICE_X53Y6          FDRE                                         r  c/dp/pc/data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.263    14.263    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  c/dp/pc/data_reg[17]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X53Y6          FDRE (Setup_fdre_C_D)        0.030    14.483    c/dp/pc/data_reg[17]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 3.110ns (32.860%)  route 6.354ns (67.140%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.668    13.894    c/dp/pc/data_reg[0]_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.105    13.999 r  c/dp/pc/data[29]_i_1/O
                         net (fo=1, routed)           0.000    13.999    c/dp/pc/pc_next[29]
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262    14.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[29]/C
                         clock pessimism              0.225    14.487    
                         clock uncertainty           -0.035    14.452    
    SLICE_X53Y8          FDRE (Setup_fdre_C_D)        0.032    14.484    c/dp/pc/data_reg[29]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 3.110ns (32.879%)  route 6.349ns (67.121%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.662    13.889    c/dp/pc/data_reg[0]_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I3_O)        0.105    13.994 r  c/dp/pc/data[21]_i_1/O
                         net (fo=1, routed)           0.000    13.994    c/dp/pc/pc_next[21]
    SLICE_X53Y7          FDRE                                         r  c/dp/pc/data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.263    14.263    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  c/dp/pc/data_reg[21]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X53Y7          FDRE (Setup_fdre_C_D)        0.030    14.483    c/dp/pc/data_reg[21]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 3.110ns (33.020%)  route 6.309ns (66.980%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.622    13.848    c/dp/pc/data_reg[0]_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.105    13.953 r  c/dp/pc/data[18]_i_1/O
                         net (fo=1, routed)           0.000    13.953    c/dp/pc/pc_next[18]
    SLICE_X53Y3          FDRE                                         r  c/dp/pc/data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.263    14.263    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y3          FDRE                                         r  c/dp/pc/data_reg[18]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X53Y3          FDRE (Setup_fdre_C_D)        0.033    14.486    c/dp/pc/data_reg[18]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/pc/data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.110ns (33.034%)  route 6.305ns (66.966%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.376     4.535    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.433     4.968 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.888     5.856    c/dp/pc/Q[4]
    SLICE_X55Y2          LUT5 (Prop_lut5_I4_O)        0.119     5.975 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          0.994     6.969    c/dp/rf/registers_reg_r2_0_31_6_11/ADDRA0
    SLICE_X60Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.288     7.257 r  c/dp/rf/registers_reg_r2_0_31_6_11/RAMA/O
                         net (fo=3, routed)           0.793     8.050    c/dp/rf/rd20[6]
    SLICE_X59Y4          LUT4 (Prop_lut4_I0_O)        0.277     8.327 r  c/dp/rf/temp_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.461     8.788    c/dp/alu_unit/alu_in_b[6]
    SLICE_X57Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.492     9.280 r  c/dp/alu_unit/temp_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.280    c/dp/alu_unit/temp_out0_carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.378 r  c/dp/alu_unit/temp_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.378    c/dp/alu_unit/temp_out0_carry__1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.476 r  c/dp/alu_unit/temp_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.476    c/dp/alu_unit/temp_out0_carry__2_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.574 r  c/dp/alu_unit/temp_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    c/dp/alu_unit/temp_out0_carry__3_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.672 r  c/dp/alu_unit/temp_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.672    c/dp/alu_unit/temp_out0_carry__4_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.932 f  c/dp/alu_unit/temp_out0_carry__5/O[3]
                         net (fo=1, routed)           0.868    10.800    c/dp/alu_unit/data0[27]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.267    11.067 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9/O
                         net (fo=2, routed)           0.554    11.621    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.267    11.888 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509    12.397    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105    12.502 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620    13.122    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105    13.227 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.618    13.844    c/dp/pc/data_reg[0]_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.105    13.949 r  c/dp/pc/data[15]_i_1/O
                         net (fo=1, routed)           0.000    13.949    c/dp/pc/pc_next[15]
    SLICE_X53Y3          FDRE                                         r  c/dp/pc/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.263    14.263    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y3          FDRE                                         r  c/dp/pc/data_reg[15]/C
                         clock pessimism              0.225    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X53Y3          FDRE (Setup_fdre_C_D)        0.032    14.485    c/dp/pc/data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                  0.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cd/sd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.592     1.475    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  cd/sd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  cd/sd/counter_reg[10]/Q
                         net (fo=2, routed)           0.122     1.761    cd/sd/counter_reg[10]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  cd/sd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    cd/sd/counter_reg[8]_i_1_n_5
    SLICE_X64Y12         FDRE                                         r  cd/sd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.862     1.989    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  cd/sd/counter_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    cd/sd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cd/sd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.591     1.474    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  cd/sd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  cd/sd/counter_reg[14]/Q
                         net (fo=2, routed)           0.122     1.760    cd/sd/counter_reg[14]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  cd/sd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    cd/sd/counter_reg[12]_i_1_n_5
    SLICE_X64Y13         FDRE                                         r  cd/sd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.861     1.988    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  cd/sd/counter_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    cd/sd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cd/sd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.476    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  cd/sd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cd/sd/counter_reg[2]/Q
                         net (fo=2, routed)           0.122     1.762    cd/sd/counter_reg[2]
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  cd/sd/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    cd/sd/counter_reg[0]_i_1_n_5
    SLICE_X64Y10         FDRE                                         r  cd/sd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.864     1.991    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  cd/sd/counter_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y10         FDRE (Hold_fdre_C_D)         0.134     1.610    cd/sd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cd/sd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.476    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cd/sd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cd/sd/counter_reg[6]/Q
                         net (fo=2, routed)           0.124     1.764    cd/sd/counter_reg[6]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  cd/sd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    cd/sd/counter_reg[4]_i_1_n_5
    SLICE_X64Y11         FDRE                                         r  cd/sd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.864     1.991    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cd/sd/counter_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.134     1.610    cd/sd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cd/sd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.774%)  route 0.122ns (28.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.592     1.475    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  cd/sd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  cd/sd/counter_reg[10]/Q
                         net (fo=2, routed)           0.122     1.761    cd/sd/counter_reg[10]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.907 r  cd/sd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    cd/sd/counter_reg[8]_i_1_n_4
    SLICE_X64Y12         FDRE                                         r  cd/sd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.862     1.989    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y12         FDRE                                         r  cd/sd/counter_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    cd/sd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cd/sd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.774%)  route 0.122ns (28.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.476    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  cd/sd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cd/sd/counter_reg[2]/Q
                         net (fo=2, routed)           0.122     1.762    cd/sd/counter_reg[2]
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.908 r  cd/sd/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    cd/sd/counter_reg[0]_i_1_n_4
    SLICE_X64Y10         FDRE                                         r  cd/sd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.864     1.991    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  cd/sd/counter_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y10         FDRE (Hold_fdre_C_D)         0.134     1.610    cd/sd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cd/sd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.774%)  route 0.122ns (28.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.591     1.474    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  cd/sd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  cd/sd/counter_reg[14]/Q
                         net (fo=2, routed)           0.122     1.760    cd/sd/counter_reg[14]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  cd/sd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    cd/sd/counter_reg[12]_i_1_n_4
    SLICE_X64Y13         FDRE                                         r  cd/sd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.861     1.988    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  cd/sd/counter_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    cd/sd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cd/sd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.482%)  route 0.124ns (28.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.476    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cd/sd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cd/sd/counter_reg[6]/Q
                         net (fo=2, routed)           0.124     1.764    cd/sd/counter_reg[6]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  cd/sd/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    cd/sd/counter_reg[4]_i_1_n_4
    SLICE_X64Y11         FDRE                                         r  cd/sd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.864     1.991    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  cd/sd/counter_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.134     1.610    cd/sd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 cd/sd/current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.339%)  route 0.241ns (56.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.592     1.475    cd/sd/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  cd/sd/current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  cd/sd/current_reg[0]/Q
                         net (fo=28, routed)          0.241     1.857    cd/sd/current_reg[0]_0
    SLICE_X65Y12         LUT5 (Prop_lut5_I3_O)        0.043     1.900 r  cd/sd/current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    cd/sd/current[1]_i_1_n_0
    SLICE_X65Y12         FDRE                                         r  cd/sd/current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.862     1.989    cd/sd/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  cd/sd/current_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.107     1.582    cd/sd/current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 cd/sd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/sd/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.279ns (61.740%)  route 0.173ns (38.260%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.476    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  cd/sd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.640 f  cd/sd/counter_reg[0]/Q
                         net (fo=2, routed)           0.173     1.813    cd/sd/counter_reg[0]
    SLICE_X64Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  cd/sd/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.858    cd/sd/counter[0]_i_2_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.928 r  cd/sd/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    cd/sd/counter_reg[0]_i_1_n_7
    SLICE_X64Y10         FDRE                                         r  cd/sd/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.864     1.991    cd/sd/clk_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  cd/sd/counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y10         FDRE (Hold_fdre_C_D)         0.134     1.610    cd/sd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y1    c/dp/pc/data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y3    c/dp/pc/data_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y1    c/dp/pc/data_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y1    c/dp/pc/data_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y3    c/dp/pc/data_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y3    c/dp/pc/data_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y3    c/dp/pc/data_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y5    c/dp/pc/data_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y6    c/dp/pc/data_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X60Y0    c/dp/rf/registers_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ra3[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.953ns  (logic 5.978ns (39.977%)  route 8.975ns (60.023%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ra3[1] (IN)
                         net (fo=0)                   0.000     0.000    ra3[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  ra3_IBUF[1]_inst/O
                         net (fo=64, routed)          4.407     5.800    c/dp/rf/registers_reg_r3_0_31_6_11/ADDRB1
    SLICE_X64Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     5.916 r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.666     6.582    c/dp/rf/rd30[8]
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.283     6.865 r  c/dp/rf/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.657     7.522    c/dp/rf/rd3[8]
    SLICE_X63Y5          LUT3 (Prop_lut3_I2_O)        0.119     7.641 r  c/dp/rf/seg_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.796     8.437    c/dp/rf/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I1_O)        0.267     8.704 r  c/dp/rf/seg_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.704    c/dp/rf/seg_OBUF[3]_inst_i_9_n_0
    SLICE_X64Y7          MUXF7 (Prop_muxf7_I0_O)      0.173     8.877 r  c/dp/rf/seg_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.367     9.244    c/dp/rf/seg_OBUF[3]_inst_i_6_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I5_O)        0.241     9.485 r  c/dp/rf/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.361     9.846    c/dp/rf/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.105     9.951 r  c/dp/rf/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.721    11.671    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.281    14.953 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.953    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ra3[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.548ns  (logic 5.539ns (38.071%)  route 9.010ns (61.929%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ra3[1] (IN)
                         net (fo=0)                   0.000     0.000    ra3[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  ra3_IBUF[1]_inst/O
                         net (fo=64, routed)          4.407     5.800    c/dp/rf/registers_reg_r3_0_31_6_11/ADDRB1
    SLICE_X64Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     5.916 r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.666     6.582    c/dp/rf/rd30[8]
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.283     6.865 r  c/dp/rf/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.657     7.522    c/dp/rf/rd3[8]
    SLICE_X63Y5          LUT3 (Prop_lut3_I2_O)        0.119     7.641 r  c/dp/rf/seg_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.992     8.633    c/dp/rf/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.267     8.900 f  c/dp/rf/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.546     9.446    c/dp/rf/seg_OBUF[0]_inst_i_5_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.105     9.551 r  c/dp/rf/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.741    11.292    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.256    14.548 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.548    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ra3[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.438ns  (logic 5.859ns (40.580%)  route 8.579ns (59.420%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ra3[1] (IN)
                         net (fo=0)                   0.000     0.000    ra3[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  ra3_IBUF[1]_inst/O
                         net (fo=64, routed)          4.413     5.806    c/dp/rf/registers_reg_r3_0_31_6_11/ADDRA1
    SLICE_X64Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.115     5.921 r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.596     6.517    c/dp/rf/rd30[6]
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.264     6.781 r  c/dp/rf/seg_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.507     7.287    c/dp/rf/rd3[6]
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.411 r  c/dp/rf/seg_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.239     8.650    c/dp/rf/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I5_O)        0.267     8.917 r  c/dp/rf/seg_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.917    c/dp/rf/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X62Y9          MUXF7 (Prop_muxf7_I0_O)      0.178     9.095 r  c/dp/rf/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.095    c/dp/rf/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X62Y9          MUXF8 (Prop_muxf8_I1_O)      0.079     9.174 r  c/dp/rf/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.824    10.998    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.440    14.438 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.438    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ra3[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.308ns  (logic 5.532ns (38.667%)  route 8.775ns (61.333%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ra3[1] (IN)
                         net (fo=0)                   0.000     0.000    ra3[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  ra3_IBUF[1]_inst/O
                         net (fo=64, routed)          4.407     5.800    c/dp/rf/registers_reg_r3_0_31_6_11/ADDRB1
    SLICE_X64Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     5.916 r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.666     6.582    c/dp/rf/rd30[8]
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.283     6.865 r  c/dp/rf/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.657     7.522    c/dp/rf/rd3[8]
    SLICE_X63Y5          LUT3 (Prop_lut3_I2_O)        0.119     7.641 r  c/dp/rf/seg_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.809     8.451    c/dp/rf/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.267     8.718 r  c/dp/rf/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.659     9.377    c/dp/rf/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.105     9.482 r  c/dp/rf/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.576    11.058    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.250    14.308 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.308    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ra3[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.285ns  (logic 5.557ns (38.902%)  route 8.728ns (61.099%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=3 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ra3[1] (IN)
                         net (fo=0)                   0.000     0.000    ra3[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  ra3_IBUF[1]_inst/O
                         net (fo=64, routed)          4.407     5.800    c/dp/rf/registers_reg_r3_0_31_6_11/ADDRB1
    SLICE_X64Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     5.916 r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMB/O
                         net (fo=1, routed)           0.666     6.582    c/dp/rf/rd30[8]
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.283     6.865 r  c/dp/rf/seg_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.657     7.522    c/dp/rf/rd3[8]
    SLICE_X63Y5          LUT3 (Prop_lut3_I2_O)        0.119     7.641 r  c/dp/rf/seg_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.699     8.341    c/dp/rf/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.267     8.608 r  c/dp/rf/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.546     9.154    c/dp/rf/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I4_O)        0.105     9.259 r  c/dp/rf/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.751    11.010    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.275    14.285 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.285    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ra3[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.116ns  (logic 5.371ns (38.053%)  route 8.744ns (61.947%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ra3[1] (IN)
                         net (fo=0)                   0.000     0.000    ra3[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  ra3_IBUF[1]_inst/O
                         net (fo=64, routed)          4.257     5.649    c/dp/rf/registers_reg_r3_0_31_6_11/ADDRC1
    SLICE_X64Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.119     5.768 r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMC/O
                         net (fo=1, routed)           0.787     6.554    c/dp/rf/rd30[10]
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.268     6.822 r  c/dp/rf/seg_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.675     7.498    c/dp/rf/rd3[10]
    SLICE_X62Y7          LUT3 (Prop_lut3_I2_O)        0.105     7.603 r  c/dp/rf/seg_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           1.211     8.813    c/dp/rf/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I3_O)        0.105     8.918 r  c/dp/rf/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.399     9.317    c/dp/rf/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I2_O)        0.105     9.422 r  c/dp/rf/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.416    10.838    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.277    14.116 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.116    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ra3[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.920ns  (logic 5.532ns (39.739%)  route 8.388ns (60.261%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  ra3[1] (IN)
                         net (fo=0)                   0.000     0.000    ra3[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  ra3_IBUF[1]_inst/O
                         net (fo=64, routed)          4.128     5.521    c/dp/rf/registers_reg_r3_0_31_0_5/ADDRC1
    SLICE_X64Y1          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.119     5.640 r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.397     6.037    c/dp/rf/rd30[4]
    SLICE_X65Y1          LUT6 (Prop_lut6_I0_O)        0.268     6.305 r  c/dp/rf/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.819     7.124    c/dp/rf/rd3[4]
    SLICE_X65Y5          LUT3 (Prop_lut3_I2_O)        0.115     7.239 r  c/dp/rf/seg_OBUF[6]_inst_i_17/O
                         net (fo=7, routed)           0.694     7.933    c/dp/rf/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.267     8.200 r  c/dp/rf/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.660     8.860    c/dp/rf/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I3_O)        0.105     8.965 r  c/dp/rf/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.690    10.655    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.265    13.920 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.920    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bit
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.475ns  (logic 1.536ns (44.198%)  route 1.939ns (55.802%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw_bit (IN)
                         net (fo=0)                   0.000     0.000    sw_bit
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_bit_IBUF_inst/O
                         net (fo=27, routed)          1.374     1.608    c/dp/rf/sw_bit_IBUF
    SLICE_X63Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.653 f  c/dp/rf/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.049     1.701    c/dp/rf/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  c/dp/rf/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.263    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.475 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.475    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_bit
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.572ns  (logic 1.663ns (46.556%)  route 1.909ns (53.444%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw_bit (IN)
                         net (fo=0)                   0.000     0.000    sw_bit
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_bit_IBUF_inst/O
                         net (fo=27, routed)          1.366     1.600    c/dp/rf/sw_bit_IBUF
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.645 r  c/dp/rf/seg_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.645    c/dp/rf/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X62Y9          MUXF7 (Prop_muxf7_I0_O)      0.062     1.707 r  c/dp/rf/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.707    c/dp/rf/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X62Y9          MUXF8 (Prop_muxf8_I1_O)      0.019     1.726 r  c/dp/rf/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.269    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     3.572 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.572    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_bit
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.581ns  (logic 1.554ns (43.402%)  route 2.027ns (56.598%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw_bit (IN)
                         net (fo=0)                   0.000     0.000    sw_bit
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_bit_IBUF_inst/O
                         net (fo=27, routed)          1.453     1.687    c/dp/rf/sw_bit_IBUF
    SLICE_X63Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.732 r  c/dp/rf/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.050     1.782    c/dp/rf/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  c/dp/rf/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.351    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.581 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.581    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_bit
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.670ns  (logic 1.530ns (41.681%)  route 2.140ns (58.319%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw_bit (IN)
                         net (fo=0)                   0.000     0.000    sw_bit
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_bit_IBUF_inst/O
                         net (fo=27, routed)          1.466     1.700    c/dp/rf/sw_bit_IBUF
    SLICE_X62Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.745 r  c/dp/rf/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.237     1.982    c/dp/rf/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.045     2.027 r  c/dp/rf/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.437     2.464    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.670 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.670    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_bit
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.696ns  (logic 1.601ns (43.333%)  route 2.094ns (56.667%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw_bit (IN)
                         net (fo=0)                   0.000     0.000    sw_bit
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_bit_IBUF_inst/O
                         net (fo=27, routed)          1.364     1.598    c/dp/rf/sw_bit_IBUF
    SLICE_X63Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.643 r  c/dp/rf/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.194     1.837    c/dp/rf/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  c/dp/rf/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.190     2.072    c/dp/rf/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.045     2.117 r  c/dp/rf/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.463    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.696 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.696    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_bit
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.725ns  (logic 1.590ns (42.677%)  route 2.136ns (57.323%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw_bit (IN)
                         net (fo=0)                   0.000     0.000    sw_bit
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_bit_IBUF_inst/O
                         net (fo=27, routed)          1.390     1.624    c/dp/rf/sw_bit_IBUF
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.669 r  c/dp/rf/seg_OBUF[5]_inst_i_4/O
                         net (fo=7, routed)           0.209     1.877    c/dp/rf/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  c/dp/rf/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.059     1.981    c/dp/rf/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I0_O)        0.045     2.026 r  c/dp/rf/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.478     2.505    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.725 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.725    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_bit
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.747ns  (logic 1.560ns (41.648%)  route 2.186ns (58.352%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw_bit (IN)
                         net (fo=0)                   0.000     0.000    sw_bit
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_bit_IBUF_inst/O
                         net (fo=27, routed)          1.455     1.689    c/dp/rf/sw_bit_IBUF
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.734 r  c/dp/rf/seg_OBUF[3]_inst_i_4/O
                         net (fo=8, routed)           0.233     1.968    c/dp/rf/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I3_O)        0.045     2.013 r  c/dp/rf/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.510    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.747 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.747    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c/dp/rf/registers_reg_r3_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.271ns  (logic 5.383ns (52.414%)  route 4.887ns (47.586%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.439     4.598    c/dp/rf/registers_reg_r3_0_31_12_17/WCLK
    SLICE_X60Y5          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.685 r  c/dp/rf/registers_reg_r3_0_31_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.797     6.482    c/dp/rf/rd30[15]
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.105     6.587 r  c/dp/rf/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.657     7.244    c/dp/rf/rd3[15]
    SLICE_X63Y9          LUT3 (Prop_lut3_I2_O)        0.119     7.363 r  c/dp/rf/seg_OBUF[6]_inst_i_9/O
                         net (fo=7, routed)           0.985     8.348    c/dp/rf/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X64Y7          LUT5 (Prop_lut5_I4_O)        0.267     8.615 r  c/dp/rf/seg_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000     8.615    c/dp/rf/seg_OBUF[3]_inst_i_10_n_0
    SLICE_X64Y7          MUXF7 (Prop_muxf7_I1_O)      0.178     8.793 r  c/dp/rf/seg_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.367     9.160    c/dp/rf/seg_OBUF[3]_inst_i_6_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I5_O)        0.241     9.401 r  c/dp/rf/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.361     9.761    c/dp/rf/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.105     9.866 r  c/dp/rf/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.721    11.587    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.281    14.869 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.869    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/rf/registers_reg_r3_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 4.944ns (50.482%)  route 4.850ns (49.518%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.441     4.600    c/dp/rf/registers_reg_r3_0_31_0_5/WCLK
    SLICE_X64Y1          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.709 r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.666     6.375    c/dp/rf/rd30[0]
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.264     6.639 r  c/dp/rf/seg_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           1.090     7.728    c/dp/rf/ra3[2][0]
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.105     7.833 r  c/dp/rf/seg_OBUF[5]_inst_i_4/O
                         net (fo=7, routed)           0.639     8.473    c/dp/rf/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I2_O)        0.105     8.578 r  c/dp/rf/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.715     9.292    c/dp/rf/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.105     9.397 r  c/dp/rf/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.741    11.138    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.256    14.394 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.394    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/rf/registers_reg_r3_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.627ns  (logic 5.461ns (56.726%)  route 4.166ns (43.274%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.441     4.600    c/dp/rf/registers_reg_r3_0_31_6_11/WCLK
    SLICE_X64Y3          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.709 r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.596     6.305    c/dp/rf/rd30[6]
    SLICE_X64Y5          LUT6 (Prop_lut6_I0_O)        0.264     6.569 r  c/dp/rf/seg_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.507     7.076    c/dp/rf/rd3[6]
    SLICE_X63Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.200 r  c/dp/rf/seg_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.239     8.439    c/dp/rf/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I5_O)        0.267     8.706 r  c/dp/rf/seg_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.706    c/dp/rf/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X62Y9          MUXF7 (Prop_muxf7_I0_O)      0.178     8.884 r  c/dp/rf/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.884    c/dp/rf/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X62Y9          MUXF8 (Prop_muxf8_I1_O)      0.079     8.963 r  c/dp/rf/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.824    10.787    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.440    14.227 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.227    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/rf/registers_reg_r3_0_31_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.539ns  (logic 5.110ns (53.570%)  route 4.429ns (46.430%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.435     4.594    c/dp/rf/registers_reg_r3_0_31_24_29/WCLK
    SLICE_X60Y11         RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_24_29/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.703 r  c/dp/rf/registers_reg_r3_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.702     6.405    c/dp/rf/rd30[24]
    SLICE_X63Y5          LUT6 (Prop_lut6_I0_O)        0.264     6.669 r  c/dp/rf/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.682     7.351    c/dp/rf/rd3[24]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.115     7.466 r  c/dp/rf/seg_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.809     8.276    c/dp/rf/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.267     8.543 r  c/dp/rf/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.659     9.202    c/dp/rf/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.105     9.307 r  c/dp/rf/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.576    10.883    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.250    14.133 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.133    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/rf/registers_reg_r3_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.524ns  (logic 4.965ns (52.131%)  route 4.559ns (47.869%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.441     4.600    c/dp/rf/registers_reg_r3_0_31_0_5/WCLK
    SLICE_X64Y1          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.709 r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.666     6.375    c/dp/rf/rd30[0]
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.264     6.639 r  c/dp/rf/seg_OBUF[5]_inst_i_11/O
                         net (fo=2, routed)           1.090     7.728    c/dp/rf/ra3[2][0]
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.105     7.833 r  c/dp/rf/seg_OBUF[5]_inst_i_4/O
                         net (fo=7, routed)           0.846     8.679    c/dp/rf/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X64Y8          LUT6 (Prop_lut6_I1_O)        0.105     8.784 r  c/dp/rf/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.541     9.326    c/dp/rf/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.105     9.431 r  c/dp/rf/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.416    10.847    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.277    14.124 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.124    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/rf/registers_reg_r3_0_31_24_29/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.516ns  (logic 5.135ns (53.958%)  route 4.381ns (46.042%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.435     4.594    c/dp/rf/registers_reg_r3_0_31_24_29/WCLK
    SLICE_X60Y11         RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_24_29/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.703 r  c/dp/rf/registers_reg_r3_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.702     6.405    c/dp/rf/rd30[24]
    SLICE_X63Y5          LUT6 (Prop_lut6_I0_O)        0.264     6.669 r  c/dp/rf/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.682     7.351    c/dp/rf/rd3[24]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.115     7.466 r  c/dp/rf/seg_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.699     8.166    c/dp/rf/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.267     8.433 r  c/dp/rf/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.546     8.979    c/dp/rf/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I4_O)        0.105     9.084 r  c/dp/rf/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.751    10.835    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.275    14.110 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.110    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/rf/registers_reg_r3_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.381ns  (logic 5.120ns (54.586%)  route 4.260ns (45.414%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.441     4.600    c/dp/rf/registers_reg_r3_0_31_0_5/WCLK
    SLICE_X64Y1          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     5.700 r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMC/O
                         net (fo=1, routed)           0.397     6.097    c/dp/rf/rd30[4]
    SLICE_X65Y1          LUT6 (Prop_lut6_I0_O)        0.268     6.365 r  c/dp/rf/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.819     7.185    c/dp/rf/rd3[4]
    SLICE_X65Y5          LUT3 (Prop_lut3_I2_O)        0.115     7.300 r  c/dp/rf/seg_OBUF[6]_inst_i_17/O
                         net (fo=7, routed)           0.694     7.993    c/dp/rf/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.267     8.260 r  c/dp/rf/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.660     8.920    c/dp/rf/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I3_O)        0.105     9.025 r  c/dp/rf/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.690    10.715    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.265    13.981 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.981    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/sd/current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 3.917ns (54.362%)  route 3.289ns (45.638%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.437     4.596    cd/sd/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  cd/sd/current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.379     4.975 r  cd/sd/current_reg[0]/Q
                         net (fo=28, routed)          1.110     6.085    cd/sd/current_reg[0]_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I1_O)        0.127     6.212 r  cd/sd/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.179     8.391    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.411    11.802 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.802    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/sd/current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 3.753ns (57.562%)  route 2.767ns (42.438%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.437     4.596    cd/sd/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  cd/sd/current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.379     4.975 r  cd/sd/current_reg[0]/Q
                         net (fo=28, routed)          0.856     5.831    cd/sd/current_reg[0]_0
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.105     5.936 r  cd/sd/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.911     7.847    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.269    11.115 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.115    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/sd/current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 4.019ns (63.600%)  route 2.300ns (36.400%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.437     4.596    cd/sd/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  cd/sd/current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.348     4.944 f  cd/sd/current_reg[1]/Q
                         net (fo=30, routed)          0.576     5.520    cd/sd/current_reg[1]_1
    SLICE_X65Y12         LUT2 (Prop_lut2_I0_O)        0.253     5.773 r  cd/sd/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.724     7.497    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.418    10.915 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.915    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/cu/alu_src_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.699ns  (logic 0.212ns (30.347%)  route 0.487ns (69.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.452    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.376     1.992    c/dp/pc/Q[4]
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.048     2.040 r  c/dp/pc/alu_src_reg_i_1/O
                         net (fo=1, routed)           0.111     2.151    c/cu/difference0_carry__0_i_8_0
    SLICE_X59Y0          LDCE                                         r  c/cu/alu_src_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/pc/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/imm_sel/imm_ext_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.254ns (35.743%)  route 0.457ns (64.257%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.567     1.450    c/dp/pc/clk_IBUF_BUFG
    SLICE_X54Y1          FDRE                                         r  c/dp/pc/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  c/dp/pc/data_reg[5]/Q
                         net (fo=34, routed)          0.222     1.836    c/dp/pc/Q[5]
    SLICE_X55Y2          LUT4 (Prop_lut4_I2_O)        0.045     1.881 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=35, routed)          0.122     2.003    c/dp/pc/data_reg[4]_2
    SLICE_X55Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.048 r  c/dp/pc/imm_ext_reg[2]_i_1/O
                         net (fo=1, routed)           0.113     2.161    c/dp/imm_sel/D[2]
    SLICE_X55Y2          LDCE                                         r  c/dp/imm_sel/imm_ext_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/cu/alu_ctrl_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.213ns (29.847%)  route 0.501ns (70.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.452    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.390     2.006    c/dp/pc/Q[4]
    SLICE_X59Y0          LUT5 (Prop_lut5_I4_O)        0.049     2.055 r  c/dp/pc/alu_ctrl_reg[0]_i_1/O
                         net (fo=1, routed)           0.111     2.166    c/cu/registers_reg_r1_0_31_0_5_i_20
    SLICE_X59Y0          LDCE                                         r  c/cu/alu_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/pc/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/imm_sel/imm_ext_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.254ns (33.397%)  route 0.507ns (66.603%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.452    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  c/dp/pc/data_reg[3]/Q
                         net (fo=34, routed)          0.243     1.859    c/dp/pc/Q[3]
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.045     1.904 r  c/dp/pc/registers_reg_r1_0_31_0_5_i_17/O
                         net (fo=140, routed)         0.264     2.168    c/dp/pc/data_reg[6]_2[0]
    SLICE_X53Y4          LUT6 (Prop_lut6_I3_O)        0.045     2.213 r  c/dp/pc/imm_ext_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.213    c/dp/imm_sel/D[7]
    SLICE_X53Y4          LDCE                                         r  c/dp/imm_sel/imm_ext_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/imm_sel/imm_ext_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.257ns (31.715%)  route 0.553ns (68.285%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.452    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.358     1.974    c/dp/pc/Q[4]
    SLICE_X52Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.019 r  c/dp/pc/imm_ext_reg[31]_i_1/O
                         net (fo=16, routed)          0.196     2.214    c/dp/pc/data_reg[6]_2[11]
    SLICE_X53Y4          LUT4 (Prop_lut4_I3_O)        0.048     2.262 r  c/dp/pc/imm_ext_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.262    c/dp/imm_sel/D[6]
    SLICE_X53Y4          LDCE                                         r  c/dp/imm_sel/imm_ext_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/pc/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/imm_sel/imm_ext_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.838ns  (logic 0.254ns (30.320%)  route 0.584ns (69.680%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.452    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  c/dp/pc/data_reg[4]/Q
                         net (fo=33, routed)          0.358     1.974    c/dp/pc/Q[4]
    SLICE_X52Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.019 r  c/dp/pc/imm_ext_reg[31]_i_1/O
                         net (fo=16, routed)          0.113     2.132    c/dp/pc/data_reg[6]_2[11]
    SLICE_X52Y2          LUT5 (Prop_lut5_I4_O)        0.045     2.177 r  c/dp/pc/imm_ext_reg[14]_i_1/O
                         net (fo=1, routed)           0.113     2.290    c/dp/imm_sel/D[9]
    SLICE_X52Y2          LDCE                                         r  c/dp/imm_sel/imm_ext_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/pc/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/imm_sel/imm_ext_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.254ns (30.230%)  route 0.586ns (69.770%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.452    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y1          FDRE                                         r  c/dp/pc/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDRE (Prop_fdre_C_Q)         0.164     1.616 f  c/dp/pc/data_reg[6]/Q
                         net (fo=34, routed)          0.129     1.745    c/dp/pc/Q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_1/O
                         net (fo=35, routed)          0.457     2.247    c/dp/pc/data_reg[4]_3
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.045     2.292 r  c/dp/pc/imm_ext_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     2.292    c/dp/imm_sel/D[19]
    SLICE_X52Y6          LDCE                                         r  c/dp/imm_sel/imm_ext_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/pc/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/imm_sel/imm_ext_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.254ns (28.062%)  route 0.651ns (71.938%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.452    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y2          FDRE                                         r  c/dp/pc/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  c/dp/pc/data_reg[3]/Q
                         net (fo=34, routed)          0.329     1.946    c/dp/pc/Q[3]
    SLICE_X53Y2          LUT5 (Prop_lut5_I3_O)        0.045     1.991 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=35, routed)          0.322     2.312    c/dp/pc/data_reg[6]_2[9]
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.045     2.357 r  c/dp/pc/imm_ext_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.357    c/dp/imm_sel/D[16]
    SLICE_X52Y6          LDCE                                         r  c/dp/imm_sel/imm_ext_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/pc/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/imm_sel/imm_ext_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.254ns (27.730%)  route 0.662ns (72.270%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.567     1.450    c/dp/pc/clk_IBUF_BUFG
    SLICE_X54Y1          FDRE                                         r  c/dp/pc/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  c/dp/pc/data_reg[5]/Q
                         net (fo=34, routed)          0.222     1.836    c/dp/pc/Q[5]
    SLICE_X55Y2          LUT4 (Prop_lut4_I2_O)        0.045     1.881 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_3/O
                         net (fo=35, routed)          0.440     2.321    c/dp/pc/data_reg[4]_2
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.045     2.366 r  c/dp/pc/imm_ext_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.366    c/dp/imm_sel/D[17]
    SLICE_X52Y6          LDCE                                         r  c/dp/imm_sel/imm_ext_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/dp/pc/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/dp/imm_sel/imm_ext_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.925ns  (logic 0.325ns (35.143%)  route 0.600ns (64.857%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.452    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y1          FDRE                                         r  c/dp/pc/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDRE (Prop_fdre_C_Q)         0.164     1.616 r  c/dp/pc/data_reg[6]/Q
                         net (fo=34, routed)          0.129     1.745    c/dp/pc/Q[6]
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.049     1.794 r  c/dp/pc/registers_reg_r2_0_31_0_5_i_2/O
                         net (fo=35, routed)          0.471     2.265    c/dp/pc/data_reg[6]_2[10]
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.112     2.377 r  c/dp/pc/imm_ext_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.377    c/dp/imm_sel/D[18]
    SLICE_X52Y6          LDCE                                         r  c/dp/imm_sel/imm_ext_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.015ns  (logic 1.917ns (21.265%)  route 7.098ns (78.735%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.859     8.910    c/dp/pc/data_reg[0]_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.105     9.015 r  c/dp/pc/data[25]_i_1/O
                         net (fo=1, routed)           0.000     9.015    c/dp/pc/pc_next[25]
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262     4.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[25]/C

Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.012ns  (logic 1.917ns (21.273%)  route 7.095ns (78.727%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.856     8.907    c/dp/pc/data_reg[0]_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.105     9.012 r  c/dp/pc/data[27]_i_1/O
                         net (fo=1, routed)           0.000     9.012    c/dp/pc/pc_next[27]
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262     4.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[27]/C

Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.982ns  (logic 1.917ns (21.343%)  route 7.065ns (78.657%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.827     8.877    c/dp/pc/data_reg[0]_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.105     8.982 r  c/dp/pc/data[26]_i_1/O
                         net (fo=1, routed)           0.000     8.982    c/dp/pc/pc_next[26]
    SLICE_X56Y11         FDRE                                         r  c/dp/pc/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.261     4.261    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  c/dp/pc/data_reg[26]/C

Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.934ns  (logic 1.917ns (21.456%)  route 7.017ns (78.544%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.779     8.829    c/dp/pc/data_reg[0]_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I3_O)        0.105     8.934 r  c/dp/pc/data[30]_i_1/O
                         net (fo=1, routed)           0.000     8.934    c/dp/pc/pc_next[30]
    SLICE_X53Y9          FDRE                                         r  c/dp/pc/data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262     4.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  c/dp/pc/data_reg[30]/C

Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.917ns  (logic 1.917ns (21.498%)  route 7.000ns (78.502%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.762     8.812    c/dp/pc/data_reg[0]_0
    SLICE_X53Y9          LUT6 (Prop_lut6_I3_O)        0.105     8.917 r  c/dp/pc/data[31]_i_1/O
                         net (fo=1, routed)           0.000     8.917    c/dp/pc/pc_next[31]
    SLICE_X53Y9          FDRE                                         r  c/dp/pc/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262     4.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  c/dp/pc/data_reg[31]/C

Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.851ns  (logic 1.917ns (21.660%)  route 6.934ns (78.340%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.695     8.746    c/dp/pc/data_reg[0]_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I3_O)        0.105     8.851 r  c/dp/pc/data[17]_i_1/O
                         net (fo=1, routed)           0.000     8.851    c/dp/pc/pc_next[17]
    SLICE_X53Y6          FDRE                                         r  c/dp/pc/data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.263     4.263    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  c/dp/pc/data_reg[17]/C

Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.828ns  (logic 1.917ns (21.715%)  route 6.911ns (78.285%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.673     8.723    c/dp/pc/data_reg[0]_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I3_O)        0.105     8.828 r  c/dp/pc/data[23]_i_1/O
                         net (fo=1, routed)           0.000     8.828    c/dp/pc/pc_next[23]
    SLICE_X56Y8          FDRE                                         r  c/dp/pc/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.263     4.263    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  c/dp/pc/data_reg[23]/C

Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.828ns  (logic 1.917ns (21.715%)  route 6.911ns (78.285%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.673     8.723    c/dp/pc/data_reg[0]_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I3_O)        0.105     8.828 r  c/dp/pc/data[24]_i_1/O
                         net (fo=1, routed)           0.000     8.828    c/dp/pc/pc_next[24]
    SLICE_X56Y8          FDRE                                         r  c/dp/pc/data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.263     4.263    c/dp/pc/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  c/dp/pc/data_reg[24]/C

Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.823ns  (logic 1.917ns (21.727%)  route 6.906ns (78.273%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.668     8.718    c/dp/pc/data_reg[0]_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.105     8.823 r  c/dp/pc/data[29]_i_1/O
                         net (fo=1, routed)           0.000     8.823    c/dp/pc/pc_next[29]
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.262     4.262    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y8          FDRE                                         r  c/dp/pc/data_reg[29]/C

Slack:                    inf
  Source:                 c/cu/alu_src_reg/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.917ns (21.741%)  route 6.900ns (78.259%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_src_reg/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  c/cu/alu_src_reg/Q
                         net (fo=96, routed)          3.527     3.991    c/dp/rf/alu_src
    SLICE_X58Y10         LUT4 (Prop_lut4_I2_O)        0.105     4.096 r  c/dp/rf/temp_out0_carry__5_i_1/O
                         net (fo=1, routed)           0.454     4.549    c/dp/alu_unit/alu_in_b[27]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     4.867 r  c/dp/alu_unit/temp_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.867    c/dp/alu_unit/temp_out0_carry__5_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     5.047 f  c/dp/alu_unit/temp_out0_carry__6/O[0]
                         net (fo=1, routed)           0.740     5.787    c/dp/alu_unit/data0[28]
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.268     6.055 f  c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12/O
                         net (fo=2, routed)           0.389     6.444    c/dp/alu_unit/registers_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.267     6.711 r  c/dp/alu_unit/data[31]_i_18/O
                         net (fo=1, routed)           0.509     7.220    c/dp/alu_unit/data[31]_i_18_n_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I3_O)        0.105     7.325 r  c/dp/alu_unit/data[31]_i_10/O
                         net (fo=1, routed)           0.620     7.945    c/dp/alu_unit/data[31]_i_10_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.050 r  c/dp/alu_unit/data[31]_i_4/O
                         net (fo=32, routed)          0.662     8.712    c/dp/pc/data_reg[0]_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I3_O)        0.105     8.817 r  c/dp/pc/data[21]_i_1/O
                         net (fo=1, routed)           0.000     8.817    c/dp/pc/pc_next[21]
    SLICE_X53Y7          FDRE                                         r  c/dp/pc/data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.263     4.263    c/dp/pc/clk_IBUF_BUFG
    SLICE_X53Y7          FDRE                                         r  c/dp/pc/data_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c/cu/alu_ctrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/rf/registers_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.203ns (36.259%)  route 0.357ns (63.741%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_ctrl_reg[0]/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/cu/alu_ctrl_reg[0]/Q
                         net (fo=36, routed)          0.248     0.406    c/dp/alu_unit/alu_ctrl[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.451 r  c/dp/alu_unit/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.109     0.560    c/dp/rf/registers_reg_r2_0_31_0_5/DIA0
    SLICE_X60Y1          RAMD32                                       r  c/dp/rf/registers_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.865     1.992    c/dp/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y1          RAMD32                                       r  c/dp/rf/registers_reg_r2_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 c/cu/alu_ctrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/rf/registers_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.203ns (33.757%)  route 0.398ns (66.243%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_ctrl_reg[0]/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/cu/alu_ctrl_reg[0]/Q
                         net (fo=36, routed)          0.228     0.386    c/dp/alu_unit/alu_ctrl[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I1_O)        0.045     0.431 r  c/dp/alu_unit/registers_reg_r1_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.170     0.601    c/dp/rf/registers_reg_r2_0_31_0_5/DIA1
    SLICE_X60Y1          RAMD32                                       r  c/dp/rf/registers_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.865     1.992    c/dp/rf/registers_reg_r2_0_31_0_5/WCLK
    SLICE_X60Y1          RAMD32                                       r  c/dp/rf/registers_reg_r2_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 c/cu/alu_ctrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/rf/registers_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.203ns (33.489%)  route 0.403ns (66.511%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_ctrl_reg[0]/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/cu/alu_ctrl_reg[0]/Q
                         net (fo=36, routed)          0.228     0.386    c/dp/alu_unit/alu_ctrl[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I1_O)        0.045     0.431 r  c/dp/alu_unit/registers_reg_r1_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.175     0.606    c/dp/rf/registers_reg_r1_0_31_0_5/DIA1
    SLICE_X60Y0          RAMD32                                       r  c/dp/rf/registers_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.865     1.992    c/dp/rf/registers_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y0          RAMD32                                       r  c/dp/rf/registers_reg_r1_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 c/cu/alu_ctrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/rf/registers_reg_r3_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.203ns (30.736%)  route 0.457ns (69.264%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_ctrl_reg[0]/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/cu/alu_ctrl_reg[0]/Q
                         net (fo=36, routed)          0.228     0.386    c/dp/alu_unit/alu_ctrl[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I1_O)        0.045     0.431 r  c/dp/alu_unit/registers_reg_r1_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.229     0.660    c/dp/rf/registers_reg_r3_0_31_0_5/DIA1
    SLICE_X64Y1          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.994    c/dp/rf/registers_reg_r3_0_31_0_5/WCLK
    SLICE_X64Y1          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 c/dp/imm_sel/imm_ext_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.378ns (54.662%)  route 0.314ns (45.338%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          LDCE                         0.000     0.000 r  c/dp/imm_sel/imm_ext_reg[0]/G
    SLICE_X55Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/dp/imm_sel/imm_ext_reg[0]/Q
                         net (fo=4, routed)           0.098     0.256    c/dp/pc/data_reg[31]_i_5_0[0]
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.301 r  c/dp/pc/data[3]_i_6/O
                         net (fo=1, routed)           0.000     0.301    c/dp/pc/data[3]_i_6_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.371 r  c/dp/pc/data_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.215     0.587    c/dp/pc/ta[0]
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.105     0.692 r  c/dp/pc/data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.692    c/dp/pc/pc_next[0]
    SLICE_X55Y1          FDRE                                         r  c/dp/pc/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.838     1.965    c/dp/pc/clk_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  c/dp/pc/data_reg[0]/C

Slack:                    inf
  Source:                 c/cu/alu_ctrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/rf/registers_reg_r3_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.203ns (27.988%)  route 0.522ns (72.012%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_ctrl_reg[0]/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/cu/alu_ctrl_reg[0]/Q
                         net (fo=36, routed)          0.248     0.406    c/dp/alu_unit/alu_ctrl[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.451 r  c/dp/alu_unit/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.274     0.725    c/dp/rf/registers_reg_r3_0_31_0_5/DIA0
    SLICE_X64Y1          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     1.994    c/dp/rf/registers_reg_r3_0_31_0_5/WCLK
    SLICE_X64Y1          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 c/cu/alu_ctrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/rf/registers_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.203ns (27.311%)  route 0.540ns (72.689%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_ctrl_reg[0]/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/cu/alu_ctrl_reg[0]/Q
                         net (fo=36, routed)          0.248     0.406    c/dp/alu_unit/alu_ctrl[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.045     0.451 r  c/dp/alu_unit/registers_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.292     0.743    c/dp/rf/registers_reg_r1_0_31_0_5/DIA0
    SLICE_X60Y0          RAMD32                                       r  c/dp/rf/registers_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.865     1.992    c/dp/rf/registers_reg_r1_0_31_0_5/WCLK
    SLICE_X60Y0          RAMD32                                       r  c/dp/rf/registers_reg_r1_0_31_0_5/RAMA/CLK

Slack:                    inf
  Source:                 c/dp/imm_sel/imm_ext_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.376ns (49.862%)  route 0.378ns (50.138%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          LDCE                         0.000     0.000 r  c/dp/imm_sel/imm_ext_reg[2]/G
    SLICE_X55Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/dp/imm_sel/imm_ext_reg[2]/Q
                         net (fo=4, routed)           0.161     0.319    c/dp/pc/data_reg[31]_i_5_0[2]
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  c/dp/pc/data[3]_i_4/O
                         net (fo=1, routed)           0.000     0.364    c/dp/pc/data[3]_i_4_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.429 r  c/dp/pc/data_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.217     0.646    c/dp/pc/ta[2]
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.108     0.754 r  c/dp/pc/data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.754    c/dp/pc/pc_next[2]
    SLICE_X54Y1          FDRE                                         r  c/dp/pc/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.838     1.965    c/dp/pc/clk_IBUF_BUFG
    SLICE_X54Y1          FDRE                                         r  c/dp/pc/data_reg[2]/C

Slack:                    inf
  Source:                 c/cu/alu_ctrl_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/rf/registers_reg_r3_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.203ns (26.542%)  route 0.562ns (73.458%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          LDCE                         0.000     0.000 r  c/cu/alu_ctrl_reg[0]/G
    SLICE_X59Y0          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/cu/alu_ctrl_reg[0]/Q
                         net (fo=36, routed)          0.411     0.569    c/dp/alu_unit/alu_ctrl[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.045     0.614 r  c/dp/alu_unit/registers_reg_r1_0_31_6_11_i_6/O
                         net (fo=3, routed)           0.151     0.765    c/dp/rf/registers_reg_r3_0_31_6_11/DIC0
    SLICE_X64Y3          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.866     1.993    c/dp/rf/registers_reg_r3_0_31_6_11/WCLK
    SLICE_X64Y3          RAMD32                                       r  c/dp/rf/registers_reg_r3_0_31_6_11/RAMC/CLK

Slack:                    inf
  Source:                 c/dp/imm_sel/imm_ext_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            c/dp/pc/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.416ns (52.722%)  route 0.373ns (47.278%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          LDCE                         0.000     0.000 r  c/dp/imm_sel/imm_ext_reg[0]/G
    SLICE_X55Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  c/dp/imm_sel/imm_ext_reg[0]/Q
                         net (fo=4, routed)           0.098     0.256    c/dp/pc/data_reg[31]_i_5_0[0]
    SLICE_X54Y2          LUT2 (Prop_lut2_I1_O)        0.045     0.301 r  c/dp/pc/data[3]_i_6/O
                         net (fo=1, routed)           0.000     0.301    c/dp/pc/data[3]_i_6_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.406 r  c/dp/pc/data_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.275     0.681    c/dp/pc/ta[1]
    SLICE_X55Y1          LUT6 (Prop_lut6_I5_O)        0.108     0.789 r  c/dp/pc/data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.789    c/dp/pc/pc_next[1]
    SLICE_X55Y1          FDRE                                         r  c/dp/pc/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.838     1.965    c/dp/pc/clk_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  c/dp/pc/data_reg[1]/C





