{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 15:34:11 2011 " "Info: Processing started: Fri Jun 10 15:34:11 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_VHDL -c projet_VHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projet_VHDL -c projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "racine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file racine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 racine-Montage " "Info: Found design unit 1: racine-Montage" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 racine " "Info: Found entity 1: racine" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Schema.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Schema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schema " "Info: Found entity 1: Schema" {  } { { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232out-Montage_1 " "Info: Found design unit 1: rs232out-Montage_1" {  } { { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232out.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs232out " "Info: Found entity 1: rs232out" {  } { { "rs232out.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232out.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232in-Montage_1 " "Info: Found design unit 1: rs232in-Montage_1" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs232in " "Info: Found entity 1: rs232in" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busToRS232.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file busToRS232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busToRS232-Montage " "Info: Found design unit 1: busToRS232-Montage" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busToRS232.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 busToRS232 " "Info: Found entity 1: busToRS232" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busToRS232.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busFromRS232.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file busFromRS232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busFromRS232-Montage " "Info: Found design unit 1: busFromRS232-Montage" {  } { { "busFromRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busFromRS232.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 busFromRS232 " "Info: Found entity 1: busFromRS232" {  } { { "busFromRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busFromRS232.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder12-Montage " "Info: Found design unit 1: adder12-Montage" {  } { { "adder12.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/adder12.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder12 " "Info: Found entity 1: adder12" {  } { { "adder12.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/adder12.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Schema " "Info: Elaborating entity \"Schema\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232out rs232out:inst1 " "Info: Elaborating entity \"rs232out\" for hierarchy \"rs232out:inst1\"" {  } { { "Schema.bdf" "inst1" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 320 720 872 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busToRS232 busToRS232:inst2 " "Info: Elaborating entity \"busToRS232\" for hierarchy \"busToRS232:inst2\"" {  } { { "Schema.bdf" "inst2" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 320 384 600 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "racine racine:inst4 " "Info: Elaborating entity \"racine\" for hierarchy \"racine:inst4\"" {  } { { "Schema.bdf" "inst4" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 48 408 640 176 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMD_Addr racine.vhd(71) " "Warning (10036): Verilog HDL or VHDL warning at racine.vhd(71): object \"CMD_Addr\" assigned a value but never read" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMD_Status racine.vhd(72) " "Warning (10036): Verilog HDL or VHDL warning at racine.vhd(72): object \"CMD_Status\" assigned a value but never read" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_Addr racine.vhd(73) " "Warning (10541): VHDL Signal Declaration warning at racine.vhd(73): used implicit default value for signal \"R_Addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_Status racine.vhd(74) " "Warning (10541): VHDL Signal Declaration warning at racine.vhd(74): used implicit default value for signal \"R_Status\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busin_status racine.vhd(95) " "Warning (10036): Verilog HDL or VHDL warning at racine.vhd(95): object \"busin_status\" assigned a value but never read" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "busout_status\[1..0\] racine.vhd(98) " "Warning (10873): Using initial value X (don't care) for net \"busout_status\[1..0\]\" at racine.vhd(98)" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 98 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busFromRS232 busFromRS232:inst3 " "Info: Elaborating entity \"busFromRS232\" for hierarchy \"busFromRS232:inst3\"" {  } { { "Schema.bdf" "inst3" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 296 96 328 424 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232in rs232in:inst " "Info: Elaborating entity \"rs232in\" for hierarchy \"rs232in:inst\"" {  } { { "Schema.bdf" "inst" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 328 -112 32 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Info: Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Info: Implemented 337 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 15:34:17 2011 " "Info: Processing ended: Fri Jun 10 15:34:17 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 15:34:19 2011 " "Info: Processing started: Fri Jun 10 15:34:19 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "projet_VHDL EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"projet_VHDL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/" 0 { } { { 0 { 0 ""} 0 743 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/" 0 { } { { 0 { 0 ""} 0 744 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/" 0 { } { { 0 { 0 ""} 0 745 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node CLK (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/quartus/linux64/pin_planner.ppl" { CLK } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/" 0 { } { { 0 { 0 ""} 0 18 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.233 ns register register " "Info: Estimated most critical path is register to register delay of 5.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns racine:inst4\|one\[2\] 1 REG LAB_X54_Y37 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X54_Y37; Fanout = 5; REG Node = 'racine:inst4\|one\[2\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { racine:inst4|one[2] } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.393 ns) 1.324 ns racine:inst4\|tmp\[2\]~5 2 COMB LAB_X52_Y37 2 " "Info: 2: + IC(0.931 ns) + CELL(0.393 ns) = 1.324 ns; Loc. = LAB_X52_Y37; Fanout = 2; COMB Node = 'racine:inst4\|tmp\[2\]~5'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.324 ns" { racine:inst4|one[2] racine:inst4|tmp[2]~5 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.734 ns racine:inst4\|tmp\[3\]~6 3 COMB LAB_X52_Y37 4 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.734 ns; Loc. = LAB_X52_Y37; Fanout = 4; COMB Node = 'racine:inst4\|tmp\[3\]~6'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst4|tmp[2]~5 racine:inst4|tmp[3]~6 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 2.736 ns racine:inst4\|LessThan1~7 4 COMB LAB_X51_Y37 1 " "Info: 4: + IC(0.588 ns) + CELL(0.414 ns) = 2.736 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.002 ns" { racine:inst4|tmp[3]~6 racine:inst4|LessThan1~7 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.807 ns racine:inst4\|LessThan1~9 5 COMB LAB_X51_Y37 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.807 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~7 racine:inst4|LessThan1~9 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.878 ns racine:inst4\|LessThan1~11 6 COMB LAB_X51_Y37 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.878 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~9 racine:inst4|LessThan1~11 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.949 ns racine:inst4\|LessThan1~13 7 COMB LAB_X51_Y37 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.949 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~11 racine:inst4|LessThan1~13 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.020 ns racine:inst4\|LessThan1~15 8 COMB LAB_X51_Y37 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.020 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~13 racine:inst4|LessThan1~15 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.091 ns racine:inst4\|LessThan1~17 9 COMB LAB_X51_Y37 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.091 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~15 racine:inst4|LessThan1~17 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.162 ns racine:inst4\|LessThan1~19 10 COMB LAB_X51_Y37 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.162 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~17 racine:inst4|LessThan1~19 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.233 ns racine:inst4\|LessThan1~21 11 COMB LAB_X51_Y37 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.233 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~21'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~19 racine:inst4|LessThan1~21 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.304 ns racine:inst4\|LessThan1~23 12 COMB LAB_X51_Y37 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.304 ns; Loc. = LAB_X51_Y37; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~23'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~21 racine:inst4|LessThan1~23 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.465 ns racine:inst4\|LessThan1~25 13 COMB LAB_X51_Y36 1 " "Info: 13: + IC(0.090 ns) + CELL(0.071 ns) = 3.465 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~25'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.161 ns" { racine:inst4|LessThan1~23 racine:inst4|LessThan1~25 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.536 ns racine:inst4\|LessThan1~27 14 COMB LAB_X51_Y36 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.536 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~27'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~25 racine:inst4|LessThan1~27 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.607 ns racine:inst4\|LessThan1~29 15 COMB LAB_X51_Y36 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.607 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~29'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~27 racine:inst4|LessThan1~29 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.678 ns racine:inst4\|LessThan1~31 16 COMB LAB_X51_Y36 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.678 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~31'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~29 racine:inst4|LessThan1~31 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.749 ns racine:inst4\|LessThan1~33 17 COMB LAB_X51_Y36 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.749 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~33'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~31 racine:inst4|LessThan1~33 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.820 ns racine:inst4\|LessThan1~35 18 COMB LAB_X51_Y36 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.820 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~35'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~33 racine:inst4|LessThan1~35 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.891 ns racine:inst4\|LessThan1~37 19 COMB LAB_X51_Y36 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.891 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~37'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~35 racine:inst4|LessThan1~37 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.962 ns racine:inst4\|LessThan1~39 20 COMB LAB_X51_Y36 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.962 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~39'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~37 racine:inst4|LessThan1~39 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.033 ns racine:inst4\|LessThan1~41 21 COMB LAB_X51_Y36 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.033 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~41'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~39 racine:inst4|LessThan1~41 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.104 ns racine:inst4\|LessThan1~43 22 COMB LAB_X51_Y36 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.104 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~43'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~41 racine:inst4|LessThan1~43 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.175 ns racine:inst4\|LessThan1~45 23 COMB LAB_X51_Y36 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.175 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~45'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~43 racine:inst4|LessThan1~45 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.585 ns racine:inst4\|LessThan1~46 24 COMB LAB_X51_Y36 2 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.585 ns; Loc. = LAB_X51_Y36; Fanout = 2; COMB Node = 'racine:inst4\|LessThan1~46'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst4|LessThan1~45 racine:inst4|LessThan1~46 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 5.149 ns racine:inst4\|Selector5~1 25 COMB LAB_X51_Y36 1 " "Info: 25: + IC(0.127 ns) + CELL(0.437 ns) = 5.149 ns; Loc. = LAB_X51_Y36; Fanout = 1; COMB Node = 'racine:inst4\|Selector5~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.564 ns" { racine:inst4|LessThan1~46 racine:inst4|Selector5~1 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.233 ns racine:inst4\|state.IF_OP_SUP_TMP 26 REG LAB_X51_Y36 5 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 5.233 ns; Loc. = LAB_X51_Y36; Fanout = 5; REG Node = 'racine:inst4\|state.IF_OP_SUP_TMP'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { racine:inst4|Selector5~1 racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.497 ns ( 66.83 % ) " "Info: Total cell delay = 3.497 ns ( 66.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.736 ns ( 33.17 % ) " "Info: Total interconnect delay = 1.736 ns ( 33.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "5.233 ns" { racine:inst4|one[2] racine:inst4|tmp[2]~5 racine:inst4|tmp[3]~6 racine:inst4|LessThan1~7 racine:inst4|LessThan1~9 racine:inst4|LessThan1~11 racine:inst4|LessThan1~13 racine:inst4|LessThan1~15 racine:inst4|LessThan1~17 racine:inst4|LessThan1~19 racine:inst4|LessThan1~21 racine:inst4|LessThan1~23 racine:inst4|LessThan1~25 racine:inst4|LessThan1~27 racine:inst4|LessThan1~29 racine:inst4|LessThan1~31 racine:inst4|LessThan1~33 racine:inst4|LessThan1~35 racine:inst4|LessThan1~37 racine:inst4|LessThan1~39 racine:inst4|LessThan1~41 racine:inst4|LessThan1~43 racine:inst4|LessThan1~45 racine:inst4|LessThan1~46 racine:inst4|Selector5~1 racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X48_Y26 X59_Y38 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx 0 " "Info: Pin \"Tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[7\] 0 " "Info: Pin \"D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[6\] 0 " "Info: Pin \"D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[5\] 0 " "Info: Pin \"D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[4\] 0 " "Info: Pin \"D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[3\] 0 " "Info: Pin \"D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[2\] 0 " "Info: Pin \"D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[1\] 0 " "Info: Pin \"D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[0\] 0 " "Info: Pin \"D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Info: Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 15:34:44 2011 " "Info: Processing ended: Fri Jun 10 15:34:44 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 15:34:46 2011 " "Info: Processing started: Fri Jun 10 15:34:46 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Info: Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 15:34:54 2011 " "Info: Processing ended: Fri Jun 10 15:34:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 15:34:55 2011 " "Info: Processing started: Fri Jun 10 15:34:55 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register racine:inst4\|one\[2\] register racine:inst4\|state.IF_OP_SUP_TMP 188.32 MHz 5.31 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 188.32 MHz between source register \"racine:inst4\|one\[2\]\" and destination register \"racine:inst4\|state.IF_OP_SUP_TMP\" (period= 5.31 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.102 ns + Longest register register " "Info: + Longest register to register delay is 5.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns racine:inst4\|one\[2\] 1 REG LCFF_X54_Y37_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y37_N1; Fanout = 5; REG Node = 'racine:inst4\|one\[2\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { racine:inst4|one[2] } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.393 ns) 1.125 ns racine:inst4\|tmp\[2\]~5 2 COMB LCCOMB_X52_Y37_N12 2 " "Info: 2: + IC(0.732 ns) + CELL(0.393 ns) = 1.125 ns; Loc. = LCCOMB_X52_Y37_N12; Fanout = 2; COMB Node = 'racine:inst4\|tmp\[2\]~5'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.125 ns" { racine:inst4|one[2] racine:inst4|tmp[2]~5 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.284 ns racine:inst4\|tmp\[3\]~7 3 COMB LCCOMB_X52_Y37_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.284 ns; Loc. = LCCOMB_X52_Y37_N14; Fanout = 2; COMB Node = 'racine:inst4\|tmp\[3\]~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { racine:inst4|tmp[2]~5 racine:inst4|tmp[3]~7 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.355 ns racine:inst4\|tmp\[4\]~9 4 COMB LCCOMB_X52_Y37_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.355 ns; Loc. = LCCOMB_X52_Y37_N16; Fanout = 2; COMB Node = 'racine:inst4\|tmp\[4\]~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|tmp[3]~7 racine:inst4|tmp[4]~9 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.426 ns racine:inst4\|tmp\[5\]~11 5 COMB LCCOMB_X52_Y37_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.426 ns; Loc. = LCCOMB_X52_Y37_N18; Fanout = 2; COMB Node = 'racine:inst4\|tmp\[5\]~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|tmp[4]~9 racine:inst4|tmp[5]~11 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.497 ns racine:inst4\|tmp\[6\]~13 6 COMB LCCOMB_X52_Y37_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.497 ns; Loc. = LCCOMB_X52_Y37_N20; Fanout = 2; COMB Node = 'racine:inst4\|tmp\[6\]~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|tmp[5]~11 racine:inst4|tmp[6]~13 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.907 ns racine:inst4\|tmp\[7\]~14 7 COMB LCCOMB_X52_Y37_N22 4 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 1.907 ns; Loc. = LCCOMB_X52_Y37_N22; Fanout = 4; COMB Node = 'racine:inst4\|tmp\[7\]~14'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst4|tmp[6]~13 racine:inst4|tmp[7]~14 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.393 ns) 2.984 ns racine:inst4\|LessThan1~15 8 COMB LCCOMB_X51_Y37_N22 1 " "Info: 8: + IC(0.684 ns) + CELL(0.393 ns) = 2.984 ns; Loc. = LCCOMB_X51_Y37_N22; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.077 ns" { racine:inst4|tmp[7]~14 racine:inst4|LessThan1~15 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.055 ns racine:inst4\|LessThan1~17 9 COMB LCCOMB_X51_Y37_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.055 ns; Loc. = LCCOMB_X51_Y37_N24; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~15 racine:inst4|LessThan1~17 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.126 ns racine:inst4\|LessThan1~19 10 COMB LCCOMB_X51_Y37_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.126 ns; Loc. = LCCOMB_X51_Y37_N26; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~17 racine:inst4|LessThan1~19 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.197 ns racine:inst4\|LessThan1~21 11 COMB LCCOMB_X51_Y37_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.197 ns; Loc. = LCCOMB_X51_Y37_N28; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~21'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~19 racine:inst4|LessThan1~21 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.343 ns racine:inst4\|LessThan1~23 12 COMB LCCOMB_X51_Y37_N30 1 " "Info: 12: + IC(0.000 ns) + CELL(0.146 ns) = 3.343 ns; Loc. = LCCOMB_X51_Y37_N30; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~23'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.146 ns" { racine:inst4|LessThan1~21 racine:inst4|LessThan1~23 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.414 ns racine:inst4\|LessThan1~25 13 COMB LCCOMB_X51_Y36_N0 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.414 ns; Loc. = LCCOMB_X51_Y36_N0; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~25'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~23 racine:inst4|LessThan1~25 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.485 ns racine:inst4\|LessThan1~27 14 COMB LCCOMB_X51_Y36_N2 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.485 ns; Loc. = LCCOMB_X51_Y36_N2; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~27'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~25 racine:inst4|LessThan1~27 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.556 ns racine:inst4\|LessThan1~29 15 COMB LCCOMB_X51_Y36_N4 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.556 ns; Loc. = LCCOMB_X51_Y36_N4; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~29'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~27 racine:inst4|LessThan1~29 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.627 ns racine:inst4\|LessThan1~31 16 COMB LCCOMB_X51_Y36_N6 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.627 ns; Loc. = LCCOMB_X51_Y36_N6; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~31'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~29 racine:inst4|LessThan1~31 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.698 ns racine:inst4\|LessThan1~33 17 COMB LCCOMB_X51_Y36_N8 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.698 ns; Loc. = LCCOMB_X51_Y36_N8; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~33'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~31 racine:inst4|LessThan1~33 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.769 ns racine:inst4\|LessThan1~35 18 COMB LCCOMB_X51_Y36_N10 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.769 ns; Loc. = LCCOMB_X51_Y36_N10; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~35'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~33 racine:inst4|LessThan1~35 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.840 ns racine:inst4\|LessThan1~37 19 COMB LCCOMB_X51_Y36_N12 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.840 ns; Loc. = LCCOMB_X51_Y36_N12; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~37'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~35 racine:inst4|LessThan1~37 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.999 ns racine:inst4\|LessThan1~39 20 COMB LCCOMB_X51_Y36_N14 1 " "Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 3.999 ns; Loc. = LCCOMB_X51_Y36_N14; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~39'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { racine:inst4|LessThan1~37 racine:inst4|LessThan1~39 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.070 ns racine:inst4\|LessThan1~41 21 COMB LCCOMB_X51_Y36_N16 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.070 ns; Loc. = LCCOMB_X51_Y36_N16; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~41'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~39 racine:inst4|LessThan1~41 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.141 ns racine:inst4\|LessThan1~43 22 COMB LCCOMB_X51_Y36_N18 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.141 ns; Loc. = LCCOMB_X51_Y36_N18; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~43'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~41 racine:inst4|LessThan1~43 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.212 ns racine:inst4\|LessThan1~45 23 COMB LCCOMB_X51_Y36_N20 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.212 ns; Loc. = LCCOMB_X51_Y36_N20; Fanout = 1; COMB Node = 'racine:inst4\|LessThan1~45'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { racine:inst4|LessThan1~43 racine:inst4|LessThan1~45 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.622 ns racine:inst4\|LessThan1~46 24 COMB LCCOMB_X51_Y36_N22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.622 ns; Loc. = LCCOMB_X51_Y36_N22; Fanout = 2; COMB Node = 'racine:inst4\|LessThan1~46'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { racine:inst4|LessThan1~45 racine:inst4|LessThan1~46 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 5.018 ns racine:inst4\|Selector5~1 25 COMB LCCOMB_X51_Y36_N26 1 " "Info: 25: + IC(0.246 ns) + CELL(0.150 ns) = 5.018 ns; Loc. = LCCOMB_X51_Y36_N26; Fanout = 1; COMB Node = 'racine:inst4\|Selector5~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.396 ns" { racine:inst4|LessThan1~46 racine:inst4|Selector5~1 } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.102 ns racine:inst4\|state.IF_OP_SUP_TMP 26 REG LCFF_X51_Y36_N27 5 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 5.102 ns; Loc. = LCFF_X51_Y36_N27; Fanout = 5; REG Node = 'racine:inst4\|state.IF_OP_SUP_TMP'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { racine:inst4|Selector5~1 racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.440 ns ( 67.42 % ) " "Info: Total cell delay = 3.440 ns ( 67.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 32.58 % ) " "Info: Total interconnect delay = 1.662 ns ( 32.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "5.102 ns" { racine:inst4|one[2] racine:inst4|tmp[2]~5 racine:inst4|tmp[3]~7 racine:inst4|tmp[4]~9 racine:inst4|tmp[5]~11 racine:inst4|tmp[6]~13 racine:inst4|tmp[7]~14 racine:inst4|LessThan1~15 racine:inst4|LessThan1~17 racine:inst4|LessThan1~19 racine:inst4|LessThan1~21 racine:inst4|LessThan1~23 racine:inst4|LessThan1~25 racine:inst4|LessThan1~27 racine:inst4|LessThan1~29 racine:inst4|LessThan1~31 racine:inst4|LessThan1~33 racine:inst4|LessThan1~35 racine:inst4|LessThan1~37 racine:inst4|LessThan1~39 racine:inst4|LessThan1~41 racine:inst4|LessThan1~43 racine:inst4|LessThan1~45 racine:inst4|LessThan1~46 racine:inst4|Selector5~1 racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "5.102 ns" { racine:inst4|one[2] {} racine:inst4|tmp[2]~5 {} racine:inst4|tmp[3]~7 {} racine:inst4|tmp[4]~9 {} racine:inst4|tmp[5]~11 {} racine:inst4|tmp[6]~13 {} racine:inst4|tmp[7]~14 {} racine:inst4|LessThan1~15 {} racine:inst4|LessThan1~17 {} racine:inst4|LessThan1~19 {} racine:inst4|LessThan1~21 {} racine:inst4|LessThan1~23 {} racine:inst4|LessThan1~25 {} racine:inst4|LessThan1~27 {} racine:inst4|LessThan1~29 {} racine:inst4|LessThan1~31 {} racine:inst4|LessThan1~33 {} racine:inst4|LessThan1~35 {} racine:inst4|LessThan1~37 {} racine:inst4|LessThan1~39 {} racine:inst4|LessThan1~41 {} racine:inst4|LessThan1~43 {} racine:inst4|LessThan1~45 {} racine:inst4|LessThan1~46 {} racine:inst4|Selector5~1 {} racine:inst4|state.IF_OP_SUP_TMP {} } { 0.000ns 0.732ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.246ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.753 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 207 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.537 ns) 2.753 ns racine:inst4\|state.IF_OP_SUP_TMP 3 REG LCFF_X51_Y36_N27 5 " "Info: 3: + IC(1.145 ns) + CELL(0.537 ns) = 2.753 ns; Loc. = LCFF_X51_Y36_N27; Fanout = 5; REG Node = 'racine:inst4\|state.IF_OP_SUP_TMP'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.682 ns" { CLK~clkctrl racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 54.34 % ) " "Info: Total cell delay = 1.496 ns ( 54.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.257 ns ( 45.66 % ) " "Info: Total interconnect delay = 1.257 ns ( 45.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK CLK~clkctrl racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.753 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst4|state.IF_OP_SUP_TMP {} } { 0.000ns 0.000ns 0.112ns 1.145ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.747 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 207 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.537 ns) 2.747 ns racine:inst4\|one\[2\] 3 REG LCFF_X54_Y37_N1 5 " "Info: 3: + IC(1.139 ns) + CELL(0.537 ns) = 2.747 ns; Loc. = LCFF_X54_Y37_N1; Fanout = 5; REG Node = 'racine:inst4\|one\[2\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.676 ns" { CLK~clkctrl racine:inst4|one[2] } "NODE_NAME" } } { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 54.46 % ) " "Info: Total cell delay = 1.496 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.251 ns ( 45.54 % ) " "Info: Total interconnect delay = 1.251 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl racine:inst4|one[2] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst4|one[2] {} } { 0.000ns 0.000ns 0.112ns 1.139ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK CLK~clkctrl racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.753 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst4|state.IF_OP_SUP_TMP {} } { 0.000ns 0.000ns 0.112ns 1.145ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl racine:inst4|one[2] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst4|one[2] {} } { 0.000ns 0.000ns 0.112ns 1.139ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "racine.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/racine.vhd" 112 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "5.102 ns" { racine:inst4|one[2] racine:inst4|tmp[2]~5 racine:inst4|tmp[3]~7 racine:inst4|tmp[4]~9 racine:inst4|tmp[5]~11 racine:inst4|tmp[6]~13 racine:inst4|tmp[7]~14 racine:inst4|LessThan1~15 racine:inst4|LessThan1~17 racine:inst4|LessThan1~19 racine:inst4|LessThan1~21 racine:inst4|LessThan1~23 racine:inst4|LessThan1~25 racine:inst4|LessThan1~27 racine:inst4|LessThan1~29 racine:inst4|LessThan1~31 racine:inst4|LessThan1~33 racine:inst4|LessThan1~35 racine:inst4|LessThan1~37 racine:inst4|LessThan1~39 racine:inst4|LessThan1~41 racine:inst4|LessThan1~43 racine:inst4|LessThan1~45 racine:inst4|LessThan1~46 racine:inst4|Selector5~1 racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "5.102 ns" { racine:inst4|one[2] {} racine:inst4|tmp[2]~5 {} racine:inst4|tmp[3]~7 {} racine:inst4|tmp[4]~9 {} racine:inst4|tmp[5]~11 {} racine:inst4|tmp[6]~13 {} racine:inst4|tmp[7]~14 {} racine:inst4|LessThan1~15 {} racine:inst4|LessThan1~17 {} racine:inst4|LessThan1~19 {} racine:inst4|LessThan1~21 {} racine:inst4|LessThan1~23 {} racine:inst4|LessThan1~25 {} racine:inst4|LessThan1~27 {} racine:inst4|LessThan1~29 {} racine:inst4|LessThan1~31 {} racine:inst4|LessThan1~33 {} racine:inst4|LessThan1~35 {} racine:inst4|LessThan1~37 {} racine:inst4|LessThan1~39 {} racine:inst4|LessThan1~41 {} racine:inst4|LessThan1~43 {} racine:inst4|LessThan1~45 {} racine:inst4|LessThan1~46 {} racine:inst4|Selector5~1 {} racine:inst4|state.IF_OP_SUP_TMP {} } { 0.000ns 0.732ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.246ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK CLK~clkctrl racine:inst4|state.IF_OP_SUP_TMP } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.753 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst4|state.IF_OP_SUP_TMP {} } { 0.000ns 0.000ns 0.112ns 1.145ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.747 ns" { CLK CLK~clkctrl racine:inst4|one[2] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.747 ns" { CLK {} CLK~combout {} CLK~clkctrl {} racine:inst4|one[2] {} } { 0.000ns 0.000ns 0.112ns 1.139ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs232in:inst\|state.WAIT_StartBit RX CLK 5.070 ns register " "Info: tsu for register \"rs232in:inst\|state.WAIT_StartBit\" (data pin = \"RX\", clock pin = \"CLK\") is 5.070 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.933 ns + Longest pin register " "Info: + Longest pin to register delay is 7.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RX 1 PIN PIN_D21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 368 -336 -168 384 "RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.920 ns) + CELL(0.438 ns) 7.198 ns rs232in:inst\|Selector0~0 2 COMB LCCOMB_X65_Y41_N4 1 " "Info: 2: + IC(5.920 ns) + CELL(0.438 ns) = 7.198 ns; Loc. = LCCOMB_X65_Y41_N4; Fanout = 1; COMB Node = 'rs232in:inst\|Selector0~0'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.358 ns" { RX rs232in:inst|Selector0~0 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.378 ns) 7.849 ns rs232in:inst\|Selector0~1 3 COMB LCCOMB_X65_Y41_N14 1 " "Info: 3: + IC(0.273 ns) + CELL(0.378 ns) = 7.849 ns; Loc. = LCCOMB_X65_Y41_N14; Fanout = 1; COMB Node = 'rs232in:inst\|Selector0~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.651 ns" { rs232in:inst|Selector0~0 rs232in:inst|Selector0~1 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.933 ns rs232in:inst\|state.WAIT_StartBit 4 REG LCFF_X65_Y41_N15 21 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.933 ns; Loc. = LCFF_X65_Y41_N15; Fanout = 21; REG Node = 'rs232in:inst\|state.WAIT_StartBit'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { rs232in:inst|Selector0~1 rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.740 ns ( 21.93 % ) " "Info: Total cell delay = 1.740 ns ( 21.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.193 ns ( 78.07 % ) " "Info: Total interconnect delay = 6.193 ns ( 78.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.933 ns" { RX rs232in:inst|Selector0~0 rs232in:inst|Selector0~1 rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.933 ns" { RX {} RX~combout {} rs232in:inst|Selector0~0 {} rs232in:inst|Selector0~1 {} rs232in:inst|state.WAIT_StartBit {} } { 0.000ns 0.000ns 5.920ns 0.273ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.378ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.827 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 207 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.537 ns) 2.827 ns rs232in:inst\|state.WAIT_StartBit 3 REG LCFF_X65_Y41_N15 21 " "Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.827 ns; Loc. = LCFF_X65_Y41_N15; Fanout = 21; REG Node = 'rs232in:inst\|state.WAIT_StartBit'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.756 ns" { CLK~clkctrl rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.92 % ) " "Info: Total cell delay = 1.496 ns ( 52.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 47.08 % ) " "Info: Total interconnect delay = 1.331 ns ( 47.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.827 ns" { CLK CLK~clkctrl rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.827 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.WAIT_StartBit {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.933 ns" { RX rs232in:inst|Selector0~0 rs232in:inst|Selector0~1 rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.933 ns" { RX {} RX~combout {} rs232in:inst|Selector0~0 {} rs232in:inst|Selector0~1 {} rs232in:inst|state.WAIT_StartBit {} } { 0.000ns 0.000ns 5.920ns 0.273ns 0.000ns } { 0.000ns 0.840ns 0.438ns 0.378ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.827 ns" { CLK CLK~clkctrl rs232in:inst|state.WAIT_StartBit } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.827 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.WAIT_StartBit {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK D\[6\] busToRS232:inst2\|R_32\[30\] 11.631 ns register " "Info: tco from clock \"CLK\" to destination pin \"D\[6\]\" through register \"busToRS232:inst2\|R_32\[30\]\" is 11.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.769 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 207 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.537 ns) 2.769 ns busToRS232:inst2\|R_32\[30\] 3 REG LCFF_X53_Y35_N1 2 " "Info: 3: + IC(1.161 ns) + CELL(0.537 ns) = 2.769 ns; Loc. = LCFF_X53_Y35_N1; Fanout = 2; REG Node = 'busToRS232:inst2\|R_32\[30\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.698 ns" { CLK~clkctrl busToRS232:inst2|R_32[30] } "NODE_NAME" } } { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busToRS232.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 54.03 % ) " "Info: Total cell delay = 1.496 ns ( 54.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.273 ns ( 45.97 % ) " "Info: Total interconnect delay = 1.273 ns ( 45.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.769 ns" { CLK CLK~clkctrl busToRS232:inst2|R_32[30] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.769 ns" { CLK {} CLK~combout {} CLK~clkctrl {} busToRS232:inst2|R_32[30] {} } { 0.000ns 0.000ns 0.112ns 1.161ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busToRS232.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.612 ns + Longest register pin " "Info: + Longest register to pin delay is 8.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns busToRS232:inst2\|R_32\[30\] 1 REG LCFF_X53_Y35_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y35_N1; Fanout = 2; REG Node = 'busToRS232:inst2\|R_32\[30\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { busToRS232:inst2|R_32[30] } "NODE_NAME" } } { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/busToRS232.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(2.612 ns) 8.612 ns D\[6\] 2 PIN PIN_AA24 0 " "Info: 2: + IC(6.000 ns) + CELL(2.612 ns) = 8.612 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'D\[6\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.612 ns" { busToRS232:inst2|R_32[30] D[6] } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 440 712 888 456 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 30.33 % ) " "Info: Total cell delay = 2.612 ns ( 30.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 69.67 % ) " "Info: Total interconnect delay = 6.000 ns ( 69.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.612 ns" { busToRS232:inst2|R_32[30] D[6] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "8.612 ns" { busToRS232:inst2|R_32[30] {} D[6] {} } { 0.000ns 6.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.769 ns" { CLK CLK~clkctrl busToRS232:inst2|R_32[30] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.769 ns" { CLK {} CLK~combout {} CLK~clkctrl {} busToRS232:inst2|R_32[30] {} } { 0.000ns 0.000ns 0.112ns 1.161ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.612 ns" { busToRS232:inst2|R_32[30] D[6] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "8.612 ns" { busToRS232:inst2|R_32[30] {} D[6] {} } { 0.000ns 6.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs232in:inst\|R_sh\[7\] RX CLK -4.021 ns register " "Info: th for register \"rs232in:inst\|R_sh\[7\]\" (data pin = \"RX\", clock pin = \"CLK\") is -4.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.827 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 207 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 207; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.537 ns) 2.827 ns rs232in:inst\|R_sh\[7\] 3 REG LCFF_X65_Y41_N11 2 " "Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.827 ns; Loc. = LCFF_X65_Y41_N11; Fanout = 2; REG Node = 'rs232in:inst\|R_sh\[7\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.756 ns" { CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.92 % ) " "Info: Total cell delay = 1.496 ns ( 52.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 47.08 % ) " "Info: Total interconnect delay = 1.331 ns ( 47.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.827 ns" { CLK CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.827 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.114 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RX 1 PIN PIN_D21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/Schema.bdf" { { 368 -336 -168 384 "RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.908 ns) + CELL(0.366 ns) 7.114 ns rs232in:inst\|R_sh\[7\] 2 REG LCFF_X65_Y41_N11 2 " "Info: 2: + IC(5.908 ns) + CELL(0.366 ns) = 7.114 ns; Loc. = LCFF_X65_Y41_N11; Fanout = 2; REG Node = 'rs232in:inst\|R_sh\[7\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.274 ns" { RX rs232in:inst|R_sh[7] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/nicolae.namolovan/Projet_VHDL/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 16.95 % ) " "Info: Total cell delay = 1.206 ns ( 16.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.908 ns ( 83.05 % ) " "Info: Total interconnect delay = 5.908 ns ( 83.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.114 ns" { RX rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.114 ns" { RX {} RX~combout {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 5.908ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.827 ns" { CLK CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.827 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.114 ns" { RX rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.114 ns" { RX {} RX~combout {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 5.908ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Info: Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 15:34:56 2011 " "Info: Processing ended: Fri Jun 10 15:34:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
