v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Core:Core_0|FPU:FPUcore|FPP_MUL:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Core:Core_0|FPU:FPUcore|FPP_MUL:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Core:Core_0|FPU:FPUcore|FPP_MUL:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Core:Core_1|FPU:FPUcore|FPP_MUL:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Core:Core_1|FPU:FPUcore|FPP_MUL:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Core:Core_1|FPU:FPUcore|FPP_MUL:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Core:Core_0|FPU:FPUcore|FPP_MUL:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,Core:Core_1|FPU:FPUcore|FPP_MUL:mul|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6,
