Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 16:29:02 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.131        0.000                      0                  307        0.084        0.000                      0                  307        1.858        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.131        0.000                      0                  307        0.084        0.000                      0                  307        1.858        0.000                       0                   183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.860ns (80.648%)  route 0.686ns (19.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[10]
                         net (fo=2, routed)           0.686     4.083    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_1
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 2.860ns (81.346%)  route 0.656ns (18.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[11]
                         net (fo=2, routed)           0.656     4.053    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_0
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 2.860ns (82.878%)  route 0.591ns (17.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[5]
                         net (fo=2, routed)           0.591     3.988    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_6
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 2.860ns (83.046%)  route 0.584ns (16.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[6]
                         net (fo=2, routed)           0.584     3.981    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_5
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.860ns (84.209%)  route 0.536ns (15.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[4]
                         net (fo=2, routed)           0.536     3.933    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_7
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.860ns (84.209%)  route 0.536ns (15.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[7]
                         net (fo=2, routed)           0.536     3.933    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_4
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.860ns (84.209%)  route 0.536ns (15.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[9]
                         net (fo=2, routed)           0.536     3.933    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_2
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 2.860ns (84.287%)  route 0.533ns (15.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[8]
                         net (fo=2, routed)           0.533     3.930    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_3
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_2_reg_951_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.529ns (23.955%)  route 1.679ns (76.045%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/r_V_2_reg_951_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/r_V_2_reg_951_reg/P[15]
                         net (fo=14, routed)          0.690     1.575    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/P[9]
    SLICE_X12Y161        LUT5 (Prop_lut5_I2_O)        0.047     1.622 r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg_i_12/O
                         net (fo=4, routed)           0.478     2.099    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg_i_12_n_0
    SLICE_X11Y161        LUT6 (Prop_lut6_I3_O)        0.134     2.233 r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg_i_4/O
                         net (fo=1, routed)           0.512     2.745    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/sext_ln1245_fu_755_p1[4]
    DSP48_X0Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -1.159     4.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          4.316    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.860ns (85.674%)  route 0.478ns (14.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[10]
                         net (fo=2, routed)           0.478     3.875    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_1
    SLICE_X11Y160        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y160        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X11Y160        FDRE (Setup_fdre_C_D)       -0.022     5.453    bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  1.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_905_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/r_V_reg_905_pp0_iter6_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y160        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_905_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/r_V_reg_905_reg[9]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/r_V_reg_905_reg_n_0_[9]
    SLICE_X10Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/r_V_reg_905_pp0_iter6_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/r_V_reg_905_pp0_iter6_reg_reg[9]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X10Y160        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/r_V_reg_905_pp0_iter6_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/r_V_reg_905_pp0_iter6_reg_reg[10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y160        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/r_V_reg_905_reg_n_0_[10]
    SLICE_X10Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/r_V_reg_905_pp0_iter6_reg_reg[10]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/r_V_reg_905_pp0_iter6_reg_reg[10]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X10Y160        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.366    bd_0_i/hls_inst/inst/r_V_reg_905_pp0_iter6_reg_reg[10]_srl2
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_Result_7_reg_890_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y163        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_890_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/p_Result_7_reg_890_reg[37]/Q
                         net (fo=1, routed)           0.054     0.427    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/Q[6]
    SLICE_X16Y163        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X16Y163        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]/C
                         clock pessimism              0.000     0.280    
    SLICE_X16Y163        FDRE (Hold_fdre_C_D)         0.023     0.303    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/xor_ln1560_reg_920_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.171ns (74.026%)  route 0.060ns (25.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y164        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_pp0_iter4_reg_reg[0]/Q
                         net (fo=2, routed)           0.060     0.433    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/icmp_ln1549_reg_884_pp0_iter4_reg
    SLICE_X10Y164        LUT3 (Prop_lut3_I1_O)        0.064     0.497 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/xor_ln1560_reg_920[0]_i_1/O
                         net (fo=1, routed)           0.000     0.497    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1_n_0
    SLICE_X10Y164        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_920_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y164        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_920_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X10Y164        FDRE (Hold_fdre_C_D)         0.087     0.367    bd_0_i/hls_inst/inst/xor_ln1560_reg_920_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.171%)  route 0.115ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y163        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter2_reg_reg[4]/Q
                         net (fo=2, routed)           0.115     0.472    bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter2_reg[4]
    SLICE_X10Y163        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y163        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[4]_srl2/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X10Y163        SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     0.334    bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_pp0_iter4_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y163        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_reg[0]/Q
                         net (fo=1, routed)           0.096     0.462    bd_0_i/hls_inst/inst/icmp_ln1549_reg_884
    SLICE_X10Y164        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_pp0_iter4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y164        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_pp0_iter4_reg_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X10Y164        FDRE (Hold_fdre_C_D)         0.042     0.322    bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_pp0_iter4_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.157ns (72.130%)  route 0.061ns (27.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y163        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter2_reg_reg[4]/Q
                         net (fo=2, routed)           0.061     0.418    bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter2_reg[4]
    SLICE_X11Y163        LUT4 (Prop_lut4_I1_O)        0.066     0.484 r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884[0]_i_1/O
                         net (fo=1, routed)           0.000     0.484    bd_0_i/hls_inst/inst/icmp_ln1549_fu_438_p2
    SLICE_X11Y163        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y163        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X11Y163        FDRE (Hold_fdre_C_D)         0.060     0.340    bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_859_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln946_reg_834_pp0_iter2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.118ns (58.378%)  route 0.084ns (41.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y166        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_859_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y166        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/sub_ln962_reg_859_reg[0]/Q
                         net (fo=18, routed)          0.084     0.468    bd_0_i/hls_inst/inst/sub_ln962_reg_859[0]
    SLICE_X15Y166        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln946_reg_834_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y166        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln946_reg_834_pp0_iter2_reg_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X15Y166        FDRE (Hold_fdre_C_D)         0.040     0.320    bd_0_i/hls_inst/inst/trunc_ln946_reg_834_pp0_iter2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/x0_V_reg_936_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln1352_reg_956_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y165        FDRE                                         r  bd_0_i/hls_inst/inst/x0_V_reg_936_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/x0_V_reg_936_reg[2]/Q
                         net (fo=2, routed)           0.103     0.469    bd_0_i/hls_inst/inst/x0_V_reg_936_reg_n_0_[2]
    SLICE_X11Y166        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_956_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y166        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_956_reg[2]/C
                         clock pessimism              0.000     0.280    
    SLICE_X11Y166        FDRE (Hold_fdre_C_D)         0.041     0.321    bd_0_i/hls_inst/inst/trunc_ln1352_reg_956_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln1352_reg_956_pp0_iter8_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.880%)  route 0.145ns (55.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y169        FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_956_pp0_iter8_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y169        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/trunc_ln1352_reg_956_pp0_iter8_reg_reg[4]/Q
                         net (fo=1, routed)           0.145     0.529    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/Q[4]
    DSP48_X0Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.280     0.280    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X0Y67          DSP48E1 (Hold_dsp48e1_CLK_C[17])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X0Y63    bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.540         5.000       2.460      DSP48_X0Y64    bd_0_i/hls_inst/inst/r_V_2_reg_951_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y66    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/b_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y67    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y65    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X13Y167  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X13Y167  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter7_reg/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X13Y167  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter8_reg/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X10Y167  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_839_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.750         5.000       4.250      SLICE_X10Y164  bd_0_i/hls_inst/inst/icmp_ln1549_reg_884_pp0_iter4_reg_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X10Y167  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_839_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X10Y167  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_839_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X10Y167  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_839_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X10Y167  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_839_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         2.500       1.858      SLICE_X12Y163  bd_0_i/hls_inst/inst/in_read_reg_805_pp0_iter4_reg_reg[3]_srl3/CLK



