Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jul  1 10:38:51 2024
| Host         : kuro-vlrwx9 running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              78 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------+----------------------------+------------------+----------------+--------------+
|    Clock Signal   |   Enable Signal   |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG[0] | t0[2]_i_1_n_0     | rst_IBUF[0]                |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG[0] | wa                | rst_IBUF[0]                |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG[0] |                   |                            |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG[0] |                   | segment/counter[0]_i_1_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG[0] | src1              | rst_IBUF[0]                |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG[0] | src0              | rst_IBUF[0]                |               13 |             37 |         2.85 |
|  clk_IBUF_BUFG[0] | regfile/p_0_in__0 |                            |                7 |             52 |         7.43 |
+-------------------+-------------------+----------------------------+------------------+----------------+--------------+


