//! **************************************************************************
// Written by: Map P.20131013 on Mon May 20 09:33:41 2019
//! **************************************************************************

SCHEMATIC START;
COMP "clk" LOCATE = SITE "V10" LEVEL 1;
COMP "ncs" LOCATE = SITE "V3" LEVEL 1;
COMP "dclk" LOCATE = SITE "R15" LEVEL 1;
COMP "key1" LOCATE = SITE "P7" LEVEL 1;
COMP "miso" LOCATE = SITE "R13" LEVEL 1;
COMP "mosi" LOCATE = SITE "T13" LEVEL 1;
COMP "rst_n" LOCATE = SITE "N4" LEVEL 1;
COMP "led<0>" LOCATE = SITE "V5" LEVEL 1;
COMP "led<1>" LOCATE = SITE "R3" LEVEL 1;
COMP "led<2>" LOCATE = SITE "T3" LEVEL 1;
COMP "led<3>" LOCATE = SITE "T4" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "flash_write_data_in_0" BEL "flash_write_data_in_1"
        BEL "flash_write_data_in_2" BEL "flash_write_data_in_3" BEL
        "flash_write_data_in_4" BEL "flash_write_data_in_5" BEL
        "flash_write_data_in_6" BEL "flash_write_data_in_7" BEL
        "state_FSM_FFd2" BEL "state_FSM_FFd3" BEL "state_FSM_FFd1" BEL
        "read_data_0" BEL "read_data_1" BEL "read_data_2" BEL "read_data_3"
        BEL "read_data_4" BEL "read_data_5" BEL "read_data_6" BEL
        "read_data_7" BEL "ax_debounce_m0/button_out_d0" BEL
        "ax_debounce_m0/DFF2" BEL "ax_debounce_m0/DFF1" BEL
        "ax_debounce_m0/button_negedge" BEL "ax_debounce_m0/q_reg_19" BEL
        "ax_debounce_m0/q_reg_18" BEL "ax_debounce_m0/q_reg_17" BEL
        "ax_debounce_m0/q_reg_16" BEL "ax_debounce_m0/q_reg_15" BEL
        "ax_debounce_m0/q_reg_14" BEL "ax_debounce_m0/q_reg_13" BEL
        "ax_debounce_m0/q_reg_12" BEL "ax_debounce_m0/q_reg_11" BEL
        "ax_debounce_m0/q_reg_10" BEL "ax_debounce_m0/q_reg_9" BEL
        "ax_debounce_m0/q_reg_8" BEL "ax_debounce_m0/q_reg_7" BEL
        "ax_debounce_m0/q_reg_6" BEL "ax_debounce_m0/q_reg_5" BEL
        "ax_debounce_m0/q_reg_4" BEL "ax_debounce_m0/q_reg_3" BEL
        "ax_debounce_m0/q_reg_2" BEL "ax_debounce_m0/q_reg_1" BEL
        "ax_debounce_m0/q_reg_0" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/state_FSM_FFd1" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/state_FSM_FFd2" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/state_FSM_FFd3" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/cmd_6" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/cmd_2" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/cmd_1" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/cmd_0" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/size" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/cmd_valid" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/flash_read_data_valid" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/flash_read_data_out_7" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/flash_read_data_out_6" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/flash_read_data_out_5" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/flash_read_data_out_4" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/flash_read_data_out_3" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/flash_read_data_out_2" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/flash_read_data_out_1" BEL
        "spi_flash_top_m0/spi_flash_ctrl_m0/flash_read_data_out_0" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/state_FSM_FFd6" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/state_FSM_FFd1" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/state_FSM_FFd5" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/state_FSM_FFd2" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/state_FSM_FFd3" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/state_FSM_FFd4" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/state_FSM_FFd7" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/state_FSM_FFd8" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/state_FSM_FFd9" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_cnt_8" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_cnt_7" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_cnt_6" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_cnt_5" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_cnt_4" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_cnt_3" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_cnt_2" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_cnt_1" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_cnt_0" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/send_data_7" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/send_data_6" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/send_data_5" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/send_data_4" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/send_data_3" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/send_data_2" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/send_data_1" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/send_data_0" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/cmd_code_7" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/cmd_code_2" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/cmd_code_1" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/cmd_code_0" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_size_2" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_size_1" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/byte_size_0" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_valid" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_req" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/wr_ack_d0" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_out_7" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_out_6" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_out_5" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_out_4" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_out_3" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_out_2" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_out_1" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/data_out_0" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/wr_req" BEL
        "spi_flash_top_m0/spi_master_m0/clk_edge_cnt_4" BEL
        "spi_flash_top_m0/spi_master_m0/clk_edge_cnt_3" BEL
        "spi_flash_top_m0/spi_master_m0/clk_edge_cnt_2" BEL
        "spi_flash_top_m0/spi_master_m0/clk_edge_cnt_1" BEL
        "spi_flash_top_m0/spi_master_m0/clk_edge_cnt_0" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_15" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_14" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_13" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_12" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_11" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_10" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_9" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_8" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_7" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_6" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_5" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_4" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_3" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_2" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_1" BEL
        "spi_flash_top_m0/spi_master_m0/clk_cnt_0" BEL
        "spi_flash_top_m0/spi_master_m0/state_FSM_FFd1" BEL
        "spi_flash_top_m0/spi_master_m0/state_FSM_FFd3" BEL
        "spi_flash_top_m0/spi_master_m0/state_FSM_FFd4" BEL
        "spi_flash_top_m0/spi_master_m0/state_FSM_FFd5" BEL
        "spi_flash_top_m0/spi_master_m0/state_FSM_FFd6" BEL
        "spi_flash_top_m0/spi_master_m0/MISO_shift_7" BEL
        "spi_flash_top_m0/spi_master_m0/MISO_shift_6" BEL
        "spi_flash_top_m0/spi_master_m0/MISO_shift_5" BEL
        "spi_flash_top_m0/spi_master_m0/MISO_shift_4" BEL
        "spi_flash_top_m0/spi_master_m0/MISO_shift_3" BEL
        "spi_flash_top_m0/spi_master_m0/MISO_shift_2" BEL
        "spi_flash_top_m0/spi_master_m0/MISO_shift_1" BEL
        "spi_flash_top_m0/spi_master_m0/MISO_shift_0" BEL
        "spi_flash_top_m0/spi_master_m0/MOSI_shift_7" BEL
        "spi_flash_top_m0/spi_master_m0/MOSI_shift_6" BEL
        "spi_flash_top_m0/spi_master_m0/MOSI_shift_5" BEL
        "spi_flash_top_m0/spi_master_m0/MOSI_shift_4" BEL
        "spi_flash_top_m0/spi_master_m0/MOSI_shift_3" BEL
        "spi_flash_top_m0/spi_master_m0/MOSI_shift_2" BEL
        "spi_flash_top_m0/spi_master_m0/MOSI_shift_1" BEL
        "spi_flash_top_m0/spi_master_m0/MOSI_shift_0" BEL "flash_read" BEL
        "flash_write" BEL "flash_sector_erase" BEL "ax_debounce_m0/button_out"
        BEL "spi_flash_top_m0/spi_flash_ctrl_m0/state_reg_0" BEL
        "spi_flash_top_m0/spi_flash_cmd_m0/CS_reg" BEL
        "spi_flash_top_m0/spi_master_m0/DCLK_reg" BEL "timer_0" BEL "timer_1"
        BEL "timer_2" BEL "timer_3" BEL "timer_4" BEL "timer_5" BEL "timer_6"
        BEL "timer_7" BEL "timer_8" BEL "timer_9" BEL "timer_10" BEL
        "timer_11" BEL "timer_12" BEL "timer_13" BEL "timer_14" BEL "timer_15"
        BEL "timer_16" BEL "timer_17" BEL "timer_18" BEL "timer_19" BEL
        "timer_20" BEL "timer_21" BEL "timer_22" BEL "timer_23" BEL
        "clk_BUFGP/BUFG";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
SCHEMATIC END;

