//! Data models for the zCrayVM proving system.
//!
//! This module contains the data structures used to represent execution traces
//! and events needed for the proving system.

use std::collections::HashMap;

use anyhow::Result;
use binius_m3::builder::B32;
use zcrayvm_assembly::{event::*, InterpreterInstruction, Opcode, ZCrayTrace};

use crate::table::{B32MulTable, BnzTable, BzTable, LdiTable, RetTable};

/// Implements the [`TableInfo`](crate::table::TableInfo) trait that lifts
/// [`InstructionInfo`](zcrayvm_assembly::InstructionInfo) and maps events to
/// their corresponding field in the [`ZCrayTrace`], as well as corresponding
/// event accessors for the main [`Trace`].
///
/// # Example
///
/// ```ignore
/// impl_table_info_and_accessor!(
///     (LDIEvent, LdiTable, ldi_events, ldi),
///     (RetEvent, RetTable, ret_events, ret),
/// );
/// ```
macro_rules! impl_table_info_and_accessor {
    (
        $(
            ($event_type:ty, $table_type:ty, $accessor:ident,  $func_name:ident)
        ),* $(,)?
    ) => {
        $(
            impl Trace {
                #[doc = concat!("Returns a reference to the logged `", stringify!($event_type), "`s from the trace.")]
                pub fn $accessor(&self) -> &[$event_type] {
                    &self.trace.$func_name
                }
            }

            impl $crate::table::TableInfo for $event_type {
                type Table = $table_type;

                fn accessor() -> fn(&Trace) -> &[<$table_type as $crate::table::Table>::Event] {
                    Trace::$accessor
                }
            }
        )*
    };
}

/// Implements the mapping between an [`Opcode`] and its associated
/// [`Table`](crate::table::Table).
///
/// # Example
///
/// ```ignore
/// define_table_registry!(
///     (LDIEvent, LdiTable, Ldi),
///     (RetEvent, RetTable, Ret),
/// );
/// ```
macro_rules! define_table_registry {
    (
        $(
            ($event_type:ty, $table_type:ty, $opcode_variant:ident)
        ),* $(,)?
    ) => {
        pub fn build_table_for_opcode(
            opcode: Opcode,
            cs: &mut binius_m3::builder::ConstraintSystem,
            channels: &$crate::channels::Channels,
        ) -> Option<Box<dyn $crate::table::FillableTable>> {
            use $crate::table::Table;
            match opcode {
                $(
                    Opcode::$opcode_variant => {
                        Some(Box::new($crate::table::TableEntry {
                            table: Box::new(<$table_type>::new(cs, channels)),
                            get_events: <$event_type as $crate::table::TableInfo>::accessor(),
                        }))
                    }
                )*
                _ => None,
            }
        }
    };
}

/// High-level representation of a zCrayVM instruction with its PC and
/// arguments.
///
/// This is a simplified representation of the instruction format used in the
/// proving system, where the arguments are stored in a more convenient form for
/// the prover.
#[derive(Debug, Clone)]
pub struct Instruction {
    /// PC value as a field element
    pub pc: B32,
    /// Opcode of the instruction
    pub opcode: Opcode,
    /// Arguments to the instruction (up to 3)
    pub args: Vec<u16>,
}

impl From<InterpreterInstruction> for Instruction {
    fn from(instr: InterpreterInstruction) -> Self {
        // Extract arguments from the interpreter instruction
        let args_array = instr.args();

        Self {
            pc: instr.field_pc,
            opcode: instr.opcode(),
            args: args_array.iter().map(|arg| arg.val()).collect(),
        }
    }
}

/// Execution trace containing a program and all execution events.
///
/// This is a wrapper around ZCrayTrace that provides a simplified interface
/// for the proving system. It contains:
/// 1. The program instructions in a format optimized for the prover
/// 2. The original ZCrayTrace with all execution events and memory state
/// 3. A list of VROM writes (address, value) pairs
#[derive(Debug)]
pub struct Trace {
    /// The underlying ZCrayTrace containing all execution events
    pub trace: ZCrayTrace,
    /// Program instructions in a more convenient format for the proving system
    pub program: Vec<(Instruction, u32)>,
    /// List of VROM writes (address, value, multiplicity) pairs
    pub vrom_writes: Vec<(u32, u32, u32)>,
    /// Maximum VROM address in the trace
    pub max_vrom_addr: usize,
}

impl Default for Trace {
    fn default() -> Self {
        Self::new()
    }
}

impl Trace {
    /// Creates a new empty execution trace.
    pub fn new() -> Self {
        Self {
            trace: ZCrayTrace::default(),
            program: Vec::new(),
            vrom_writes: Vec::new(),
            max_vrom_addr: 0,
        }
    }

    /// Creates a Trace from an existing ZCrayTrace.
    ///
    /// This is useful when you have a trace from the interpreter and want
    /// to convert it to the proving format.
    ///
    /// Note: This creates an empty program vector. You'll need to populate
    /// the program instructions separately using add_instructions().
    ///
    /// TODO: Refactor this approach to directly obtain the zkVMTrace from
    /// program emulation rather than requiring separate population of
    /// program instructions.
    pub fn from_zcray_trace(trace: ZCrayTrace) -> Self {
        Self {
            trace,
            program: Vec::new(),
            vrom_writes: Vec::new(),
            max_vrom_addr: 0,
        }
    }

    /// Add multiple interpreter instructions to the program.
    ///
    /// Instructions are added in descending order of their execution count.
    ///
    /// # Arguments
    /// * `instructions` - An iterator of InterpreterInstructions to add
    pub fn add_instructions<I>(&mut self, instructions: I, instruction_counter: &HashMap<B32, u32>)
    where
        I: IntoIterator<Item = InterpreterInstruction>,
    {
        // Collect all instructions with their counts
        let mut instructions_with_counts: Vec<_> = instructions
            .into_iter()
            .map(|instr| {
                let count = instruction_counter.get(&instr.field_pc).unwrap_or(&0);
                (instr.into(), *count)
            })
            .collect();

        // Sort by count in descending order
        instructions_with_counts.sort_by(|(_, count_a), (_, count_b)| count_b.cmp(count_a));

        // TODO: we need to add a instruction with multiplicity 0 due to a bug in lookup
        // gadget which requires a minimum number of instructions
        instructions_with_counts.push((
            Instruction {
                pc: B32::new(0),
                opcode: Opcode::Bnz,
                args: vec![],
            },
            0,
        ));
        instructions_with_counts.push((
            Instruction {
                pc: B32::new(0),
                opcode: Opcode::Ldi,
                args: vec![],
            },
            0,
        ));

        // Add instructions in sorted order
        self.program = instructions_with_counts;
    }

    /// Add a VROM write event.
    ///
    /// # Arguments
    /// * `addr` - The address to write to
    /// * `value` - The value to write
    /// * `multiplicity` - The multiplicity of pulls of this VROM write
    pub fn add_vrom_write(&mut self, addr: u32, value: u32, multiplicity: u32) {
        self.vrom_writes.push((addr, value, multiplicity));
    }

    /// Ensures the trace has enough data for proving.
    ///
    /// This will verify that:
    /// 1. The program has at least one instruction
    /// 2. The trace has at least one LDI event
    /// 3. The trace has at least one RET event
    ///
    /// # Returns
    /// * Ok(()) if the trace is valid, or an error with a description of what's
    ///   missing
    pub fn validate(&self) -> Result<()> {
        if self.program.is_empty() {
            return Err(anyhow::anyhow!(
                "Trace must contain at least one instruction"
            ));
        }

        if self.ret_events().is_empty() {
            return Err(anyhow::anyhow!("Trace must contain at least one RET event"));
        }

        if self.vrom_writes.is_empty() {
            return Err(anyhow::anyhow!(
                "Trace must contain at least one VROM write"
            ));
        }

        Ok(())
    }
}

// Generate event accessors and table info.
impl_table_info_and_accessor!(
    (LDIEvent, LdiTable, ldi_events, ldi),
    (RetEvent, RetTable, ret_events, ret),
    (BzEvent, BzTable, bz_events, bz),
    (BnzEvent, BnzTable, bnz_events, bnz),
    (B32MulEvent, B32MulTable, b32_mul_events, b32_mul)
);

// Map all opcodes to their related event and table.
define_table_registry!(
    (LDIEvent, LdiTable, Ldi),
    (RetEvent, RetTable, Ret),
    // `BzEvent` is actually triggered through the `Bnz` instruction
    (BzEvent, BzTable, Bz),
    (BnzEvent, BnzTable, Bnz),
    (B32MulEvent, B32MulTable, B32Mul),
);
