@W: MT530 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|Found inferred clock poly_bank|clk which controls 29 sequential elements including bank[22:0]. This clock has no specified timing constraint which may adversely impact design performance. 
