static void F_1 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( 0xFFC2 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF02 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x4 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF0A , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x3 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF42 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF42 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFFC4 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF03 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x4 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF0B , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x3 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF44 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF44 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFFC8 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF04 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x4 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF0C , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x3 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF48 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF48 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFFD0 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF05 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x4 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF0D , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x3 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF50 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF50 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0 , V_2 -> V_3 + V_6 ) ;\r\n}\r\nstatic void F_3 ( struct V_1 * V_2 )\r\n{\r\nstruct V_7 * V_8 = V_2 -> V_9 ;\r\nint V_10 ;\r\nF_2 ( 0 , V_2 -> V_3 + V_11 ) ;\r\nF_2 ( 0 , V_2 -> V_3 + V_12 ) ;\r\nF_2 ( 0 , V_2 -> V_3 + V_13 ) ;\r\nF_2 ( 0xFFFF , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFFEF , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF17 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xF000 , V_2 -> V_3 + V_5 ) ;\r\nfor ( V_10 = 1 ; V_10 <= 5 ; ++ V_10 ) {\r\nF_2 ( 0xFF00 + V_10 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x0004 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF08 + V_10 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x3 , V_2 -> V_3 + V_5 ) ;\r\n}\r\nF_2 ( 0xFF5F , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0 , V_2 -> V_3 + V_6 ) ;\r\nF_2 ( 0 , V_2 -> V_3 + V_14 ) ;\r\nV_8 -> V_15 |= 1 ;\r\nF_2 ( V_8 -> V_15 , V_2 -> V_3 + V_11 ) ;\r\nV_8 -> V_16 = V_17 ;\r\nF_2 ( 2048 , V_2 -> V_3 + V_18 ) ;\r\nF_2 ( 2048 , V_2 -> V_3 + V_19 ) ;\r\n}\r\nstatic T_1 F_4 ( int V_20 , void * V_21 )\r\n{\r\nstruct V_1 * V_2 = V_21 ;\r\nstruct V_22 * V_23 = V_2 -> V_24 ;\r\nunsigned short V_25 ;\r\nV_25 = F_5 ( V_2 -> V_3 + V_26 ) ;\r\nF_6 ( V_23 , & V_25 , 1 ) ;\r\nF_7 ( V_2 , V_23 ) ;\r\nreturn V_27 ;\r\n}\r\nstatic int F_8 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_23 ,\r\nstruct V_28 * V_29 )\r\n{\r\nint V_30 = 0 ;\r\nV_30 |= F_9 ( & V_29 -> V_31 , V_32 ) ;\r\nV_30 |= F_9 ( & V_29 -> V_33 ,\r\nV_34 | V_35 ) ;\r\nV_30 |= F_9 ( & V_29 -> V_36 , V_35 ) ;\r\nV_30 |= F_9 ( & V_29 -> V_37 , V_38 ) ;\r\nV_30 |= F_9 ( & V_29 -> V_39 , V_38 | V_40 ) ;\r\nif ( V_30 )\r\nreturn 1 ;\r\nV_30 |= F_10 ( V_29 -> V_33 ) ;\r\nV_30 |= F_10 ( V_29 -> V_39 ) ;\r\nif ( V_30 )\r\nreturn 2 ;\r\nV_30 |= F_11 ( & V_29 -> V_41 , 0 ) ;\r\nif ( V_29 -> V_33 == V_34 ) {\r\nV_30 |= F_11 ( & V_29 -> V_42 , 0 ) ;\r\n} else {\r\n#if 0\r\nerr |= cfc_check_trigger_arg_is(&cmd->scan_begin_arg, 0);\r\n#endif\r\n}\r\nV_30 |= F_12 ( & V_29 -> V_43 , 10000 ) ;\r\n#if 0\r\nerr |= cfc_check_trigger_arg_max(&cmd->convert_arg, SLOWEST_TIMER);\r\n#endif\r\nV_30 |= F_11 ( & V_29 -> V_44 , V_29 -> V_45 ) ;\r\nif ( V_29 -> V_39 == V_38 )\r\nV_30 |= F_12 ( & V_29 -> V_46 , 1 ) ;\r\nelse\r\nV_30 |= F_11 ( & V_29 -> V_46 , 0 ) ;\r\nif ( V_30 )\r\nreturn 3 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_23 )\r\n{\r\nstruct V_7 * V_8 = V_2 -> V_9 ;\r\nstruct V_28 * V_29 = & V_23 -> V_47 -> V_29 ;\r\nunsigned int V_48 , V_49 ;\r\nunsigned int V_50 , V_51 , V_52 , V_53 ;\r\nint V_10 ;\r\nF_1 ( V_2 ) ;\r\nif ( V_29 -> V_45 < 2 ) {\r\nV_8 -> V_15 &= ~ V_54 ;\r\nF_2 ( V_8 -> V_15 , V_2 -> V_3 + V_11 ) ;\r\n} else {\r\nV_8 -> V_15 |= V_54 ;\r\nV_8 -> V_55 |= V_56 ;\r\nF_2 ( V_8 -> V_15 , V_2 -> V_3 + V_11 ) ;\r\nF_2 ( V_8 -> V_55 , V_2 -> V_3 + V_12 ) ;\r\n}\r\nfor ( V_10 = 0 ; V_10 < V_29 -> V_45 ; ++ V_10 ) {\r\nV_52 = F_14 ( V_29 -> V_57 [ V_10 ] ) ;\r\nV_53 = F_15 ( V_29 -> V_57 [ V_10 ] ) ;\r\nF_2 ( V_10 , V_2 -> V_3 + V_58 ) ;\r\nV_51 = V_52 | ( V_53 << 6 ) ;\r\nif ( V_10 == V_29 -> V_44 - 1 )\r\nV_51 |= 0x0010 ;\r\nF_2 ( V_51 , V_2 -> V_3 + V_13 ) ;\r\n}\r\nif ( V_29 -> V_43 < 65536000 ) {\r\nV_49 = V_59 ;\r\nV_48 = V_29 -> V_43 / 1000 ;\r\n} else if ( V_29 -> V_43 < 655360000 ) {\r\nV_49 = V_60 ;\r\nV_48 = V_29 -> V_43 / 10000 ;\r\n} else {\r\nV_49 = V_61 ;\r\nV_48 = V_29 -> V_43 / 100000 ;\r\n}\r\nF_2 ( 0xFF03 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( V_49 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF0B , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x2 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF44 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFFF3 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( V_48 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF24 , V_2 -> V_3 + V_4 ) ;\r\nV_50 = V_29 -> V_46 * V_29 -> V_44 ;\r\nF_2 ( 0xFF04 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x1025 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF0C , V_2 -> V_3 + V_4 ) ;\r\nif ( V_50 < 65536 ) {\r\nF_2 ( V_50 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF48 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFFF4 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF28 , V_2 -> V_3 + V_4 ) ;\r\nV_8 -> V_15 &= ~ V_62 ;\r\nF_2 ( V_8 -> V_15 , V_2 -> V_3 + V_11 ) ;\r\n} else {\r\nV_51 = V_50 & 0xFFFF ;\r\nif ( V_51 )\r\nF_2 ( V_51 - 1 , V_2 -> V_3 + V_5 ) ;\r\nelse\r\nF_2 ( 0xFFFF , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF48 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF28 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFF05 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x25 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF0D , V_2 -> V_3 + V_4 ) ;\r\nV_51 = V_50 & 0xFFFF ;\r\nif ( ( V_51 == 0 ) || ( V_51 == 1 ) ) {\r\nF_2 ( ( V_50 >> 16 ) & 0xFFFF ,\r\nV_2 -> V_3 + V_5 ) ;\r\n} else {\r\nF_2 ( ( ( V_50 >> 16 ) & 0xFFFF ) + 1 ,\r\nV_2 -> V_3 + V_5 ) ;\r\n}\r\nF_2 ( 0xFF70 , V_2 -> V_3 + V_4 ) ;\r\nV_8 -> V_15 |= V_62 ;\r\nF_2 ( V_8 -> V_15 , V_2 -> V_3 + V_11 ) ;\r\n}\r\nif ( V_29 -> V_45 > 1 ) {\r\nif ( V_29 -> V_42 < 65536000 ) {\r\nV_49 = V_59 ;\r\nV_48 = V_29 -> V_42 / 1000 ;\r\n} else if ( V_29 -> V_42 < 655360000 ) {\r\nV_49 = V_60 ;\r\nV_48 = V_29 -> V_42 / 10000 ;\r\n} else {\r\nV_49 = V_61 ;\r\nV_48 = V_29 -> V_42 / 100000 ;\r\n}\r\nF_2 ( 0xFF02 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( V_49 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF0A , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0x2 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF42 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( 0xFFF2 , V_2 -> V_3 + V_4 ) ;\r\nF_2 ( V_48 , V_2 -> V_3 + V_5 ) ;\r\nF_2 ( 0xFF22 , V_2 -> V_3 + V_4 ) ;\r\n}\r\nF_2 ( 0 , V_2 -> V_3 + V_6 ) ;\r\nF_2 ( 0 , V_2 -> V_3 + V_58 ) ;\r\nF_2 ( 0 , V_2 -> V_3 + V_14 ) ;\r\nV_8 -> V_15 |= V_63 ;\r\nF_2 ( V_8 -> V_15 , V_2 -> V_3 + V_11 ) ;\r\nV_8 -> V_15 |= V_64 ;\r\nV_8 -> V_55 |= V_65 ;\r\nF_2 ( V_8 -> V_15 , V_2 -> V_3 + V_11 ) ;\r\nF_2 ( V_8 -> V_55 , V_2 -> V_3 + V_12 ) ;\r\nF_2 ( 0 , V_2 -> V_3 + V_66 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_23 )\r\n{\r\nF_3 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_23 ,\r\nstruct V_67 * V_68 ,\r\nunsigned long V_69 )\r\n{\r\nunsigned int V_70 ;\r\nV_70 = F_5 ( V_2 -> V_3 + V_71 ) ;\r\nif ( V_70 & V_72 )\r\nreturn 0 ;\r\nif ( V_70 & V_73 ) {\r\nF_2 ( 0 , V_2 -> V_3 + V_6 ) ;\r\nreturn - V_74 ;\r\n}\r\nreturn - V_75 ;\r\n}\r\nstatic int F_18 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_23 ,\r\nstruct V_67 * V_68 , unsigned int * V_76 )\r\n{\r\nstruct V_7 * V_8 = V_2 -> V_9 ;\r\nint V_10 ;\r\nint V_52 ;\r\nint V_53 ;\r\nint V_77 ;\r\nV_52 = F_14 ( V_68 -> V_78 ) ;\r\nV_53 = F_15 ( V_68 -> V_78 ) ;\r\nF_2 ( V_52 | ( V_53 << 6 ) , V_2 -> V_3 + V_13 ) ;\r\nfor ( V_10 = 0 ; V_10 < V_68 -> V_79 ; V_10 ++ ) {\r\nF_2 ( 0 , V_2 -> V_3 + V_80 ) ;\r\nV_77 = F_19 ( V_2 , V_23 , V_68 , F_17 , 0 ) ;\r\nif ( V_77 )\r\nreturn V_77 ;\r\nV_76 [ V_10 ] = F_5 ( V_2 -> V_3 + V_26 ) ;\r\nif ( V_8 -> V_16 == V_81 )\r\nV_76 [ V_10 ] ^= 0x800 ;\r\n}\r\nreturn V_10 ;\r\n}\r\nstatic int F_20 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_23 ,\r\nstruct V_67 * V_68 ,\r\nunsigned int * V_76 )\r\n{\r\nstruct V_7 * V_8 = V_2 -> V_9 ;\r\nunsigned int V_52 = F_14 ( V_68 -> V_78 ) ;\r\nunsigned int V_82 = ( V_52 ) ? V_19 : V_18 ;\r\nbool V_83 = false ;\r\nint V_10 ;\r\nif ( V_52 == 0 && V_8 -> V_84 == V_85 )\r\nV_83 = true ;\r\nif ( V_52 == 1 && V_8 -> V_86 == V_85 )\r\nV_83 = true ;\r\nfor ( V_10 = 0 ; V_10 < V_68 -> V_79 ; V_10 ++ ) {\r\nunsigned int V_25 = V_76 [ V_10 ] ;\r\nV_23 -> V_87 [ V_52 ] = V_25 ;\r\nif ( V_83 )\r\nV_25 ^= 0x800 ;\r\nF_2 ( V_25 , V_2 -> V_3 + V_82 ) ;\r\n}\r\nreturn V_68 -> V_79 ;\r\n}\r\nstatic int F_21 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_23 ,\r\nstruct V_67 * V_68 ,\r\nunsigned int * V_76 )\r\n{\r\nif ( F_22 ( V_23 , V_76 ) )\r\nF_2 ( V_23 -> V_88 , V_2 -> V_3 + V_89 ) ;\r\nV_76 [ 1 ] = F_5 ( V_2 -> V_3 + V_90 ) ;\r\nreturn V_68 -> V_79 ;\r\n}\r\nstatic int F_23 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_23 ,\r\nstruct V_67 * V_68 ,\r\nunsigned int * V_76 )\r\n{\r\nstruct V_7 * V_8 = V_2 -> V_9 ;\r\nunsigned int V_52 = F_14 ( V_68 -> V_78 ) ;\r\nunsigned int V_91 ;\r\nint V_77 ;\r\nif ( V_52 < 4 )\r\nV_91 = 0x0f ;\r\nelse\r\nV_91 = 0xf0 ;\r\nV_77 = F_24 ( V_2 , V_23 , V_68 , V_76 , V_91 ) ;\r\nif ( V_77 )\r\nreturn V_77 ;\r\nV_8 -> V_55 &= ~ ( V_92 | V_93 ) ;\r\nif ( V_23 -> V_94 & 0x0f )\r\nV_8 -> V_55 |= V_92 ;\r\nif ( V_23 -> V_94 & 0xf0 )\r\nV_8 -> V_55 |= V_93 ;\r\nF_2 ( V_8 -> V_55 , V_2 -> V_3 + V_12 ) ;\r\nreturn V_68 -> V_79 ;\r\n}\r\nstatic int F_25 ( struct V_1 * V_2 ,\r\nstruct V_95 * V_96 )\r\n{\r\nconst struct V_97 * V_98 = V_2 -> V_99 ;\r\nstruct V_7 * V_8 ;\r\nstruct V_22 * V_23 ;\r\nint V_77 ;\r\nV_77 = F_26 ( V_2 , V_96 -> V_100 [ 0 ] , 0x20 ) ;\r\nif ( V_77 )\r\nreturn V_77 ;\r\nV_77 = F_27 ( V_2 , 4 ) ;\r\nif ( V_77 )\r\nreturn V_77 ;\r\nV_8 = F_28 ( V_2 , sizeof( * V_8 ) ) ;\r\nif ( ! V_8 )\r\nreturn - V_101 ;\r\nF_3 ( V_2 ) ;\r\nif ( V_96 -> V_100 [ 1 ] ) {\r\nV_77 = F_29 ( V_96 -> V_100 [ 1 ] , F_4 , 0 ,\r\nV_2 -> V_102 , V_2 ) ;\r\nif ( V_77 == 0 )\r\nV_2 -> V_20 = V_96 -> V_100 [ 1 ] ;\r\n}\r\nV_8 -> V_103 = V_96 -> V_100 [ 5 ] ;\r\nV_8 -> V_104 = V_96 -> V_100 [ 6 ] ;\r\nV_8 -> V_105 = V_96 -> V_100 [ 7 ] ;\r\nV_8 -> V_106 = V_96 -> V_100 [ 8 ] ;\r\nV_8 -> V_84 = V_96 -> V_100 [ 9 ] ;\r\nV_8 -> V_107 = V_96 -> V_100 [ 10 ] ;\r\nV_8 -> V_108 = V_96 -> V_100 [ 11 ] ;\r\nV_8 -> V_86 = V_96 -> V_100 [ 12 ] ;\r\nV_23 = & V_2 -> V_109 [ 0 ] ;\r\nV_23 -> type = V_110 ;\r\nV_23 -> V_111 = V_112 | V_113 ;\r\nV_23 -> V_114 = ( V_8 -> V_103 ? 16 : 8 ) ;\r\nV_23 -> V_115 = F_18 ;\r\nV_23 -> V_116 = 0xfff ;\r\nswitch ( V_8 -> V_104 ) {\r\ncase V_117 :\r\nV_23 -> V_118 = & V_119 ;\r\nbreak;\r\ncase V_120 :\r\nV_23 -> V_118 = & V_121 ;\r\nbreak;\r\ncase V_122 :\r\nV_23 -> V_118 = & V_123 ;\r\nbreak;\r\n}\r\nif ( V_2 -> V_20 ) {\r\nV_2 -> V_24 = V_23 ;\r\nV_23 -> V_111 |= V_124 ;\r\nV_23 -> V_125 = 16 ;\r\nV_23 -> V_126 = F_8 ;\r\nV_23 -> V_127 = F_13 ;\r\nV_23 -> V_128 = F_16 ;\r\n}\r\nV_23 = & V_2 -> V_109 [ 1 ] ;\r\nV_23 -> type = V_129 ;\r\nV_23 -> V_111 = V_130 ;\r\nV_23 -> V_114 = 2 ;\r\nV_23 -> V_116 = 0xfff ;\r\nV_23 -> V_131 = V_8 -> V_132 ;\r\nswitch ( V_8 -> V_105 ) {\r\ncase V_133 :\r\nV_8 -> V_132 [ 0 ] = & V_134 ;\r\nbreak;\r\ncase V_135 :\r\nV_8 -> V_132 [ 0 ] = & V_136 ;\r\nbreak;\r\n}\r\nswitch ( V_8 -> V_107 ) {\r\ncase V_133 :\r\nV_8 -> V_132 [ 1 ] = & V_134 ;\r\nbreak;\r\ncase V_135 :\r\nV_8 -> V_132 [ 1 ] = & V_136 ;\r\nbreak;\r\n}\r\nV_23 -> V_137 = F_20 ;\r\nV_77 = F_30 ( V_23 ) ;\r\nif ( V_77 )\r\nreturn V_77 ;\r\nV_23 = & V_2 -> V_109 [ 2 ] ;\r\nV_23 -> type = V_138 ;\r\nV_23 -> V_111 = V_130 | V_112 ;\r\nV_23 -> V_114 = 8 ;\r\nV_23 -> V_139 = F_21 ;\r\nV_23 -> V_140 = F_23 ;\r\nV_23 -> V_116 = 1 ;\r\nV_23 -> V_118 = & V_141 ;\r\nV_23 = & V_2 -> V_109 [ 3 ] ;\r\nif ( V_98 -> V_142 ) {\r\nV_77 = F_31 ( V_2 , V_23 , NULL , 0x00 ) ;\r\nif ( V_77 )\r\nreturn V_77 ;\r\n} else {\r\nV_23 -> type = V_143 ;\r\n}\r\n#if 0\r\ns = &dev->subdevices[4];\r\ns->type = COMEDI_SUBD_TIMER;\r\ns->n_chan = 0;\r\ns->maxdata = 0\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic void F_32 ( struct V_1 * V_2 )\r\n{\r\nF_3 ( V_2 ) ;\r\nF_33 ( V_2 ) ;\r\n}
