

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe636f1f2c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe636f1f28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe636f1f20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe636f1f18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe636f1f10..

GPGPU-Sim PTX: cudaLaunch for 0x0x407046 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9splitSortiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9splitSortiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4fa8 (mri-gridding.4.sm_70.ptx:111) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fd8 (mri-gridding.4.sm_70.ptx:120) shl.b32 %r82, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ff8 (mri-gridding.4.sm_70.ptx:124) @%p2 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5010 (mri-gridding.4.sm_70.ptx:130) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x54b0 (mri-gridding.4.sm_70.ptx:280) @%p3 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55a0 (mri-gridding.4.sm_70.ptx:317) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x54c8 (mri-gridding.4.sm_70.ptx:285) @%p4 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5580 (mri-gridding.4.sm_70.ptx:311) shl.b32 %r302, %r302, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5598 (mri-gridding.4.sm_70.ptx:314) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55a0 (mri-gridding.4.sm_70.ptx:317) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x55a8 (mri-gridding.4.sm_70.ptx:318) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55e0 (mri-gridding.4.sm_70.ptx:328) mov.u32 %r303, %r86;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x55e8 (mri-gridding.4.sm_70.ptx:329) @%p3 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56e8 (mri-gridding.4.sm_70.ptx:368) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5608 (mri-gridding.4.sm_70.ptx:335) @%p8 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56d0 (mri-gridding.4.sm_70.ptx:363) shl.b32 %r303, %r303, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x56e0 (mri-gridding.4.sm_70.ptx:365) @%p9 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56e8 (mri-gridding.4.sm_70.ptx:368) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5868 (mri-gridding.4.sm_70.ptx:416) @%p14 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5870 (mri-gridding.4.sm_70.ptx:418) @%p1 bra BB0_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5870 (mri-gridding.4.sm_70.ptx:418) @%p1 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5938 (mri-gridding.4.sm_70.ptx:446) @%p2 bra BB0_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5938 (mri-gridding.4.sm_70.ptx:446) @%p2 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5970 (mri-gridding.4.sm_70.ptx:456) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9splitSortiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9splitSortiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z9splitSortiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z9splitSortiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z9splitSortiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z9splitSortiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 320475
gpu_sim_insn = 961406710
gpu_ipc =    2999.9429
gpu_tot_sim_cycle = 320475
gpu_tot_sim_insn = 961406710
gpu_tot_ipc =    2999.9429
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.7835% 
gpu_tot_occupancy = 59.7835% 
max_total_param_size = 0
gpu_stall_dramfull = 3522
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.4888
partiton_level_parallism_total  =      10.4888
partiton_level_parallism_util =      16.8365
partiton_level_parallism_util_total  =      16.8365
L2_BW  =     379.9458 GB/Sec
L2_BW_total  =     379.9458 GB/Sec
gpu_total_sim_rate=290104
############## bottleneck_stats #############
cycles: core 320475, icnt 320475, l2 320475, dram 240639
gpu_ipc	2999.943
gpu_tot_issued_cta = 2594, average cycles = 124
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 118156 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.320	80
L1D data util	0.447	80	0.455	1
L1D tag util	0.167	80	0.172	33
L2 data util	0.251	64	0.253	25
L2 tag util	0.164	64	0.164	6
n_l2_access	 3361543
icnt s2m util	0.000	0	0.000	6	flits per packet: -nan
icnt m2s util	0.000	0	0.000	6	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.148	32	0.148	8

latency_l1_hit:	240633306, num_l1_reqs:	663978
L1 hit latency:	362
latency_l2_hit:	884992527, num_l2_reqs:	1836498
L2 hit latency:	481
latency_dram:	1245002264, num_dram_reqs:	860918
DRAM latency:	1446

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.715	80	0.727	1

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.166	80	0.169	1
sp pipe util	0.000	0	0.000	1
sfu pipe util	0.000	0	0.000	1
ldst mem cycle	0.000	0	0.000	1

smem port	0.733	80

n_reg_bank	16
reg port	0.163	16	0.252	2
L1D tag util	0.167	80	0.172	33
L1D fill util	0.026	80	0.026	1
n_l1d_mshr	4096
L1D mshr util	0.011	80
n_l1d_missq	16
L1D missq util	0.045	80
L1D hit rate	0.155
L1D miss rate	0.629
L1D rsfail rate	0.216
L2 tag util	0.164	64	0.164	6
L2 fill util	0.032	64	0.032	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.102	64	0.103	57
L2 missq util	0.002	64	0.002	30
L2 hit rate	0.728
L2 miss rate	0.272
L2 rsfail rate	0.000

dram activity	0.292	32	0.304	5

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.166

run 0.054, fetch 0.020, sync 0.532, control 0.004, data 0.377, struct 0.014
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11407
	L1D_cache_core[1]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10995
	L1D_cache_core[2]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10911
	L1D_cache_core[3]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10742
	L1D_cache_core[4]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10674
	L1D_cache_core[5]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11370
	L1D_cache_core[6]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10930
	L1D_cache_core[7]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10781
	L1D_cache_core[8]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10654
	L1D_cache_core[9]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10946
	L1D_cache_core[10]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10898
	L1D_cache_core[11]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11580
	L1D_cache_core[12]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10655
	L1D_cache_core[13]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10836
	L1D_cache_core[14]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11135
	L1D_cache_core[15]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10893
	L1D_cache_core[16]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10467
	L1D_cache_core[17]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10467
	L1D_cache_core[18]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10915
	L1D_cache_core[19]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11133
	L1D_cache_core[20]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11157
	L1D_cache_core[21]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12072
	L1D_cache_core[22]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11078
	L1D_cache_core[23]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10927
	L1D_cache_core[24]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12038
	L1D_cache_core[25]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11815
	L1D_cache_core[26]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11871
	L1D_cache_core[27]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11644
	L1D_cache_core[28]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11748
	L1D_cache_core[29]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11635
	L1D_cache_core[30]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12062
	L1D_cache_core[31]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11409
	L1D_cache_core[32]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12031
	L1D_cache_core[33]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12472
	L1D_cache_core[34]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11855
	L1D_cache_core[35]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11173
	L1D_cache_core[36]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11417
	L1D_cache_core[37]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11844
	L1D_cache_core[38]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11202
	L1D_cache_core[39]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11221
	L1D_cache_core[40]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12254
	L1D_cache_core[41]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12125
	L1D_cache_core[42]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11290
	L1D_cache_core[43]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11295
	L1D_cache_core[44]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11955
	L1D_cache_core[45]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11693
	L1D_cache_core[46]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12795
	L1D_cache_core[47]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11560
	L1D_cache_core[48]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12010
	L1D_cache_core[49]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12230
	L1D_cache_core[50]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11845
	L1D_cache_core[51]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11795
	L1D_cache_core[52]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11627
	L1D_cache_core[53]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12001
	L1D_cache_core[54]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12197
	L1D_cache_core[55]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11508
	L1D_cache_core[56]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11809
	L1D_cache_core[57]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11658
	L1D_cache_core[58]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11742
	L1D_cache_core[59]: Access = 42338, Miss = 33976, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12240
	L1D_cache_core[60]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11629
	L1D_cache_core[61]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12064
	L1D_cache_core[62]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12442
	L1D_cache_core[63]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11568
	L1D_cache_core[64]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12050
	L1D_cache_core[65]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11633
	L1D_cache_core[66]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11615
	L1D_cache_core[67]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11773
	L1D_cache_core[68]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11631
	L1D_cache_core[69]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11844
	L1D_cache_core[70]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11679
	L1D_cache_core[71]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11926
	L1D_cache_core[72]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11693
	L1D_cache_core[73]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11741
	L1D_cache_core[74]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12007
	L1D_cache_core[75]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11494
	L1D_cache_core[76]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11767
	L1D_cache_core[77]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11963
	L1D_cache_core[78]: Access = 41472, Miss = 33280, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11653
	L1D_cache_core[79]: Access = 42768, Miss = 34320, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11863
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 2697416
	L1D_total_cache_miss_rate = 0.8025
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 924724
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 911653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2033438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 911653
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13071
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19621, 11669, 10381, 10381, 9093, 9093, 9093, 9093, 19621, 11669, 10381, 10381, 9093, 9093, 9093, 9093, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 16818, 10002, 8898, 8898, 7794, 7794, 7794, 7794, 
gpgpu_n_tot_thrd_icount = 1048555200
gpgpu_n_tot_w_icount = 32767350
gpgpu_n_stall_shd_mem = 18911245
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 2697416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 5353328
gpgpu_n_shmem_insn = 114250136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4052813
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36600650	W0_Idle:3462630	W0_Scoreboard:26278826	W1:539552	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:29	W11:0	W12:0	W13:0	W14:0	W15:0	W16:498048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30297833
single_issue_nums: WS0:10640588	WS1:7693804	WS2:7216479	WS3:7216479	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 107896640 {40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21579328 {8:2697416,}
maxmflatency = 10403 
max_icnt2mem_latency = 9677 
maxmrqlatency = 689 
max_icnt2sh_latency = 827 
averagemflatency = 703 
avg_icnt2mem_latency = 392 
avg_mrq_latency = 60 
avg_icnt2sh_latency = 27 
mrq_lat_table:87592 	61773 	64354 	58810 	82125 	153195 	164659 	91660 	17691 	275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	716719 	1146011 	1176829 	227707 	22007 	41487 	30634 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	487714 	500160 	550292 	620181 	671956 	404780 	39030 	20547 	41267 	25467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1740075 	513623 	350049 	241339 	157179 	133053 	132798 	84903 	8375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	131 	174 	15 	5 	13 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        56        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     39942     39677     40210     39927     35762     34793     36008     35635     37998     36308     37491     37163     37325     37168     39339     37421 
dram[1]:     40207     39902     40215     34239     35776     33788     37127     37049     38191     36545     37489     37395     37369     37364     45006     37945 
dram[2]:     40182     39863     40124     34053     35780     33699     38283     38177     40194     38889     37440     37419     37333     37606     39519     38002 
dram[3]:     40126     39830     40142     40074     35546     34061     38119     37996     40020     38871     37438     37356     37318     37572     39508     37708 
dram[4]:     40242     40214     40268     34870     36117     34840     36488     38299     37829     37416     37599     37392     37548     37711     39422     37967 
dram[5]:     40201     40194     40236     34722     36091     34894     36582     38502     37828     37524     37224     37358     37442     37373     39448     38168 
dram[6]:     40077     40081     34946     34313     36040     34863     36345     36625     37923     37494     37777     37329     37360     37437     39434     38056 
dram[7]:     40042     40071     40140     34314     36161     34797     36439     36634     38129     37537     37709     37186     37238     37386     39581     37910 
dram[8]:     39979     39845     35020     34150     35023     34786     36263     36378     37300     36814     37280     37162     37317     37227     39278     39002 
dram[9]:     39759     39733     39860     39952     35875     34779     36417     35843     37414     36577     37411     37138     37171     36971     39187     45009 
dram[10]:     39737     39586     39917     39786     35796     34771     36093     36291     37052     36706     37393     37045     36813     37234     39202     50551 
dram[11]:     39849     39668     33939     39891     35349     34919     36100     36348     37096     36762     37352     37180     36894     37414     39267     37480 
dram[12]:     40063     40245     40202     40262     35164     34859     36809     36827     38764     38447     37267     36931     37492     37538     39746     38144 
dram[13]:     39923     40264     40092     40321     34914     34802     35794     35706     37787     37576     37169     37328     37510     37497     39902     38300 
dram[14]:     39821     39990     39980     40127     35140     35060     35953     35664     37673     37603     37219     37360     37478     37310     37969     38219 
dram[15]:     39695     39937     39925     40079     35781     35004     35877     35458     37429     37552     37142     36916     37293     37292     37895     38182 
dram[16]:     39805     39952     40026     39954     35795     34919     35869     35653     37474     37529     37391     36967     37026     37370     38058     37898 
dram[17]:     40056     39966     35028     40101     35202     34846     37002     37151     37890     37670     37552     37407     37241     37463     37998     37979 
dram[18]:     40165     40026     34930     40153     35200     34819     38190     38118     39917     39621     37502     37271     37248     37472     37971     38080 
dram[19]:     40147     39823     34903     40154     35136     34797     38019     37933     39760     39610     37503     37246     37236     37568     38004     37891 
dram[20]:     40037     40170     34967     34654     35156     34899     36539     36734     37717     37637     37577     37331     37274     37792     39846     38372 
dram[21]:     39998     40047     35200     34625     35398     34931     36529     36757     37760     37753     37666     37246     37136     37626     39676     38265 
dram[22]:     39915     39983     35137     34740     35649     34942     36470     36737     37201     37867     37698     37432     37022     37457     39520     38159 
dram[23]:     39957     40122     35141     40122     35744     34864     36579     36757     37961     37899     37657     37324     37044     37421     39524     38123 
dram[24]:     40061     39797     34759     34642     34717     35059     35983     36333     36981     36777     37695     37089     37290     37141     45104     38216 
dram[25]:     39871     39804     34731     39842     35847     35295     35984     35553     37031     36890     37477     37206     37050     36999     50326     37866 
dram[26]:     39889     39803     34896     39926     35838     34978     36027     36244     36841     36680     37280     36951     37091     36960     39198     37701 
dram[27]:     39921     39858     34997     39967     34799     34993     36025     36293     36964     36641     37273     37203     36943     37058     39203     37693 
dram[28]:     39829     40158     34236     40261     34670     35646     36885     36891     37175     38817     37308     37546     37376     37621     37845     39527 
dram[29]:     39806     40122     34150     40222     34711     35669     35877     35870     36223     37895     37193     37447     37215     37334     37913     39631 
dram[30]:     39827     40046     34086     40142     34859     35994     35762     35856     36275     37716     37236     37457     37201     37351     37819     39752 
dram[31]:     39906     39979     34167     40042     34795     35915     35406     35742     36132     37731     37200     37348     37253     37328     37742     39746 
average row accesses per activate:
dram[0]: 10.591549 10.444445 10.444445  9.459120 10.444445 10.591549 10.162162 10.026667  9.632912 10.132450 10.951724  8.871509  9.451807  9.333333 10.390411 10.555555 
dram[1]: 10.372414 10.026667 10.231293 10.301370 10.026667 11.140740 10.742857 10.591549  9.185629 10.092105  9.062857  8.960452  9.515152  9.560976 10.181208 10.690141 
dram[2]:  9.703226 10.301370 10.372414  9.960265  9.894737 11.223881 10.820144 10.517483  9.353659  9.708860  9.440476  9.497006  8.971429  8.711111  9.187879 10.120000 
dram[3]:  9.703226 10.444445 10.162162 10.231293 10.372414 11.480916 11.393939  9.703226  9.961039 10.026144  9.730062  9.372781  9.573171  8.870056  9.973684  9.993421 
dram[4]:  9.894737  9.579618 10.444445 10.666667 10.820144 10.517483  9.766233  9.115151 10.295302  9.896774  9.220930  8.714286  8.770949  9.445783 10.985507  9.547170 
dram[5]: 10.231293  9.830066 10.093960 10.162162 10.666667 10.978102  9.766233  9.115151  9.130953  9.647799  9.329412  9.114943  8.579235  9.333333 10.390411  9.668790 
dram[6]: 10.162162  9.579618 10.026667 10.026667 10.898551 11.140740 10.301370 10.742857 10.226666  9.833333  9.103448  9.011364  8.626373  9.560976  9.921569 10.052980 
dram[7]:  9.518988  9.960265  9.830066 10.666667 11.569231 11.936508  9.703226 10.666667  9.708860  9.647799  9.209302  8.860335  8.451612  9.679012 10.039735  9.312883 
dram[8]:  9.341615 10.301370 10.093960 10.372414 10.820144 10.898551  9.641026  9.641026  9.587500  9.708860  9.103448  8.921349  8.278948  9.445783 10.383562 10.106667 
dram[9]:  9.703226 10.301370 10.517483 10.517483 10.372414 10.742857  9.830066 10.372414  9.469136  9.770700  9.658537  9.440476  9.075145  9.075145  9.035714 10.243243 
dram[10]:  9.703226  9.766233 10.591549 10.444445 10.372414 11.658915 10.093960 11.750000  9.240964  9.527950  8.960452  9.329412  9.127907  8.971429  9.534591 10.046357 
dram[11]:  9.579618  9.830066 10.231293 10.591549 11.750000 11.308270 11.140740 10.820144 10.026144  9.411043  9.220930  9.274854  8.685082  8.486486 10.299319  9.656051 
dram[12]: 10.231293 10.301370 11.058824 10.666667 10.742857  9.830066 10.231293  9.830066 10.295302  9.587500 10.037974  9.440476  8.977143  9.022988 10.106667  9.973684 
dram[13]:  9.766233 10.026667 10.444445 10.372414 10.162162 10.301370  9.830066  9.894737  9.833333  9.833333  9.790123  8.960452  9.127907  9.075145  9.534591 10.243243 
dram[14]: 10.372414  9.703226 11.750000 10.820144 11.058824 10.820144 10.162162  9.703226  9.587500  9.696202  9.554217  9.173410  9.181287  8.971429  9.187879  9.986842 
dram[15]:  9.766233  9.766233 10.742857 10.591549 11.058824 10.666667 10.591549  9.703226  9.353659  9.757962 10.937931  9.624243  9.631902  9.022988  9.187879 10.039735 
dram[16]: 10.026667  9.960265 10.591549 10.231293 10.666667 10.742857 10.742857  9.518988  9.411043  9.961039 10.503311  9.497006  8.971429  9.463856  9.023809  9.844156 
dram[17]:  9.766233  9.641026  9.459120  9.703226 10.162162 10.898551 10.517483  9.703226  9.770700 10.579310 10.166667  9.658537  8.914773  9.192983 10.534722 10.601398 
dram[18]: 10.093960 10.162162  9.703226  9.703226 10.517483 11.308270  9.960265  9.766233  9.647799  9.469136  9.670732  9.269006  8.920455  8.982857  9.540880 10.520833 
dram[19]:  9.830066  9.400000  9.641026 10.444445 10.898551 10.820144  9.703226  9.518988  9.469136  9.708860  8.436171  9.062857  8.870056  9.301775  9.132530 10.737589 
dram[20]:  9.766233  9.703226  9.115151 10.093960 10.517483 10.301370  9.060241  9.060241  9.130953  9.708860  9.011364  8.725275  8.722222  9.181287 10.174497  9.774194 
dram[21]: 10.231293  9.283951  9.641026 10.517483 10.372414 10.898551  9.641026  9.226994  9.296969  9.833333  8.762431  9.428572  9.235294  9.247059  9.475000  9.780645 
dram[22]:  9.703226  9.960265  9.400000 10.517483 11.058824 10.666667  9.341615  9.400000  8.617977 10.957143  9.612122  9.000000  8.770949  9.451807  9.306748 10.312925 
dram[23]:  9.894737  9.960265  9.283951 10.093960 11.140740 10.444445  9.641026  9.894737  9.023529 10.652778  9.156070  8.655738  9.075145  9.654321  9.256098 10.383562 
dram[24]:  9.579618  9.703226  9.641026 10.162162  9.894737 10.301370  9.703226 10.093960  9.130953 10.226666  9.209302  8.910112  9.413174  8.965517  9.358025 10.468966 
dram[25]:  9.170732 10.742857  9.830066 11.140740 10.978102 11.569231 10.517483  9.641026  9.527950  9.587500 10.089172  9.670732  8.831461  9.017341 10.181208 10.541667 
dram[26]:  9.518988  9.641026  9.960265 11.393939 11.393939 10.898551 10.444445  9.830066  9.240964  9.770700  9.658537  9.900000  8.831461  8.897727 10.039735 10.661972 
dram[27]: 10.301370  9.766233 10.026667 10.301370 11.393939 10.162162 10.444445  9.518988  9.708860 10.092105  9.524096  9.269006  9.192983  8.737431  9.132530 10.243243 
dram[28]: 10.093960 10.591549  9.960265 11.140740 10.978102 11.140740 10.666667 10.231293 10.013072 10.652778  9.384615  9.670732  8.722222  9.134503 10.052980  9.973684 
dram[29]: 10.444445 10.820144 10.231293 10.026667 10.372414 10.742857 10.301370  9.459120  9.948052 10.652778  9.114943 10.232258  9.069365  9.081395 10.629371 10.243243 
dram[30]: 10.898551 10.093960  9.579618 10.372414 11.750000 10.372414 10.372414 10.026667 10.351352  9.896774  9.670732  9.670732  9.619632  8.977012  9.870130 10.383562 
dram[31]: 10.372414 10.093960  9.766233 11.058824 11.308270 11.308270 10.093960  9.894737 10.200000  9.125000  9.396450 10.166667  9.069365  9.353293 10.201343  9.908497 
average row locality = 782134/79333 = 9.858873
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:       896       896       896       896       896       896       896       896       904       904       976       976       964       960       948       960 
dram[1]:       896       896       896       896       896       896       896       896       920       920       968       968       968       960       947       952 
dram[2]:       896       896       896       896       896       896       896       896       920       920       968       968       968       960       944       952 
dram[3]:       896       896       896       896       896       896       896       896       920       920       968       960       968       968       944       954 
dram[4]:       896       896       896       896       896       896       896       896       920       920       968       968       968       960       944       952 
dram[5]:       896       896       896       896       896       896       896       896       920       920       968       968       968       960       945       952 
dram[6]:       896       896       896       896       896       896       896       896       920       920       960       968       968       960       952       952 
dram[7]:       896       896       896       896       896       896       896       896       920       920       960       968       976       960       944       952 
dram[8]:       896       896       896       896       896       896       896       896       920       920       960       976       980       960       944       944 
dram[9]:       896       896       896       896       896       896       896       896       920       920       960       968       968       968       952       944 
dram[10]:       896       896       896       896       896       896       896       896       920       920       968       968       968       968       944       947 
dram[11]:       896       896       896       896       896       896       896       896       920       920       968       968       976       968       936       944 
dram[12]:       896       896       896       896       896       896       896       896       920       920       968       968       972       968       942       944 
dram[13]:       896       896       896       896       896       896       896       896       920       920       968       968       968       968       944       944 
dram[14]:       896       896       896       896       896       896       896       896       920       912       968       972       968       968       944       949 
dram[15]:       896       896       896       896       896       896       896       896       920       912       968       976       968       968       944       944 
dram[16]:       896       896       896       896       896       896       896       896       920       920       968       968       968       972       944       944 
dram[17]:       896       896       896       896       896       896       896       896       920       920       968       960       964       976       948       944 
dram[18]:       896       896       896       896       896       896       896       896       920       920       968       964       968       976       947       940 
dram[19]:       896       896       896       896       896       896       896       896       920       920       968       968       968       976       944       936 
dram[20]:       896       896       896       896       896       896       896       896       920       920       968       976       968       968       944       938 
dram[21]:       896       896       896       896       896       896       896       896       920       920       968       960       968       976       944       944 
dram[22]:       896       896       896       896       896       896       896       896       920       920       968       960       968       976       945       944 
dram[23]:       896       896       896       896       896       896       896       896       920       920       960       960       968       976       952       944 
dram[24]:       896       896       896       896       896       896       896       896       920       920       960       968       976       960       944       952 
dram[25]:       896       896       896       896       896       896       896       896       920       920       960       968       976       960       947       952 
dram[26]:       896       896       896       896       896       896       896       896       920       920       960       960       976       984       944       936 
dram[27]:       896       896       896       896       896       896       896       896       920       920       960       964       976       976       944       942 
dram[28]:       896       896       896       896       896       896       896       896       912       920       968       968       968       968       952       944 
dram[29]:       896       896       896       896       896       896       896       896       912       920       968       968       964       968       957       944 
dram[30]:       896       896       896       896       896       896       896       896       912       920       968       968       960       968       960       944 
dram[31]:       896       896       896       896       896       896       896       896       904       916       976       968       964       968       960       944 
total dram writes = 472600
bank skew: 984/896 = 1.10
chip skew: 14772/14760 = 1.00
average mf latency per bank:
dram[0]:       2016      2067      2013      2022      2030      2021      2064      2125      2002      2009      1866      1903      2029      2052      2132      2198
dram[1]:       1998      2063      1937      1987      2025      1984      2085      2088      2080      1986      1974      1906      2066      2083      2126      2134
dram[2]:       1961      1979      1895      1927      2013      1981      2067      2091      2009      2037      1934      1963      2004      2079      2123      2096
dram[3]:       1968      2041      1892      1934      2016      1958      2058      2080      2000      2022      1947      1975      2026      2085      2129      2117
dram[4]:       2103      2131      2024      2048      2169      2072      2154      2109      2081      2047      1990      1969      2114      2101      2211      2196
dram[5]:       2069      2068      2015      2012      2146      2071      2100      2137      2018      2001      1941      1916      2051      2041      2167      2155
dram[6]:       2041      2072      1971      2001      2106      2042      2086      2113      2001      1988      1961      1910      2072      2089      2211      2215
dram[7]:       2039      2051      1984      1992      2098      2021      2083      2102      2012      1998      1969      1919      2075      2099      2189      2196
dram[8]:       1967      2085      1942      2004      2089      2054      2037      2096      2000      2048      1900      1938      2060      2091      2128      2165
dram[9]:       2216      2255      2153      2178      2170      2108      2135      2152      2028      2033      1936      1903      2119      2057      2344      2288
dram[10]:       2188      2209      2116      2164      2131      2067      2116      2135      2032      1988      1942      1883      2077      1989      2263      2234
dram[11]:       2118      2197      2047      2160      2116      2088      2088      2164      2028      2055      2001      1989      2106      2083      2233      2259
dram[12]:       2173      2190      2120      2073      2136      2030      2188      2121      2025      2038      2022      2049      2099      2129      2227      2276
dram[13]:       2211      2210      2154      2114      2092      2048      2131      2149      2000      2003      1988      2028      2067      2115      2281      2287
dram[14]:       2243      2213      2168      2137      2110      2027      2168      2147      1993      2022      1995      2010      2073      2098      2312      2194
dram[15]:       2283      2224      2204      2137      2146      2001      2195      2100      1994      1991      1961      1991      2054      2068      2296      2206
dram[16]:       2204      2158      2131      2050      2091      1973      2145      2094      1960      1994      1896      1999      1978      2047      2202      2165
dram[17]:       2049      2112      2021      2045      2054      2066      2154      2134      2034      2036      1989      1975      2033      2048      2103      2161
dram[18]:       2008      2060      1985      2015      2020      2023      2114      2063      2038      2019      1973      1972      1988      2031      2032      2102
dram[19]:       2031      2011      2005      1945      2025      1960      2095      2038      2018      2011      1959      1988      1971      2045      2086      2068
dram[20]:       2135      2176      2056      2073      2122      2090      2160      2099      2091      2042      1977      2005      2031      2118      2170      2175
dram[21]:       2086      2206      2057      2180      2141      2184      2179      2150      2053      2041      1932      1984      1978      2061      2103      2163
dram[22]:       2064      2159      2010      2104      2110      2156      2174      2165      2060      2059      1964      2034      2009      2120      2166      2199
dram[23]:       2087      2116      2019      2049      2081      2124      2149      2142      2059      2036      1962      2001      2011      2125      2153      2198
dram[24]:       2065      2068      1994      1965      2066      2064      2100      2086      2032      1997      1932      1948      1980      2098      2117      2133
dram[25]:       2277      2254      2156      2174      2109      2159      2169      2180      2010      2051      1920      1987      1998      2109      2316      2243
dram[26]:       2209      2206      2184      2127      2151      2124      2196      2181      2017      2044      1891      1937      1921      2028      2259      2190
dram[27]:       2166      2218      2153      2192      2143      2183      2170      2217      2052      2102      1984      2028      1991      2096      2223      2151
dram[28]:       2106      2176      2042      2174      2020      2216      2128      2232      2051      2089      2069      2008      2137      2163      2260      2288
dram[29]:       2127      2171      2075      2169      2004      2141      2105      2120      1997      1990      2031      1964      2098      2123      2273      2283
dram[30]:       2118      2204      2092      2179      2020      2121      2100      2094      1967      1985      1940      1984      2064      2129      2256      2324
dram[31]:       2123      2116      2083      2126      2037      2079      2122      2076      1981      1978      1908      1962      2052      2092      2245      2216
maximum mf latency per bank:
dram[0]:       7452      7458      9360      9051     10275     10280     10292     10302     10307     10352     10313     10315      8295      8399      8513      8570
dram[1]:       5907      5737      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9483      9468      8638      8424
dram[2]:       5961      5920     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9603      9484      8414      8630
dram[3]:       5863      5883     10227     10231     10250     10256     10276     10331     10279     10282      9597      9598      9587      9479      8636      8732
dram[4]:       9152      9159     10099     10103     10122     10128     10150     10191     10137     10138     10145      9891      9664      9556      6809      6932
dram[5]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10307     10226      9988      8808      8665      7091      7036
dram[6]:       7826      7833     10281     10285     10296     10302     10316     10358     10301     10303     10208     10004      9050      8774      7808      7963
dram[7]:       7699      7703      9411      9409     10121      9731     10181     10002     10212     10180     10245     10032      9142      9062      7911      8189
dram[8]:       8621      8628      9283      9287      9305      9312      9366      9879      9729      9893      9740      9893      9299      9260      6814      7149
dram[9]:       8923      8927      9812     10234     10090     10289     10114     10403     10104     10258      9800      9935      8004      7541      8901      8902
dram[10]:       8786      8790      9924     10240     10166     10247     10183     10280     10185     10241      9591      9822      8072      7783      8763      8765
dram[11]:       7964      7968     10037     10273     10257     10291     10274     10355     10285     10286      9710      9901      8256      8102      7303      7304
dram[12]:       7193      7197     10234     10279     10296     10300     10331     10378     10311     10382     10314     10316      8772      9044      8894      9064
dram[13]:       8387      8391      9158      9535     10273     10276     10290     10296     10310     10349     10314     10315      8880      9152      9014      9180
dram[14]:       8255      8259      9265      9650     10276     10281     10293     10303     10308     10353     10312     10314      9010      9012      9132      9158
dram[15]:       7590      7594      8939      9292     10273     10276     10290     10296     10310     10349     10313     10315      9179      9193      9261      9325
dram[16]:       7458      7462      9051      9403     10275     10280     10292     10302     10307     10353     10314     10315      8307      8255      8390      8202
dram[17]:       5678      5581      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9480      9321      8637      8449
dram[18]:       5795      5619     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9610      9424      8463      8547
dram[19]:       5770      5873     10227     10231     10250     10256     10276     10331     10279     10282      9597      9598      9599      9410      8612      8621
dram[20]:       9152      9159     10099     10103     10122     10128     10150     10191     10136     10138     10129      9894      9724      9520      6871      6610
dram[21]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10307     10167      9988      8699      8594      7168      6817
dram[22]:       7826      7833     10281     10285     10296     10302     10316     10357     10354     10303     10216     10004      8831      8770      7827      7975
dram[23]:       7699      7703      9411      9409     10121      9731     10181     10002     10212     10180     10243     10032      9082      9116      7876      8133
dram[24]:       8621      8628      9283      9287      9305      9312      9381      9933      9638      9951      9616      9952      9279      9355      6876      7128
dram[25]:       8923      8927      9812     10234     10090     10289     10114     10403     10104     10258      9737      9910      7511      7639      8901      8902
dram[26]:       8786      8790      9924     10240     10166     10247     10183     10280     10185     10241      9556      9806      7658      7753      8763      8765
dram[27]:       7964      7968     10037     10273     10257     10291     10274     10355     10285     10286      9592      9888      8115      8133      7303      7304
dram[28]:       7193      7197     10240     10286     10294     10303     10326     10372     10309     10357     10311     10314      9093      8998      9149      8960
dram[29]:       8387      8391      9158      9526     10274     10276     10292     10296     10308     10344     10309     10312      9202      9118      9327      9075
dram[30]:       8255      8259      9265      9650     10276     10280     10291     10297     10307     10345     10308     10311      9181      8982      9322      9135
dram[31]:       7590      7594      8939      9289     10273     10274     10290     10294     10306     10342     10308     10311      9185      9206      9589      9170
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202364 n_act=2430 n_pre=2414 n_ref_event=0 n_req=24434 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14760 bw_util=0.1475
n_activity=75711 dram_eff=0.4689
bk0: 1280a 230702i bk1: 1280a 230840i bk2: 1280a 231587i bk3: 1280a 230770i bk4: 1280a 231152i bk5: 1280a 230974i bk6: 1280a 231155i bk7: 1280a 231107i bk8: 1296a 230495i bk9: 1304a 230715i bk10: 1344a 230722i bk11: 1344a 229808i bk12: 1328a 230448i bk13: 1328a 229470i bk14: 1280a 230285i bk15: 1280a 230714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900548
Row_Buffer_Locality_read = 0.942730
Row_Buffer_Locality_write = 0.663415
Bank_Level_Parallism = 2.649810
Bank_Level_Parallism_Col = 2.254985
Bank_Level_Parallism_Ready = 1.350975
write_to_read_ratio_blp_rw_average = 0.470732
GrpLevelPara = 2.012542 

BW Util details:
bwutil = 0.147541 
total_CMD = 240639 
util_bw = 35504 
Wasted_Col = 27576 
Wasted_Row = 6251 
Idle = 171308 

BW Util Bottlenecks: 
RCDc_limit = 7995 
RCDWRc_limit = 6411 
WTRc_limit = 8132 
RTWc_limit = 17934 
CCDLc_limit = 15081 
rwq = 0 
CCDLc_limit_alone = 13872 
WTRc_limit_alone = 7659 
RTWc_limit_alone = 17198 

Commands details: 
total_CMD = 240639 
n_nop = 202364 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14760 
n_act = 2430 
n_pre = 2414 
n_ref = 0 
n_req = 24434 
total_req = 35504 

Dual Bus Interface Util: 
issued_total_row = 4844 
issued_total_col = 35504 
Row_Bus_Util =  0.020130 
CoL_Bus_Util = 0.147541 
Either_Row_CoL_Bus_Util = 0.159056 
Issued_on_Two_Bus_Simul_Util = 0.008615 
issued_two_Eff = 0.054161 
queue_avg = 4.262933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26293
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202241 n_act=2446 n_pre=2430 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14771 bw_util=0.1476
n_activity=76080 dram_eff=0.4669
bk0: 1280a 230724i bk1: 1280a 231066i bk2: 1280a 230993i bk3: 1280a 230893i bk4: 1280a 230924i bk5: 1280a 231459i bk6: 1280a 230943i bk7: 1280a 230434i bk8: 1304a 230226i bk9: 1304a 230789i bk10: 1344a 229132i bk11: 1344a 229359i bk12: 1328a 230384i bk13: 1328a 230462i bk14: 1280a 230432i bk15: 1280a 230765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899939
Row_Buffer_Locality_read = 0.943524
Row_Buffer_Locality_write = 0.655023
Bank_Level_Parallism = 2.657907
Bank_Level_Parallism_Col = 2.270840
Bank_Level_Parallism_Ready = 1.356417
write_to_read_ratio_blp_rw_average = 0.467489
GrpLevelPara = 2.030379 

BW Util details:
bwutil = 0.147619 
total_CMD = 240639 
util_bw = 35523 
Wasted_Col = 27600 
Wasted_Row = 6738 
Idle = 170778 

BW Util Bottlenecks: 
RCDc_limit = 8002 
RCDWRc_limit = 6694 
WTRc_limit = 8553 
RTWc_limit = 17776 
CCDLc_limit = 15187 
rwq = 0 
CCDLc_limit_alone = 13901 
WTRc_limit_alone = 8069 
RTWc_limit_alone = 16974 

Commands details: 
total_CMD = 240639 
n_nop = 202241 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14771 
n_act = 2446 
n_pre = 2430 
n_ref = 0 
n_req = 24445 
total_req = 35523 

Dual Bus Interface Util: 
issued_total_row = 4876 
issued_total_col = 35523 
Row_Bus_Util =  0.020263 
CoL_Bus_Util = 0.147619 
Either_Row_CoL_Bus_Util = 0.159567 
Issued_on_Two_Bus_Simul_Util = 0.008315 
issued_two_Eff = 0.052112 
queue_avg = 4.212339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21234
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202264 n_act=2492 n_pre=2476 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=75662 dram_eff=0.4695
bk0: 1280a 230030i bk1: 1280a 230243i bk2: 1280a 231213i bk3: 1280a 230735i bk4: 1280a 230998i bk5: 1280a 230827i bk6: 1280a 231228i bk7: 1280a 230993i bk8: 1304a 230310i bk9: 1304a 230454i bk10: 1344a 229296i bk11: 1344a 229860i bk12: 1328a 230071i bk13: 1328a 229609i bk14: 1280a 230380i bk15: 1280a 230172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898053
Row_Buffer_Locality_read = 0.942174
Row_Buffer_Locality_write = 0.650054
Bank_Level_Parallism = 2.706788
Bank_Level_Parallism_Col = 2.313999
Bank_Level_Parallism_Ready = 1.385529
write_to_read_ratio_blp_rw_average = 0.472186
GrpLevelPara = 2.045498 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 27369 
Wasted_Row = 6658 
Idle = 171092 

BW Util Bottlenecks: 
RCDc_limit = 8262 
RCDWRc_limit = 6494 
WTRc_limit = 8368 
RTWc_limit = 17928 
CCDLc_limit = 14880 
rwq = 0 
CCDLc_limit_alone = 13715 
WTRc_limit_alone = 7826 
RTWc_limit_alone = 17305 

Commands details: 
total_CMD = 240639 
n_nop = 202264 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2492 
n_pre = 2476 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4968 
issued_total_col = 35520 
Row_Bus_Util =  0.020645 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159471 
Issued_on_Two_Bus_Simul_Util = 0.008781 
issued_two_Eff = 0.055062 
queue_avg = 4.242052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24205
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202338 n_act=2441 n_pre=2425 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14770 bw_util=0.1476
n_activity=75475 dram_eff=0.4706
bk0: 1280a 230751i bk1: 1280a 230876i bk2: 1280a 230744i bk3: 1280a 230972i bk4: 1280a 231568i bk5: 1280a 231903i bk6: 1280a 231786i bk7: 1280a 230883i bk8: 1304a 231030i bk9: 1304a 230526i bk10: 1344a 230084i bk11: 1344a 229738i bk12: 1328a 230540i bk13: 1328a 229653i bk14: 1280a 230984i bk15: 1280a 230330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900143
Row_Buffer_Locality_read = 0.942319
Row_Buffer_Locality_write = 0.663146
Bank_Level_Parallism = 2.634484
Bank_Level_Parallism_Col = 2.247581
Bank_Level_Parallism_Ready = 1.341507
write_to_read_ratio_blp_rw_average = 0.467374
GrpLevelPara = 2.041992 

BW Util details:
bwutil = 0.147615 
total_CMD = 240639 
util_bw = 35522 
Wasted_Col = 26996 
Wasted_Row = 6680 
Idle = 171441 

BW Util Bottlenecks: 
RCDc_limit = 7950 
RCDWRc_limit = 6385 
WTRc_limit = 7987 
RTWc_limit = 17332 
CCDLc_limit = 14641 
rwq = 0 
CCDLc_limit_alone = 13550 
WTRc_limit_alone = 7489 
RTWc_limit_alone = 16739 

Commands details: 
total_CMD = 240639 
n_nop = 202338 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14770 
n_act = 2441 
n_pre = 2425 
n_ref = 0 
n_req = 24445 
total_req = 35522 

Dual Bus Interface Util: 
issued_total_row = 4866 
issued_total_col = 35522 
Row_Bus_Util =  0.020221 
CoL_Bus_Util = 0.147615 
Either_Row_CoL_Bus_Util = 0.159164 
Issued_on_Two_Bus_Simul_Util = 0.008673 
issued_two_Eff = 0.054489 
queue_avg = 4.375251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.37525
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202160 n_act=2495 n_pre=2479 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=78540 dram_eff=0.4523
bk0: 1280a 231250i bk1: 1280a 230429i bk2: 1280a 231150i bk3: 1280a 231356i bk4: 1280a 231763i bk5: 1280a 231211i bk6: 1280a 231441i bk7: 1280a 230904i bk8: 1304a 231629i bk9: 1304a 231065i bk10: 1344a 229841i bk11: 1344a 229843i bk12: 1328a 230689i bk13: 1328a 230439i bk14: 1280a 230981i bk15: 1280a 230405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897930
Row_Buffer_Locality_read = 0.937693
Row_Buffer_Locality_write = 0.674431
Bank_Level_Parallism = 2.492940
Bank_Level_Parallism_Col = 2.136886
Bank_Level_Parallism_Ready = 1.269426
write_to_read_ratio_blp_rw_average = 0.461235
GrpLevelPara = 1.981351 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 29241 
Wasted_Row = 7552 
Idle = 168326 

BW Util Bottlenecks: 
RCDc_limit = 9174 
RCDWRc_limit = 6519 
WTRc_limit = 7880 
RTWc_limit = 17352 
CCDLc_limit = 15377 
rwq = 0 
CCDLc_limit_alone = 14487 
WTRc_limit_alone = 7471 
RTWc_limit_alone = 16871 

Commands details: 
total_CMD = 240639 
n_nop = 202160 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2495 
n_pre = 2479 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4974 
issued_total_col = 35520 
Row_Bus_Util =  0.020670 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159903 
Issued_on_Two_Bus_Simul_Util = 0.008374 
issued_two_Eff = 0.052366 
queue_avg = 4.967017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96702
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202055 n_act=2519 n_pre=2503 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14769 bw_util=0.1476
n_activity=78906 dram_eff=0.4502
bk0: 1280a 231120i bk1: 1280a 230425i bk2: 1280a 231118i bk3: 1280a 231342i bk4: 1280a 231643i bk5: 1280a 231527i bk6: 1280a 230502i bk7: 1280a 230420i bk8: 1304a 231250i bk9: 1304a 230663i bk10: 1344a 230111i bk11: 1344a 230136i bk12: 1328a 230407i bk13: 1328a 230368i bk14: 1280a 230383i bk15: 1280a 230677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896952
Row_Buffer_Locality_read = 0.935910
Row_Buffer_Locality_write = 0.678040
Bank_Level_Parallism = 2.496984
Bank_Level_Parallism_Col = 2.141252
Bank_Level_Parallism_Ready = 1.279609
write_to_read_ratio_blp_rw_average = 0.463739
GrpLevelPara = 1.980706 

BW Util details:
bwutil = 0.147611 
total_CMD = 240639 
util_bw = 35521 
Wasted_Col = 29966 
Wasted_Row = 7632 
Idle = 167520 

BW Util Bottlenecks: 
RCDc_limit = 9522 
RCDWRc_limit = 6511 
WTRc_limit = 7556 
RTWc_limit = 17986 
CCDLc_limit = 15848 
rwq = 0 
CCDLc_limit_alone = 14820 
WTRc_limit_alone = 7208 
RTWc_limit_alone = 17306 

Commands details: 
total_CMD = 240639 
n_nop = 202055 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14769 
n_act = 2519 
n_pre = 2503 
n_ref = 0 
n_req = 24445 
total_req = 35521 

Dual Bus Interface Util: 
issued_total_row = 5022 
issued_total_col = 35521 
Row_Bus_Util =  0.020869 
CoL_Bus_Util = 0.147611 
Either_Row_CoL_Bus_Util = 0.160340 
Issued_on_Two_Bus_Simul_Util = 0.008141 
issued_two_Eff = 0.050772 
queue_avg = 4.866942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.86694
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202238 n_act=2470 n_pre=2454 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=77421 dram_eff=0.4588
bk0: 1280a 231008i bk1: 1280a 230568i bk2: 1280a 231286i bk3: 1280a 231238i bk4: 1280a 231665i bk5: 1280a 231691i bk6: 1280a 231647i bk7: 1280a 230792i bk8: 1304a 231141i bk9: 1304a 230866i bk10: 1344a 230123i bk11: 1344a 229841i bk12: 1328a 230764i bk13: 1328a 230984i bk14: 1280a 230980i bk15: 1280a 230264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898953
Row_Buffer_Locality_read = 0.939476
Row_Buffer_Locality_write = 0.671181
Bank_Level_Parallism = 2.516021
Bank_Level_Parallism_Col = 2.161857
Bank_Level_Parallism_Ready = 1.278407
write_to_read_ratio_blp_rw_average = 0.471436
GrpLevelPara = 1.990386 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 28387 
Wasted_Row = 7559 
Idle = 169173 

BW Util Bottlenecks: 
RCDc_limit = 8740 
RCDWRc_limit = 6446 
WTRc_limit = 7577 
RTWc_limit = 17212 
CCDLc_limit = 15371 
rwq = 0 
CCDLc_limit_alone = 14155 
WTRc_limit_alone = 7096 
RTWc_limit_alone = 16477 

Commands details: 
total_CMD = 240639 
n_nop = 202238 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2470 
n_pre = 2454 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4924 
issued_total_col = 35520 
Row_Bus_Util =  0.020462 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159579 
Issued_on_Two_Bus_Simul_Util = 0.008490 
issued_two_Eff = 0.053202 
queue_avg = 4.737246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.73725
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202236 n_act=2485 n_pre=2469 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=77491 dram_eff=0.4584
bk0: 1280a 230516i bk1: 1280a 230823i bk2: 1280a 231161i bk3: 1280a 231557i bk4: 1280a 231842i bk5: 1280a 232104i bk6: 1280a 230941i bk7: 1280a 230688i bk8: 1304a 231101i bk9: 1304a 231014i bk10: 1344a 229963i bk11: 1344a 229925i bk12: 1328a 230683i bk13: 1328a 230613i bk14: 1280a 230851i bk15: 1280a 229988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898339
Row_Buffer_Locality_read = 0.939187
Row_Buffer_Locality_write = 0.668743
Bank_Level_Parallism = 2.528168
Bank_Level_Parallism_Col = 2.163920
Bank_Level_Parallism_Ready = 1.299240
write_to_read_ratio_blp_rw_average = 0.466383
GrpLevelPara = 1.992491 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 28578 
Wasted_Row = 7455 
Idle = 169086 

BW Util Bottlenecks: 
RCDc_limit = 8844 
RCDWRc_limit = 6442 
WTRc_limit = 8126 
RTWc_limit = 16961 
CCDLc_limit = 15444 
rwq = 0 
CCDLc_limit_alone = 14310 
WTRc_limit_alone = 7669 
RTWc_limit_alone = 16284 

Commands details: 
total_CMD = 240639 
n_nop = 202236 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2485 
n_pre = 2469 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4954 
issued_total_col = 35520 
Row_Bus_Util =  0.020587 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159588 
Issued_on_Two_Bus_Simul_Util = 0.008606 
issued_two_Eff = 0.053928 
queue_avg = 4.716094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.71609
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202140 n_act=2512 n_pre=2496 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14772 bw_util=0.1476
n_activity=77251 dram_eff=0.4599
bk0: 1280a 230657i bk1: 1280a 230497i bk2: 1280a 231171i bk3: 1280a 231411i bk4: 1280a 231480i bk5: 1280a 231328i bk6: 1280a 231115i bk7: 1280a 231087i bk8: 1304a 231223i bk9: 1304a 230866i bk10: 1344a 229957i bk11: 1344a 230296i bk12: 1328a 230625i bk13: 1328a 230890i bk14: 1280a 230660i bk15: 1280a 230756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897239
Row_Buffer_Locality_read = 0.937693
Row_Buffer_Locality_write = 0.669916
Bank_Level_Parallism = 2.534549
Bank_Level_Parallism_Col = 2.163624
Bank_Level_Parallism_Ready = 1.332958
write_to_read_ratio_blp_rw_average = 0.467352
GrpLevelPara = 1.991070 

BW Util details:
bwutil = 0.147624 
total_CMD = 240639 
util_bw = 35524 
Wasted_Col = 28343 
Wasted_Row = 7408 
Idle = 169364 

BW Util Bottlenecks: 
RCDc_limit = 9023 
RCDWRc_limit = 6587 
WTRc_limit = 7617 
RTWc_limit = 16362 
CCDLc_limit = 14787 
rwq = 0 
CCDLc_limit_alone = 13695 
WTRc_limit_alone = 7147 
RTWc_limit_alone = 15740 

Commands details: 
total_CMD = 240639 
n_nop = 202140 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14772 
n_act = 2512 
n_pre = 2496 
n_ref = 0 
n_req = 24445 
total_req = 35524 

Dual Bus Interface Util: 
issued_total_row = 5008 
issued_total_col = 35524 
Row_Bus_Util =  0.020811 
CoL_Bus_Util = 0.147624 
Either_Row_CoL_Bus_Util = 0.159987 
Issued_on_Two_Bus_Simul_Util = 0.008448 
issued_two_Eff = 0.052807 
queue_avg = 4.484261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48426
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202301 n_act=2483 n_pre=2467 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=75978 dram_eff=0.4675
bk0: 1280a 230240i bk1: 1280a 230269i bk2: 1280a 231398i bk3: 1280a 230931i bk4: 1280a 231102i bk5: 1280a 231259i bk6: 1280a 230831i bk7: 1280a 230744i bk8: 1304a 230792i bk9: 1304a 230363i bk10: 1344a 229679i bk11: 1344a 229042i bk12: 1328a 230337i bk13: 1328a 229854i bk14: 1280a 229634i bk15: 1280a 230416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898421
Row_Buffer_Locality_read = 0.941644
Row_Buffer_Locality_write = 0.655471
Bank_Level_Parallism = 2.685751
Bank_Level_Parallism_Col = 2.300178
Bank_Level_Parallism_Ready = 1.386965
write_to_read_ratio_blp_rw_average = 0.472192
GrpLevelPara = 2.027280 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 27468 
Wasted_Row = 6928 
Idle = 170723 

BW Util Bottlenecks: 
RCDc_limit = 8002 
RCDWRc_limit = 6618 
WTRc_limit = 8032 
RTWc_limit = 18222 
CCDLc_limit = 15354 
rwq = 0 
CCDLc_limit_alone = 13965 
WTRc_limit_alone = 7327 
RTWc_limit_alone = 17538 

Commands details: 
total_CMD = 240639 
n_nop = 202301 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2483 
n_pre = 2467 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4950 
issued_total_col = 35520 
Row_Bus_Util =  0.020570 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159317 
Issued_on_Two_Bus_Simul_Util = 0.008860 
issued_two_Eff = 0.055611 
queue_avg = 4.268660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26866
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202293 n_act=2477 n_pre=2461 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14771 bw_util=0.1476
n_activity=76345 dram_eff=0.4653
bk0: 1280a 230384i bk1: 1280a 230288i bk2: 1280a 230560i bk3: 1280a 230788i bk4: 1280a 230912i bk5: 1280a 231577i bk6: 1280a 230460i bk7: 1280a 231125i bk8: 1304a 230061i bk9: 1304a 229771i bk10: 1344a 229367i bk11: 1344a 229076i bk12: 1328a 230010i bk13: 1328a 230244i bk14: 1280a 229980i bk15: 1280a 230051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898670
Row_Buffer_Locality_read = 0.942078
Row_Buffer_Locality_write = 0.654752
Bank_Level_Parallism = 2.700649
Bank_Level_Parallism_Col = 2.320980
Bank_Level_Parallism_Ready = 1.386961
write_to_read_ratio_blp_rw_average = 0.476223
GrpLevelPara = 2.051522 

BW Util details:
bwutil = 0.147619 
total_CMD = 240639 
util_bw = 35523 
Wasted_Col = 27714 
Wasted_Row = 7122 
Idle = 170280 

BW Util Bottlenecks: 
RCDc_limit = 7975 
RCDWRc_limit = 6509 
WTRc_limit = 8475 
RTWc_limit = 18850 
CCDLc_limit = 15277 
rwq = 0 
CCDLc_limit_alone = 14066 
WTRc_limit_alone = 7993 
RTWc_limit_alone = 18121 

Commands details: 
total_CMD = 240639 
n_nop = 202293 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14771 
n_act = 2477 
n_pre = 2461 
n_ref = 0 
n_req = 24445 
total_req = 35523 

Dual Bus Interface Util: 
issued_total_row = 4938 
issued_total_col = 35523 
Row_Bus_Util =  0.020520 
CoL_Bus_Util = 0.147619 
Either_Row_CoL_Bus_Util = 0.159351 
Issued_on_Two_Bus_Simul_Util = 0.008789 
issued_two_Eff = 0.055156 
queue_avg = 4.504640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50464
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202277 n_act=2463 n_pre=2447 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=74725 dram_eff=0.4753
bk0: 1280a 230219i bk1: 1280a 229662i bk2: 1280a 231212i bk3: 1280a 230958i bk4: 1280a 231898i bk5: 1280a 231913i bk6: 1280a 231080i bk7: 1280a 230287i bk8: 1304a 230724i bk9: 1304a 230631i bk10: 1344a 230022i bk11: 1344a 229900i bk12: 1328a 229958i bk13: 1328a 229474i bk14: 1280a 230394i bk15: 1280a 229708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899239
Row_Buffer_Locality_read = 0.941259
Row_Buffer_Locality_write = 0.663055
Bank_Level_Parallism = 2.699824
Bank_Level_Parallism_Col = 2.301991
Bank_Level_Parallism_Ready = 1.378069
write_to_read_ratio_blp_rw_average = 0.472893
GrpLevelPara = 2.072361 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 27075 
Wasted_Row = 6531 
Idle = 171513 

BW Util Bottlenecks: 
RCDc_limit = 8323 
RCDWRc_limit = 6340 
WTRc_limit = 8027 
RTWc_limit = 17643 
CCDLc_limit = 14333 
rwq = 0 
CCDLc_limit_alone = 13298 
WTRc_limit_alone = 7600 
RTWc_limit_alone = 17035 

Commands details: 
total_CMD = 240639 
n_nop = 202277 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2463 
n_pre = 2447 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4910 
issued_total_col = 35520 
Row_Bus_Util =  0.020404 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159417 
Issued_on_Two_Bus_Simul_Util = 0.008594 
issued_two_Eff = 0.053908 
queue_avg = 4.577853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57785
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202258 n_act=2449 n_pre=2433 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14770 bw_util=0.1476
n_activity=76317 dram_eff=0.4655
bk0: 1280a 230770i bk1: 1280a 230816i bk2: 1280a 231243i bk3: 1280a 231241i bk4: 1280a 231251i bk5: 1280a 231008i bk6: 1280a 230959i bk7: 1280a 230549i bk8: 1304a 231423i bk9: 1304a 230293i bk10: 1344a 230050i bk11: 1344a 230002i bk12: 1328a 230373i bk13: 1328a 230208i bk14: 1280a 230473i bk15: 1280a 230231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899816
Row_Buffer_Locality_read = 0.941211
Row_Buffer_Locality_write = 0.667208
Bank_Level_Parallism = 2.610905
Bank_Level_Parallism_Col = 2.248286
Bank_Level_Parallism_Ready = 1.351191
write_to_read_ratio_blp_rw_average = 0.473158
GrpLevelPara = 2.040987 

BW Util details:
bwutil = 0.147615 
total_CMD = 240639 
util_bw = 35522 
Wasted_Col = 27599 
Wasted_Row = 7268 
Idle = 170250 

BW Util Bottlenecks: 
RCDc_limit = 8498 
RCDWRc_limit = 6421 
WTRc_limit = 7697 
RTWc_limit = 18651 
CCDLc_limit = 14616 
rwq = 0 
CCDLc_limit_alone = 13384 
WTRc_limit_alone = 7246 
RTWc_limit_alone = 17870 

Commands details: 
total_CMD = 240639 
n_nop = 202258 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14770 
n_act = 2449 
n_pre = 2433 
n_ref = 0 
n_req = 24445 
total_req = 35522 

Dual Bus Interface Util: 
issued_total_row = 4882 
issued_total_col = 35522 
Row_Bus_Util =  0.020288 
CoL_Bus_Util = 0.147615 
Either_Row_CoL_Bus_Util = 0.159496 
Issued_on_Two_Bus_Simul_Util = 0.008407 
issued_two_Eff = 0.052708 
queue_avg = 4.446723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44672
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202249 n_act=2495 n_pre=2479 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=76427 dram_eff=0.4648
bk0: 1280a 230325i bk1: 1280a 230011i bk2: 1280a 230901i bk3: 1280a 230798i bk4: 1280a 231217i bk5: 1280a 231257i bk6: 1280a 231544i bk7: 1280a 230623i bk8: 1304a 230652i bk9: 1304a 230435i bk10: 1344a 229761i bk11: 1344a 230202i bk12: 1328a 230282i bk13: 1328a 230213i bk14: 1280a 230128i bk15: 1280a 229677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897930
Row_Buffer_Locality_read = 0.940536
Row_Buffer_Locality_write = 0.658451
Bank_Level_Parallism = 2.643280
Bank_Level_Parallism_Col = 2.273519
Bank_Level_Parallism_Ready = 1.351014
write_to_read_ratio_blp_rw_average = 0.472798
GrpLevelPara = 2.038713 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 27864 
Wasted_Row = 7226 
Idle = 170029 

BW Util Bottlenecks: 
RCDc_limit = 8513 
RCDWRc_limit = 6597 
WTRc_limit = 8079 
RTWc_limit = 18683 
CCDLc_limit = 14736 
rwq = 0 
CCDLc_limit_alone = 13473 
WTRc_limit_alone = 7554 
RTWc_limit_alone = 17945 

Commands details: 
total_CMD = 240639 
n_nop = 202249 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2495 
n_pre = 2479 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4974 
issued_total_col = 35520 
Row_Bus_Util =  0.020670 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159534 
Issued_on_Two_Bus_Simul_Util = 0.008743 
issued_two_Eff = 0.054806 
queue_avg = 4.378684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.37868
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202342 n_act=2465 n_pre=2449 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14769 bw_util=0.1476
n_activity=75551 dram_eff=0.4702
bk0: 1280a 230852i bk1: 1280a 230453i bk2: 1280a 230896i bk3: 1280a 231184i bk4: 1280a 231209i bk5: 1280a 231484i bk6: 1280a 231102i bk7: 1280a 229941i bk8: 1304a 230746i bk9: 1304a 230659i bk10: 1344a 229713i bk11: 1344a 229674i bk12: 1328a 230614i bk13: 1328a 229843i bk14: 1280a 230422i bk15: 1280a 230017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899161
Row_Buffer_Locality_read = 0.943331
Row_Buffer_Locality_write = 0.650961
Bank_Level_Parallism = 2.675246
Bank_Level_Parallism_Col = 2.282155
Bank_Level_Parallism_Ready = 1.367895
write_to_read_ratio_blp_rw_average = 0.469674
GrpLevelPara = 2.041551 

BW Util details:
bwutil = 0.147611 
total_CMD = 240639 
util_bw = 35521 
Wasted_Col = 27270 
Wasted_Row = 6683 
Idle = 171165 

BW Util Bottlenecks: 
RCDc_limit = 7968 
RCDWRc_limit = 6561 
WTRc_limit = 8439 
RTWc_limit = 17999 
CCDLc_limit = 14949 
rwq = 0 
CCDLc_limit_alone = 13693 
WTRc_limit_alone = 7884 
RTWc_limit_alone = 17298 

Commands details: 
total_CMD = 240639 
n_nop = 202342 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14769 
n_act = 2465 
n_pre = 2449 
n_ref = 0 
n_req = 24445 
total_req = 35521 

Dual Bus Interface Util: 
issued_total_row = 4914 
issued_total_col = 35521 
Row_Bus_Util =  0.020421 
CoL_Bus_Util = 0.147611 
Either_Row_CoL_Bus_Util = 0.159147 
Issued_on_Two_Bus_Simul_Util = 0.008885 
issued_two_Eff = 0.055827 
queue_avg = 4.342243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.34224
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202324 n_act=2448 n_pre=2432 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=75645 dram_eff=0.4696
bk0: 1280a 230170i bk1: 1280a 230642i bk2: 1280a 230767i bk3: 1280a 231215i bk4: 1280a 231355i bk5: 1280a 231264i bk6: 1280a 230956i bk7: 1280a 230886i bk8: 1304a 230646i bk9: 1304a 230391i bk10: 1344a 230280i bk11: 1344a 229215i bk12: 1328a 230143i bk13: 1328a 229468i bk14: 1280a 230292i bk15: 1280a 229574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899853
Row_Buffer_Locality_read = 0.943042
Row_Buffer_Locality_write = 0.657096
Bank_Level_Parallism = 2.690692
Bank_Level_Parallism_Col = 2.308349
Bank_Level_Parallism_Ready = 1.380180
write_to_read_ratio_blp_rw_average = 0.476281
GrpLevelPara = 2.053247 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 27418 
Wasted_Row = 6711 
Idle = 170990 

BW Util Bottlenecks: 
RCDc_limit = 7980 
RCDWRc_limit = 6694 
WTRc_limit = 8187 
RTWc_limit = 18832 
CCDLc_limit = 14966 
rwq = 0 
CCDLc_limit_alone = 13637 
WTRc_limit_alone = 7671 
RTWc_limit_alone = 18019 

Commands details: 
total_CMD = 240639 
n_nop = 202324 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2448 
n_pre = 2432 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4880 
issued_total_col = 35520 
Row_Bus_Util =  0.020279 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159222 
Issued_on_Two_Bus_Simul_Util = 0.008664 
issued_two_Eff = 0.054417 
queue_avg = 4.265975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.26597
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202262 n_act=2467 n_pre=2451 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14772 bw_util=0.1476
n_activity=76413 dram_eff=0.4649
bk0: 1280a 231095i bk1: 1280a 231232i bk2: 1280a 231177i bk3: 1280a 230985i bk4: 1280a 231283i bk5: 1280a 231318i bk6: 1280a 231216i bk7: 1280a 230827i bk8: 1304a 230592i bk9: 1304a 230923i bk10: 1344a 231012i bk11: 1344a 229491i bk12: 1328a 229809i bk13: 1328a 229618i bk14: 1280a 229616i bk15: 1280a 230160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899080
Row_Buffer_Locality_read = 0.942945
Row_Buffer_Locality_write = 0.652586
Bank_Level_Parallism = 2.624598
Bank_Level_Parallism_Col = 2.244447
Bank_Level_Parallism_Ready = 1.355591
write_to_read_ratio_blp_rw_average = 0.470808
GrpLevelPara = 2.018038 

BW Util details:
bwutil = 0.147624 
total_CMD = 240639 
util_bw = 35524 
Wasted_Col = 27760 
Wasted_Row = 6942 
Idle = 170413 

BW Util Bottlenecks: 
RCDc_limit = 7918 
RCDWRc_limit = 6754 
WTRc_limit = 8152 
RTWc_limit = 17813 
CCDLc_limit = 14968 
rwq = 0 
CCDLc_limit_alone = 13766 
WTRc_limit_alone = 7620 
RTWc_limit_alone = 17143 

Commands details: 
total_CMD = 240639 
n_nop = 202262 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14772 
n_act = 2467 
n_pre = 2451 
n_ref = 0 
n_req = 24445 
total_req = 35524 

Dual Bus Interface Util: 
issued_total_row = 4918 
issued_total_col = 35524 
Row_Bus_Util =  0.020437 
CoL_Bus_Util = 0.147624 
Either_Row_CoL_Bus_Util = 0.159480 
Issued_on_Two_Bus_Simul_Util = 0.008581 
issued_two_Eff = 0.053808 
queue_avg = 4.288112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.28811
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202239 n_act=2464 n_pre=2448 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=76135 dram_eff=0.4665
bk0: 1280a 230336i bk1: 1280a 230539i bk2: 1280a 230558i bk3: 1280a 230773i bk4: 1280a 230904i bk5: 1280a 231322i bk6: 1280a 230966i bk7: 1280a 230389i bk8: 1304a 230446i bk9: 1304a 230803i bk10: 1344a 229975i bk11: 1344a 230334i bk12: 1328a 230119i bk13: 1328a 229816i bk14: 1280a 231143i bk15: 1280a 230302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899198
Row_Buffer_Locality_read = 0.943042
Row_Buffer_Locality_write = 0.652763
Bank_Level_Parallism = 2.649893
Bank_Level_Parallism_Col = 2.273352
Bank_Level_Parallism_Ready = 1.353041
write_to_read_ratio_blp_rw_average = 0.468054
GrpLevelPara = 2.037334 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 27739 
Wasted_Row = 6911 
Idle = 170469 

BW Util Bottlenecks: 
RCDc_limit = 8002 
RCDWRc_limit = 6456 
WTRc_limit = 8655 
RTWc_limit = 17923 
CCDLc_limit = 15077 
rwq = 0 
CCDLc_limit_alone = 13736 
WTRc_limit_alone = 8102 
RTWc_limit_alone = 17135 

Commands details: 
total_CMD = 240639 
n_nop = 202239 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2464 
n_pre = 2448 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 4912 
issued_total_col = 35520 
Row_Bus_Util =  0.020412 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159575 
Issued_on_Two_Bus_Simul_Util = 0.008444 
issued_two_Eff = 0.052917 
queue_avg = 4.151704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1517
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202268 n_act=2498 n_pre=2482 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14771 bw_util=0.1476
n_activity=74455 dram_eff=0.4771
bk0: 1280a 230751i bk1: 1280a 230544i bk2: 1280a 230716i bk3: 1280a 230573i bk4: 1280a 230837i bk5: 1280a 231176i bk6: 1280a 231006i bk7: 1280a 230880i bk8: 1304a 230443i bk9: 1304a 230413i bk10: 1344a 229526i bk11: 1344a 229682i bk12: 1328a 229917i bk13: 1328a 229073i bk14: 1280a 230599i bk15: 1280a 230636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897811
Row_Buffer_Locality_read = 0.942415
Row_Buffer_Locality_write = 0.647170
Bank_Level_Parallism = 2.728325
Bank_Level_Parallism_Col = 2.328429
Bank_Level_Parallism_Ready = 1.381471
write_to_read_ratio_blp_rw_average = 0.474328
GrpLevelPara = 2.075063 

BW Util details:
bwutil = 0.147619 
total_CMD = 240639 
util_bw = 35523 
Wasted_Col = 26840 
Wasted_Row = 6506 
Idle = 171770 

BW Util Bottlenecks: 
RCDc_limit = 7767 
RCDWRc_limit = 6677 
WTRc_limit = 8001 
RTWc_limit = 18123 
CCDLc_limit = 14521 
rwq = 0 
CCDLc_limit_alone = 13208 
WTRc_limit_alone = 7427 
RTWc_limit_alone = 17384 

Commands details: 
total_CMD = 240639 
n_nop = 202268 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14771 
n_act = 2498 
n_pre = 2482 
n_ref = 0 
n_req = 24445 
total_req = 35523 

Dual Bus Interface Util: 
issued_total_row = 4980 
issued_total_col = 35523 
Row_Bus_Util =  0.020695 
CoL_Bus_Util = 0.147619 
Either_Row_CoL_Bus_Util = 0.159455 
Issued_on_Two_Bus_Simul_Util = 0.008860 
issued_two_Eff = 0.055563 
queue_avg = 4.296768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.29677
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202226 n_act=2539 n_pre=2523 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=75415 dram_eff=0.471
bk0: 1280a 230656i bk1: 1280a 229935i bk2: 1280a 230767i bk3: 1280a 230777i bk4: 1280a 231473i bk5: 1280a 231423i bk6: 1280a 230795i bk7: 1280a 230991i bk8: 1304a 230527i bk9: 1304a 230617i bk10: 1344a 229394i bk11: 1344a 229662i bk12: 1328a 230311i bk13: 1328a 229819i bk14: 1280a 229907i bk15: 1280a 230566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896130
Row_Buffer_Locality_read = 0.939958
Row_Buffer_Locality_write = 0.649783
Bank_Level_Parallism = 2.693508
Bank_Level_Parallism_Col = 2.289105
Bank_Level_Parallism_Ready = 1.371791
write_to_read_ratio_blp_rw_average = 0.470989
GrpLevelPara = 2.065153 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 27229 
Wasted_Row = 6695 
Idle = 171195 

BW Util Bottlenecks: 
RCDc_limit = 8466 
RCDWRc_limit = 6570 
WTRc_limit = 8407 
RTWc_limit = 18069 
CCDLc_limit = 14582 
rwq = 0 
CCDLc_limit_alone = 13266 
WTRc_limit_alone = 7815 
RTWc_limit_alone = 17345 

Commands details: 
total_CMD = 240639 
n_nop = 202226 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2539 
n_pre = 2523 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 5062 
issued_total_col = 35520 
Row_Bus_Util =  0.021036 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.159629 
Issued_on_Two_Bus_Simul_Util = 0.009014 
issued_two_Eff = 0.056465 
queue_avg = 4.411005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41101
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202087 n_act=2583 n_pre=2567 n_ref_event=0 n_req=24445 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14770 bw_util=0.1476
n_activity=77952 dram_eff=0.4557
bk0: 1280a 230976i bk1: 1280a 230376i bk2: 1280a 231024i bk3: 1280a 231462i bk4: 1280a 231115i bk5: 1280a 231055i bk6: 1280a 230680i bk7: 1280a 230982i bk8: 1304a 230863i bk9: 1304a 231163i bk10: 1344a 229761i bk11: 1344a 229542i bk12: 1328a 230210i bk13: 1328a 230150i bk14: 1280a 231154i bk15: 1280a 230201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894334
Row_Buffer_Locality_read = 0.934079
Row_Buffer_Locality_write = 0.670999
Bank_Level_Parallism = 2.547007
Bank_Level_Parallism_Col = 2.183144
Bank_Level_Parallism_Ready = 1.309386
write_to_read_ratio_blp_rw_average = 0.460700
GrpLevelPara = 2.007583 

BW Util details:
bwutil = 0.147615 
total_CMD = 240639 
util_bw = 35522 
Wasted_Col = 28895 
Wasted_Row = 7807 
Idle = 168415 

BW Util Bottlenecks: 
RCDc_limit = 9559 
RCDWRc_limit = 6513 
WTRc_limit = 8164 
RTWc_limit = 17145 
CCDLc_limit = 15124 
rwq = 0 
CCDLc_limit_alone = 14041 
WTRc_limit_alone = 7717 
RTWc_limit_alone = 16509 

Commands details: 
total_CMD = 240639 
n_nop = 202087 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14770 
n_act = 2583 
n_pre = 2567 
n_ref = 0 
n_req = 24445 
total_req = 35522 

Dual Bus Interface Util: 
issued_total_row = 5150 
issued_total_col = 35522 
Row_Bus_Util =  0.021401 
CoL_Bus_Util = 0.147615 
Either_Row_CoL_Bus_Util = 0.160207 
Issued_on_Two_Bus_Simul_Util = 0.008810 
issued_two_Eff = 0.054991 
queue_avg = 5.001987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00199
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202129 n_act=2535 n_pre=2519 n_ref_event=0 n_req=24444 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=77460 dram_eff=0.4586
bk0: 1280a 230911i bk1: 1280a 230699i bk2: 1280a 230798i bk3: 1280a 230930i bk4: 1280a 231157i bk5: 1280a 231165i bk6: 1280a 230661i bk7: 1280a 231006i bk8: 1304a 230364i bk9: 1304a 231169i bk10: 1344a 229582i bk11: 1344a 229743i bk12: 1328a 230648i bk13: 1328a 230260i bk14: 1280a 230860i bk15: 1280a 230690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896294
Row_Buffer_Locality_read = 0.935958
Row_Buffer_Locality_write = 0.673348
Bank_Level_Parallism = 2.562987
Bank_Level_Parallism_Col = 2.201470
Bank_Level_Parallism_Ready = 1.312838
write_to_read_ratio_blp_rw_average = 0.457119
GrpLevelPara = 2.024314 

BW Util details:
bwutil = 0.147607 
total_CMD = 240639 
util_bw = 35520 
Wasted_Col = 28845 
Wasted_Row = 7436 
Idle = 168838 

BW Util Bottlenecks: 
RCDc_limit = 9317 
RCDWRc_limit = 6260 
WTRc_limit = 8668 
RTWc_limit = 17203 
CCDLc_limit = 15498 
rwq = 0 
CCDLc_limit_alone = 14383 
WTRc_limit_alone = 8249 
RTWc_limit_alone = 16507 

Commands details: 
total_CMD = 240639 
n_nop = 202129 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2535 
n_pre = 2519 
n_ref = 0 
n_req = 24444 
total_req = 35520 

Dual Bus Interface Util: 
issued_total_row = 5054 
issued_total_col = 35520 
Row_Bus_Util =  0.021002 
CoL_Bus_Util = 0.147607 
Either_Row_CoL_Bus_Util = 0.160032 
Issued_on_Two_Bus_Simul_Util = 0.008577 
issued_two_Eff = 0.053596 
queue_avg = 4.897228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.89723
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202151 n_act=2521 n_pre=2505 n_ref_event=0 n_req=24442 n_rd=20749 n_rd_L2_A=0 n_write=0 n_wr_bk=14769 bw_util=0.1476
n_activity=77153 dram_eff=0.4604
bk0: 1280a 230646i bk1: 1280a 230896i bk2: 1280a 231308i bk3: 1280a 231404i bk4: 1280a 231790i bk5: 1280a 231195i bk6: 1280a 230630i bk7: 1280a 231059i bk8: 1304a 229901i bk9: 1304a 231398i bk10: 1344a 230598i bk11: 1344a 229971i bk12: 1328a 230310i bk13: 1325a 229977i bk14: 1280a 229875i bk15: 1280a 230235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896858
Row_Buffer_Locality_read = 0.938118
Row_Buffer_Locality_write = 0.665042
Bank_Level_Parallism = 2.560505
Bank_Level_Parallism_Col = 2.192887
Bank_Level_Parallism_Ready = 1.299510
write_to_read_ratio_blp_rw_average = 0.461308
GrpLevelPara = 2.010463 

BW Util details:
bwutil = 0.147599 
total_CMD = 240639 
util_bw = 35518 
Wasted_Col = 28698 
Wasted_Row = 7439 
Idle = 168984 

BW Util Bottlenecks: 
RCDc_limit = 8927 
RCDWRc_limit = 6457 
WTRc_limit = 8717 
RTWc_limit = 17105 
CCDLc_limit = 15474 
rwq = 0 
CCDLc_limit_alone = 14373 
WTRc_limit_alone = 8181 
RTWc_limit_alone = 16540 

Commands details: 
total_CMD = 240639 
n_nop = 202151 
Read = 20749 
Write = 0 
L2_Alloc = 0 
L2_WB = 14769 
n_act = 2521 
n_pre = 2505 
n_ref = 0 
n_req = 24442 
total_req = 35518 

Dual Bus Interface Util: 
issued_total_row = 5026 
issued_total_col = 35518 
Row_Bus_Util =  0.020886 
CoL_Bus_Util = 0.147599 
Either_Row_CoL_Bus_Util = 0.159941 
Issued_on_Two_Bus_Simul_Util = 0.008544 
issued_two_Eff = 0.053419 
queue_avg = 4.850993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.85099
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202186 n_act=2516 n_pre=2500 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=77515 dram_eff=0.4581
bk0: 1280a 230738i bk1: 1280a 230297i bk2: 1280a 231219i bk3: 1280a 231042i bk4: 1280a 231090i bk5: 1280a 230796i bk6: 1280a 230557i bk7: 1280a 230776i bk8: 1304a 230495i bk9: 1304a 231085i bk10: 1344a 230341i bk11: 1344a 229884i bk12: 1328a 230605i bk13: 1320a 230446i bk14: 1280a 230386i bk15: 1280a 230200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897037
Row_Buffer_Locality_read = 0.938054
Row_Buffer_Locality_write = 0.666576
Bank_Level_Parallism = 2.576125
Bank_Level_Parallism_Col = 2.203019
Bank_Level_Parallism_Ready = 1.330930
write_to_read_ratio_blp_rw_average = 0.464227
GrpLevelPara = 2.007446 

BW Util details:
bwutil = 0.147574 
total_CMD = 240639 
util_bw = 35512 
Wasted_Col = 28969 
Wasted_Row = 7217 
Idle = 168941 

BW Util Bottlenecks: 
RCDc_limit = 9016 
RCDWRc_limit = 6531 
WTRc_limit = 8147 
RTWc_limit = 18356 
CCDLc_limit = 15094 
rwq = 0 
CCDLc_limit_alone = 13940 
WTRc_limit_alone = 7587 
RTWc_limit_alone = 17762 

Commands details: 
total_CMD = 240639 
n_nop = 202186 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2516 
n_pre = 2500 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 5016 
issued_total_col = 35512 
Row_Bus_Util =  0.020845 
CoL_Bus_Util = 0.147574 
Either_Row_CoL_Bus_Util = 0.159795 
Issued_on_Two_Bus_Simul_Util = 0.008623 
issued_two_Eff = 0.053962 
queue_avg = 4.755759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75576
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202197 n_act=2534 n_pre=2518 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=76533 dram_eff=0.464
bk0: 1280a 230501i bk1: 1280a 230509i bk2: 1280a 230955i bk3: 1280a 231074i bk4: 1280a 231016i bk5: 1280a 231460i bk6: 1280a 230651i bk7: 1280a 230919i bk8: 1304a 230911i bk9: 1304a 231090i bk10: 1344a 230278i bk11: 1344a 229989i bk12: 1328a 231035i bk13: 1320a 230141i bk14: 1280a 230648i bk15: 1280a 230509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896301
Row_Buffer_Locality_read = 0.937765
Row_Buffer_Locality_write = 0.663326
Bank_Level_Parallism = 2.576808
Bank_Level_Parallism_Col = 2.199307
Bank_Level_Parallism_Ready = 1.325073
write_to_read_ratio_blp_rw_average = 0.464373
GrpLevelPara = 2.013074 

BW Util details:
bwutil = 0.147574 
total_CMD = 240639 
util_bw = 35512 
Wasted_Col = 28309 
Wasted_Row = 7187 
Idle = 169631 

BW Util Bottlenecks: 
RCDc_limit = 9125 
RCDWRc_limit = 6423 
WTRc_limit = 7428 
RTWc_limit = 17116 
CCDLc_limit = 15002 
rwq = 0 
CCDLc_limit_alone = 13905 
WTRc_limit_alone = 6970 
RTWc_limit_alone = 16477 

Commands details: 
total_CMD = 240639 
n_nop = 202197 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2534 
n_pre = 2518 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 5052 
issued_total_col = 35512 
Row_Bus_Util =  0.020994 
CoL_Bus_Util = 0.147574 
Either_Row_CoL_Bus_Util = 0.159750 
Issued_on_Two_Bus_Simul_Util = 0.008818 
issued_two_Eff = 0.055200 
queue_avg = 4.455940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45594
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202451 n_act=2444 n_pre=2428 n_ref_event=0 n_req=24437 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14771 bw_util=0.1476
n_activity=75140 dram_eff=0.4727
bk0: 1280a 229896i bk1: 1280a 230234i bk2: 1280a 231002i bk3: 1280a 231282i bk4: 1280a 231584i bk5: 1280a 231616i bk6: 1280a 230240i bk7: 1280a 230432i bk8: 1304a 230495i bk9: 1304a 230524i bk10: 1344a 230441i bk11: 1344a 230119i bk12: 1328a 229762i bk13: 1320a 229964i bk14: 1280a 230211i bk15: 1280a 230137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899988
Row_Buffer_Locality_read = 0.943261
Row_Buffer_Locality_write = 0.656918
Bank_Level_Parallism = 2.690286
Bank_Level_Parallism_Col = 2.302438
Bank_Level_Parallism_Ready = 1.375109
write_to_read_ratio_blp_rw_average = 0.465629
GrpLevelPara = 2.031354 

BW Util details:
bwutil = 0.147586 
total_CMD = 240639 
util_bw = 35515 
Wasted_Col = 27446 
Wasted_Row = 6445 
Idle = 171233 

BW Util Bottlenecks: 
RCDc_limit = 7834 
RCDWRc_limit = 6396 
WTRc_limit = 8876 
RTWc_limit = 17705 
CCDLc_limit = 15566 
rwq = 0 
CCDLc_limit_alone = 14119 
WTRc_limit_alone = 8226 
RTWc_limit_alone = 16908 

Commands details: 
total_CMD = 240639 
n_nop = 202451 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14771 
n_act = 2444 
n_pre = 2428 
n_ref = 0 
n_req = 24437 
total_req = 35515 

Dual Bus Interface Util: 
issued_total_row = 4872 
issued_total_col = 35515 
Row_Bus_Util =  0.020246 
CoL_Bus_Util = 0.147586 
Either_Row_CoL_Bus_Util = 0.158694 
Issued_on_Two_Bus_Simul_Util = 0.009138 
issued_two_Eff = 0.057584 
queue_avg = 4.215725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21573
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202402 n_act=2458 n_pre=2442 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=74906 dram_eff=0.4741
bk0: 1280a 229762i bk1: 1280a 229748i bk2: 1280a 230451i bk3: 1280a 230785i bk4: 1280a 231296i bk5: 1280a 231062i bk6: 1280a 230764i bk7: 1280a 230809i bk8: 1304a 230146i bk9: 1304a 230737i bk10: 1344a 230036i bk11: 1344a 230324i bk12: 1328a 229455i bk13: 1320a 229643i bk14: 1280a 229665i bk15: 1280a 230189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899411
Row_Buffer_Locality_read = 0.942441
Row_Buffer_Locality_write = 0.657638
Bank_Level_Parallism = 2.741294
Bank_Level_Parallism_Col = 2.349204
Bank_Level_Parallism_Ready = 1.409017
write_to_read_ratio_blp_rw_average = 0.468576
GrpLevelPara = 2.057909 

BW Util details:
bwutil = 0.147574 
total_CMD = 240639 
util_bw = 35512 
Wasted_Col = 27309 
Wasted_Row = 6412 
Idle = 171406 

BW Util Bottlenecks: 
RCDc_limit = 7856 
RCDWRc_limit = 6529 
WTRc_limit = 8626 
RTWc_limit = 18858 
CCDLc_limit = 15282 
rwq = 0 
CCDLc_limit_alone = 13819 
WTRc_limit_alone = 7936 
RTWc_limit_alone = 18085 

Commands details: 
total_CMD = 240639 
n_nop = 202402 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2458 
n_pre = 2442 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4900 
issued_total_col = 35512 
Row_Bus_Util =  0.020362 
CoL_Bus_Util = 0.147574 
Either_Row_CoL_Bus_Util = 0.158898 
Issued_on_Two_Bus_Simul_Util = 0.009038 
issued_two_Eff = 0.056882 
queue_avg = 4.394575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39457
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202320 n_act=2489 n_pre=2473 n_ref_event=0 n_req=24434 n_rd=20741 n_rd_L2_A=0 n_write=0 n_wr_bk=14770 bw_util=0.1476
n_activity=74240 dram_eff=0.4783
bk0: 1280a 230913i bk1: 1280a 230042i bk2: 1280a 230546i bk3: 1280a 230668i bk4: 1280a 231496i bk5: 1280a 230763i bk6: 1280a 230631i bk7: 1280a 230051i bk8: 1304a 230609i bk9: 1304a 230759i bk10: 1341a 229141i bk11: 1344a 229507i bk12: 1328a 230255i bk13: 1320a 230004i bk14: 1280a 230139i bk15: 1280a 230045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898134
Row_Buffer_Locality_read = 0.940408
Row_Buffer_Locality_write = 0.660709
Bank_Level_Parallism = 2.766279
Bank_Level_Parallism_Col = 2.359330
Bank_Level_Parallism_Ready = 1.416603
write_to_read_ratio_blp_rw_average = 0.472027
GrpLevelPara = 2.106727 

BW Util details:
bwutil = 0.147570 
total_CMD = 240639 
util_bw = 35511 
Wasted_Col = 26541 
Wasted_Row = 6303 
Idle = 172284 

BW Util Bottlenecks: 
RCDc_limit = 7999 
RCDWRc_limit = 6448 
WTRc_limit = 8385 
RTWc_limit = 17952 
CCDLc_limit = 14420 
rwq = 0 
CCDLc_limit_alone = 13110 
WTRc_limit_alone = 7800 
RTWc_limit_alone = 17227 

Commands details: 
total_CMD = 240639 
n_nop = 202320 
Read = 20741 
Write = 0 
L2_Alloc = 0 
L2_WB = 14770 
n_act = 2489 
n_pre = 2473 
n_ref = 0 
n_req = 24434 
total_req = 35511 

Dual Bus Interface Util: 
issued_total_row = 4962 
issued_total_col = 35511 
Row_Bus_Util =  0.020620 
CoL_Bus_Util = 0.147570 
Either_Row_CoL_Bus_Util = 0.159239 
Issued_on_Two_Bus_Simul_Util = 0.008951 
issued_two_Eff = 0.056212 
queue_avg = 4.620764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62076
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202361 n_act=2421 n_pre=2405 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=76190 dram_eff=0.4661
bk0: 1280a 230949i bk1: 1280a 230863i bk2: 1280a 231530i bk3: 1280a 231194i bk4: 1280a 231399i bk5: 1280a 231044i bk6: 1280a 230772i bk7: 1280a 230563i bk8: 1304a 231167i bk9: 1304a 230716i bk10: 1344a 230259i bk11: 1344a 229741i bk12: 1328a 230104i bk13: 1320a 230116i bk14: 1280a 230584i bk15: 1280a 230663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900925
Row_Buffer_Locality_read = 0.941814
Row_Buffer_Locality_write = 0.671181
Bank_Level_Parallism = 2.606112
Bank_Level_Parallism_Col = 2.244668
Bank_Level_Parallism_Ready = 1.361005
write_to_read_ratio_blp_rw_average = 0.466857
GrpLevelPara = 2.025681 

BW Util details:
bwutil = 0.147574 
total_CMD = 240639 
util_bw = 35512 
Wasted_Col = 27715 
Wasted_Row = 6991 
Idle = 170421 

BW Util Bottlenecks: 
RCDc_limit = 8173 
RCDWRc_limit = 6265 
WTRc_limit = 8483 
RTWc_limit = 16783 
CCDLc_limit = 15034 
rwq = 0 
CCDLc_limit_alone = 13981 
WTRc_limit_alone = 7996 
RTWc_limit_alone = 16217 

Commands details: 
total_CMD = 240639 
n_nop = 202361 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2421 
n_pre = 2405 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4826 
issued_total_col = 35512 
Row_Bus_Util =  0.020055 
CoL_Bus_Util = 0.147574 
Either_Row_CoL_Bus_Util = 0.159068 
Issued_on_Two_Bus_Simul_Util = 0.008561 
issued_two_Eff = 0.053817 
queue_avg = 4.598224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.59822
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202323 n_act=2433 n_pre=2417 n_ref_event=0 n_req=24437 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14769 bw_util=0.1476
n_activity=75993 dram_eff=0.4673
bk0: 1280a 230907i bk1: 1280a 231114i bk2: 1280a 230974i bk3: 1280a 231255i bk4: 1280a 231296i bk5: 1280a 231266i bk6: 1280a 231140i bk7: 1280a 231164i bk8: 1304a 231064i bk9: 1304a 231028i bk10: 1344a 229780i bk11: 1344a 230454i bk12: 1328a 230271i bk13: 1320a 229845i bk14: 1280a 230466i bk15: 1280a 230110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900438
Row_Buffer_Locality_read = 0.942007
Row_Buffer_Locality_write = 0.666937
Bank_Level_Parallism = 2.600026
Bank_Level_Parallism_Col = 2.230062
Bank_Level_Parallism_Ready = 1.329457
write_to_read_ratio_blp_rw_average = 0.472075
GrpLevelPara = 2.012182 

BW Util details:
bwutil = 0.147578 
total_CMD = 240639 
util_bw = 35513 
Wasted_Col = 27765 
Wasted_Row = 6924 
Idle = 170437 

BW Util Bottlenecks: 
RCDc_limit = 8299 
RCDWRc_limit = 6483 
WTRc_limit = 7923 
RTWc_limit = 17516 
CCDLc_limit = 14773 
rwq = 0 
CCDLc_limit_alone = 13644 
WTRc_limit_alone = 7459 
RTWc_limit_alone = 16851 

Commands details: 
total_CMD = 240639 
n_nop = 202323 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14769 
n_act = 2433 
n_pre = 2417 
n_ref = 0 
n_req = 24437 
total_req = 35513 

Dual Bus Interface Util: 
issued_total_row = 4850 
issued_total_col = 35513 
Row_Bus_Util =  0.020155 
CoL_Bus_Util = 0.147578 
Either_Row_CoL_Bus_Util = 0.159226 
Issued_on_Two_Bus_Simul_Util = 0.008507 
issued_two_Eff = 0.053424 
queue_avg = 4.556651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55665
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202336 n_act=2425 n_pre=2409 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=75259 dram_eff=0.4719
bk0: 1280a 231282i bk1: 1280a 230463i bk2: 1280a 231061i bk3: 1280a 231140i bk4: 1280a 231845i bk5: 1280a 230854i bk6: 1280a 230665i bk7: 1280a 230431i bk8: 1304a 231411i bk9: 1304a 230701i bk10: 1344a 230029i bk11: 1344a 230538i bk12: 1328a 230584i bk13: 1320a 229887i bk14: 1280a 230198i bk15: 1280a 230094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900761
Row_Buffer_Locality_read = 0.942875
Row_Buffer_Locality_write = 0.664139
Bank_Level_Parallism = 2.656238
Bank_Level_Parallism_Col = 2.276758
Bank_Level_Parallism_Ready = 1.354725
write_to_read_ratio_blp_rw_average = 0.467130
GrpLevelPara = 2.050804 

BW Util details:
bwutil = 0.147574 
total_CMD = 240639 
util_bw = 35512 
Wasted_Col = 26766 
Wasted_Row = 6796 
Idle = 171565 

BW Util Bottlenecks: 
RCDc_limit = 8303 
RCDWRc_limit = 6304 
WTRc_limit = 8204 
RTWc_limit = 17175 
CCDLc_limit = 14365 
rwq = 0 
CCDLc_limit_alone = 13168 
WTRc_limit_alone = 7636 
RTWc_limit_alone = 16546 

Commands details: 
total_CMD = 240639 
n_nop = 202336 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2425 
n_pre = 2409 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4834 
issued_total_col = 35512 
Row_Bus_Util =  0.020088 
CoL_Bus_Util = 0.147574 
Either_Row_CoL_Bus_Util = 0.159172 
Issued_on_Two_Bus_Simul_Util = 0.008490 
issued_two_Eff = 0.053338 
queue_avg = 4.320484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32048
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240639 n_nop=202319 n_act=2436 n_pre=2420 n_ref_event=0 n_req=24436 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=14768 bw_util=0.1476
n_activity=75674 dram_eff=0.4693
bk0: 1280a 230523i bk1: 1280a 231191i bk2: 1280a 231046i bk3: 1280a 230864i bk4: 1280a 231127i bk5: 1280a 231615i bk6: 1280a 230952i bk7: 1280a 230355i bk8: 1304a 230861i bk9: 1304a 230184i bk10: 1344a 230085i bk11: 1344a 229562i bk12: 1328a 230519i bk13: 1320a 229373i bk14: 1280a 230325i bk15: 1280a 229810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900311
Row_Buffer_Locality_read = 0.943213
Row_Buffer_Locality_write = 0.659263
Bank_Level_Parallism = 2.677226
Bank_Level_Parallism_Col = 2.287778
Bank_Level_Parallism_Ready = 1.377506
write_to_read_ratio_blp_rw_average = 0.470713
GrpLevelPara = 2.030098 

BW Util details:
bwutil = 0.147574 
total_CMD = 240639 
util_bw = 35512 
Wasted_Col = 27506 
Wasted_Row = 6557 
Idle = 171064 

BW Util Bottlenecks: 
RCDc_limit = 8161 
RCDWRc_limit = 6406 
WTRc_limit = 7984 
RTWc_limit = 17993 
CCDLc_limit = 14846 
rwq = 0 
CCDLc_limit_alone = 13680 
WTRc_limit_alone = 7554 
RTWc_limit_alone = 17257 

Commands details: 
total_CMD = 240639 
n_nop = 202319 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 14768 
n_act = 2436 
n_pre = 2420 
n_ref = 0 
n_req = 24436 
total_req = 35512 

Dual Bus Interface Util: 
issued_total_row = 4856 
issued_total_col = 35512 
Row_Bus_Util =  0.020180 
CoL_Bus_Util = 0.147574 
Either_Row_CoL_Bus_Util = 0.159243 
Issued_on_Two_Bus_Simul_Util = 0.008511 
issued_two_Eff = 0.053445 
queue_avg = 4.450538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52480, Miss = 14416, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 52520, Miss = 14488, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52520, Miss = 14456, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52520, Miss = 13848, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52520, Miss = 14360, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52520, Miss = 14168, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52520, Miss = 14792, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 65
L2_cache_bank[7]: Access = 52520, Miss = 14632, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52520, Miss = 14392, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52520, Miss = 14232, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52520, Miss = 14568, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52520, Miss = 14184, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 52520, Miss = 14504, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[13]: Access = 52520, Miss = 14200, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52520, Miss = 14552, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52520, Miss = 14328, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 52520, Miss = 14840, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 52520, Miss = 14392, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 52520, Miss = 14040, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 52520, Miss = 13864, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 52520, Miss = 14216, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 52520, Miss = 13848, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 52520, Miss = 14584, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 43
L2_cache_bank[23]: Access = 52520, Miss = 13848, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 52520, Miss = 14136, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 52520, Miss = 13640, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 52520, Miss = 14232, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 52520, Miss = 13864, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 52520, Miss = 14360, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 52520, Miss = 14104, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 52520, Miss = 14280, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52520, Miss = 14040, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[32]: Access = 52520, Miss = 14328, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 52520, Miss = 13944, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 52520, Miss = 14264, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 52520, Miss = 14008, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 52520, Miss = 14280, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 52520, Miss = 13976, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 52520, Miss = 14664, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 52520, Miss = 14504, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 52520, Miss = 14440, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 52520, Miss = 14040, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 52520, Miss = 14136, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 52520, Miss = 14168, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 52520, Miss = 14296, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[45]: Access = 52505, Miss = 14261, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 52520, Miss = 14296, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 52544, Miss = 14448, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 52520, Miss = 14376, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 52544, Miss = 14640, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52520, Miss = 13928, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 52544, Miss = 14224, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[52]: Access = 52520, Miss = 13896, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 52544, Miss = 14224, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 52505, Miss = 14309, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 52544, Miss = 14288, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 52520, Miss = 14184, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 52544, Miss = 14176, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 52520, Miss = 14296, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 52544, Miss = 14192, Miss_rate = 0.270, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 52520, Miss = 14568, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 52544, Miss = 14336, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 52520, Miss = 14536, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 52512, Miss = 14096, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3361394
L2_total_cache_misses = 912730
L2_total_cache_miss_rate = 0.2715
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 149
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2448664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14265
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 234487
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 149
L2_cache_data_port_util = 0.122
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=3361394
icnt_total_pkts_simt_to_mem=3361394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3361394
Req_Network_cycles = 320475
Req_Network_injected_packets_per_cycle =      10.4888 
Req_Network_conflicts_per_cycle =       8.7160
Req_Network_conflicts_per_cycle_util =      13.9903
Req_Bank_Level_Parallism =      16.8359
Req_Network_in_buffer_full_per_cycle =       2.9324
Req_Network_in_buffer_avg_util =      47.1797
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1649

Reply_Network_injected_packets_num = 3361394
Reply_Network_cycles = 320475
Reply_Network_injected_packets_per_cycle =       10.4888
Reply_Network_conflicts_per_cycle =        7.3086
Reply_Network_conflicts_per_cycle_util =      11.3980
Reply_Bank_Level_Parallism =      16.3576
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.2516
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1311
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 14 sec (3314 sec)
gpgpu_simulation_rate = 290104 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
gpgpu_silicon_slowdown = 11791666x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe636f1efc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe636f1ef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe636f1ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe636f1ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe636f1ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe636f1ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe636f1f90..

GPGPU-Sim PTX: cudaLaunch for 0x0x40a3f5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitRearrangeiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitRearrangeiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14ad0 (mri-gridding.4.sm_70.ptx:10565) @%p1 bra BB29_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b20 (mri-gridding.4.sm_70.ptx:10578) mov.u32 %r93, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14b48 (mri-gridding.4.sm_70.ptx:10583) @%p2 bra BB29_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b88 (mri-gridding.4.sm_70.ptx:10594) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c98 (mri-gridding.4.sm_70.ptx:10628) @%p3 bra BB29_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce8 (mri-gridding.4.sm_70.ptx:10643) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14cc0 (mri-gridding.4.sm_70.ptx:10635) @%p4 bra BB29_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce8 (mri-gridding.4.sm_70.ptx:10643) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x14ce0 (mri-gridding.4.sm_70.ptx:10640) @%p5 bra BB29_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce8 (mri-gridding.4.sm_70.ptx:10643) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x14d40 (mri-gridding.4.sm_70.ptx:10654) @%p2 bra BB29_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14de8 (mri-gridding.4.sm_70.ptx:10678) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitRearrangeiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitRearrangeiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitRearrangeiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z14splitRearrangeiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z14splitRearrangeiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 661798
gpu_sim_insn = 2769680066
gpu_ipc =    4185.0840
gpu_tot_sim_cycle = 982273
gpu_tot_sim_insn = 3731086776
gpu_tot_ipc =    3798.4214
gpu_tot_issued_cta = 5188
gpu_occupancy = 51.9550% 
gpu_tot_occupancy = 54.4917% 
max_total_param_size = 0
gpu_stall_dramfull = 842724
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1824
partiton_level_parallism_total  =       6.9136
partiton_level_parallism_util =       5.5527
partiton_level_parallism_util_total  =       8.3091
L2_BW  =     187.7266 GB/Sec
L2_BW_total  =     250.4398 GB/Sec
gpu_total_sim_rate=315792
############## bottleneck_stats #############
cycles: core 661798, icnt 661798, l2 661798, dram 496933
gpu_ipc	4185.084
gpu_tot_issued_cta = 5188, average cycles = 128
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669178 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 49152 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.514	80
L1D data util	0.259	80	0.265	78
L1D tag util	0.080	80	0.086	73
L2 data util	0.064	64	0.064	61
L2 tag util	0.090	64	0.160	16
n_l2_access	 3826004
icnt s2m util	0.000	0	0.000	16	flits per packet: -nan
icnt m2s util	0.000	0	0.000	16	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.054	32	0.054	5

latency_l2_hit:	42762213, num_l2_reqs:	26679
L2 hit latency:	1602
latency_dram:	1918960098, num_dram_reqs:	3403011
DRAM latency:	563

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.140	80	1.160	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.233	80	0.237	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.825	80

n_reg_bank	16
reg port	0.234	16	0.612	12
L1D tag util	0.080	80	0.086	73
L1D fill util	0.013	80	0.014	0
n_l1d_mshr	4096
L1D mshr util	0.006	80
n_l1d_missq	16
L1D missq util	0.020	80
L1D hit rate	0.000
L1D miss rate	0.809
L1D rsfail rate	0.191
L2 tag util	0.090	64	0.160	16
L2 fill util	0.016	64	0.016	2
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.037	64	0.038	20
L2 missq util	0.001	64	0.002	15
L2 hit rate	0.007
L2 miss rate	0.889
L2 rsfail rate	0.104

dram activity	0.104	32	0.118	26

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.090

run 0.117, fetch 0.005, sync 0.044, control 0.013, data 0.820, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 85200, Miss = 77008, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 21931
	L1D_cache_core[1]: Access = 85088, Miss = 76640, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 22001
	L1D_cache_core[2]: Access = 83808, Miss = 75616, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 21972
	L1D_cache_core[3]: Access = 83968, Miss = 75776, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 23124
	L1D_cache_core[4]: Access = 83744, Miss = 75552, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 24170
	L1D_cache_core[5]: Access = 85040, Miss = 76592, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 22122
	L1D_cache_core[6]: Access = 85136, Miss = 76688, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 24308
	L1D_cache_core[7]: Access = 85280, Miss = 76832, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 19762
	L1D_cache_core[8]: Access = 85088, Miss = 76640, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 21448
	L1D_cache_core[9]: Access = 85184, Miss = 76736, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20747
	L1D_cache_core[10]: Access = 86608, Miss = 78160, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 18703
	L1D_cache_core[11]: Access = 85152, Miss = 76960, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 21481
	L1D_cache_core[12]: Access = 85056, Miss = 76864, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 21323
	L1D_cache_core[13]: Access = 85056, Miss = 76608, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 21646
	L1D_cache_core[14]: Access = 85328, Miss = 76880, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 21587
	L1D_cache_core[15]: Access = 85216, Miss = 76768, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 19777
	L1D_cache_core[16]: Access = 83808, Miss = 75616, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22257
	L1D_cache_core[17]: Access = 85040, Miss = 76592, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 21240
	L1D_cache_core[18]: Access = 85040, Miss = 76848, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 18840
	L1D_cache_core[19]: Access = 85104, Miss = 76912, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 19847
	L1D_cache_core[20]: Access = 86240, Miss = 77792, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 21801
	L1D_cache_core[21]: Access = 85152, Miss = 76704, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 23148
	L1D_cache_core[22]: Access = 86400, Miss = 77952, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 21354
	L1D_cache_core[23]: Access = 85136, Miss = 76944, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 19737
	L1D_cache_core[24]: Access = 85040, Miss = 76848, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 20097
	L1D_cache_core[25]: Access = 85072, Miss = 76880, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 20604
	L1D_cache_core[26]: Access = 84976, Miss = 76784, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 21307
	L1D_cache_core[27]: Access = 83776, Miss = 75584, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22439
	L1D_cache_core[28]: Access = 86304, Miss = 77856, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19977
	L1D_cache_core[29]: Access = 84928, Miss = 76480, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 22530
	L1D_cache_core[30]: Access = 85008, Miss = 76816, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 22093
	L1D_cache_core[31]: Access = 86288, Miss = 77840, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20724
	L1D_cache_core[32]: Access = 83872, Miss = 75680, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22747
	L1D_cache_core[33]: Access = 85088, Miss = 76640, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 23482
	L1D_cache_core[34]: Access = 86368, Miss = 77920, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22331
	L1D_cache_core[35]: Access = 85008, Miss = 76816, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 18036
	L1D_cache_core[36]: Access = 85152, Miss = 76960, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 22988
	L1D_cache_core[37]: Access = 84682, Miss = 76490, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 21170
	L1D_cache_core[38]: Access = 86384, Miss = 77936, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 21772
	L1D_cache_core[39]: Access = 85072, Miss = 76880, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 18001
	L1D_cache_core[40]: Access = 83856, Miss = 75664, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22829
	L1D_cache_core[41]: Access = 83744, Miss = 75552, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22702
	L1D_cache_core[42]: Access = 85104, Miss = 76912, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 21947
	L1D_cache_core[43]: Access = 84976, Miss = 76784, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 20082
	L1D_cache_core[44]: Access = 83792, Miss = 75600, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 23613
	L1D_cache_core[45]: Access = 83648, Miss = 75456, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20903
	L1D_cache_core[46]: Access = 85152, Miss = 76960, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 20659
	L1D_cache_core[47]: Access = 85056, Miss = 76864, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 17510
	L1D_cache_core[48]: Access = 83792, Miss = 75600, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22392
	L1D_cache_core[49]: Access = 83824, Miss = 75632, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 23101
	L1D_cache_core[50]: Access = 85040, Miss = 76848, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 20669
	L1D_cache_core[51]: Access = 83872, Miss = 75680, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20993
	L1D_cache_core[52]: Access = 85040, Miss = 76848, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 19603
	L1D_cache_core[53]: Access = 83888, Miss = 75696, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 21201
	L1D_cache_core[54]: Access = 86176, Miss = 77728, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 21998
	L1D_cache_core[55]: Access = 85152, Miss = 76704, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 20772
	L1D_cache_core[56]: Access = 83728, Miss = 75536, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 23140
	L1D_cache_core[57]: Access = 85104, Miss = 76656, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 21400
	L1D_cache_core[58]: Access = 86320, Miss = 77872, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 20701
	L1D_cache_core[59]: Access = 86082, Miss = 77720, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 17361
	L1D_cache_core[60]: Access = 83744, Miss = 75552, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 23526
	L1D_cache_core[61]: Access = 83536, Miss = 75344, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 25332
	L1D_cache_core[62]: Access = 85104, Miss = 76912, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 21895
	L1D_cache_core[63]: Access = 86528, Miss = 78080, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 18352
	L1D_cache_core[64]: Access = 85008, Miss = 76560, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 23730
	L1D_cache_core[65]: Access = 85040, Miss = 76592, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 22447
	L1D_cache_core[66]: Access = 83712, Miss = 75520, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22056
	L1D_cache_core[67]: Access = 86352, Miss = 77904, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 19300
	L1D_cache_core[68]: Access = 83760, Miss = 75568, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 23315
	L1D_cache_core[69]: Access = 83824, Miss = 75632, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22521
	L1D_cache_core[70]: Access = 85264, Miss = 76816, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 22329
	L1D_cache_core[71]: Access = 83824, Miss = 75632, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 25099
	L1D_cache_core[72]: Access = 83824, Miss = 75632, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 23661
	L1D_cache_core[73]: Access = 85104, Miss = 76656, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 26161
	L1D_cache_core[74]: Access = 83856, Miss = 75664, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 22391
	L1D_cache_core[75]: Access = 85040, Miss = 76592, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 24803
	L1D_cache_core[76]: Access = 83792, Miss = 75600, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 23634
	L1D_cache_core[77]: Access = 85216, Miss = 76768, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 23483
	L1D_cache_core[78]: Access = 85344, Miss = 77152, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 22303
	L1D_cache_core[79]: Access = 84976, Miss = 76528, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 22467
	L1D_total_cache_accesses = 6791084
	L1D_total_cache_misses = 6127106
	L1D_total_cache_miss_rate = 0.9022
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1737005
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1723934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4757646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5421624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1723934
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13071
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
25721, 23484, 27956, 33716, 38188, 43948, 49708, 55468, 24501, 21121, 24441, 29049, 32369, 36977, 41585, 46193, 21698, 19454, 22958, 27566, 31070, 35678, 40286, 44894, 21698, 19454, 22958, 27566, 31070, 35678, 40286, 44894, 21698, 19454, 22958, 27566, 31070, 35678, 40286, 44894, 4880, 9452, 14060, 18668, 23276, 27884, 32492, 37100, 4880, 9452, 14060, 18668, 23276, 27884, 32492, 37100, 4880, 9452, 14060, 18668, 23276, 27884, 32492, 37100, 
gpgpu_n_tot_thrd_icount = 4530572544
gpgpu_n_tot_w_icount = 141580392
gpgpu_n_stall_shd_mem = 54605313
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369460
gpgpu_n_mem_write_global = 5421624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 10665152
gpgpu_n_shmem_insn = 456226378
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8064001
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78817691	W0_Idle:12178484	W0_Scoreboard:73276609	W1:1286624	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752073	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1268466	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:115923325
single_issue_nums: WS0:28899754	WS1:31905408	WS2:37399327	WS3:43375903	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10955680 {8:1369460,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 216864960 {40:5421624,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54778400 {40:1369460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43372992 {8:5421624,}
maxmflatency = 15406 
max_icnt2mem_latency = 13568 
maxmrqlatency = 1006 
max_icnt2sh_latency = 827 
averagemflatency = 636 
avg_icnt2mem_latency = 337 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 15 
mrq_lat_table:237019 	143846 	203005 	138877 	110091 	262347 	218244 	146001 	39475 	1559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3216170 	1827349 	1227120 	258167 	54256 	131298 	76724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2601118 	1219920 	844054 	712319 	698782 	423736 	59648 	62592 	127134 	41781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4905356 	666418 	405038 	276236 	174789 	137108 	132861 	84903 	8375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	989 	450 	191 	23 	11 	41 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    105419    104922    105088    105034    106802    107478    105541     77559    110047    107741    109024    111625    114978    116570    109732    120705 
dram[1]:     94111     93571    103137     96424    102446     96105    106400    105308    106313    104087    108242    108274    102588    112014    114167     78678 
dram[2]:     94111     93571    102115     96403    103434     95955    105132     62173    105455    104873    107548    107705    107805    112966    116876    101846 
dram[3]:    104484    105072    106774    104877    106361    107893    109321     61374    110818    108189     95624    110642    116683    116711    107983    105021 
dram[4]:    107407    104794    107568    104443    107789    107046    110694     62669    111900    107139     94726    109350    115651    115553    113158    109160 
dram[5]:    103954    107632    104705    106618    105504    107990    108383     64475    108307    109570     79372    112833    108707    118115    104206    111618 
dram[6]:    105889    105060    107443    104452    108161    105194    111797     77658    110805    107612    110683    110165    113387    115641    111896    109223 
dram[7]:    105564    105186    106147    104240    105736    105427     63690     77404    109892    107354    110146    109923    114320    115021    116797    104041 
dram[8]:    105997    105205    106798    104488    107522    107227     63685     92304    110210    107560    110429    109810    114966    115381    121128    108979 
dram[9]:    103591    105948    105121    106488    105542    109241     60513     94711    107344    110454    108081    112232    114275    108281    107760    111649 
dram[10]:    105177    104866    107760    105465    107700    107693     63077    105429    110295    108692    110246    110021    117558    109284    109941    110679 
dram[11]:    104119    106014    105718    107864    104456    109371    108544    108101    109370    110254    108823    111583    114896    117834    105546    106269 
dram[12]:    101719     93684    103812     91067    102300    101571    105841    103277    108137    105112    108592    107282    113221    112843    105527    110577 
dram[13]:    102411     93894    104450     91066    103107    101581    106974    103081    108728    104888    110357    107220    113890    107034    110995    102622 
dram[14]:    105324    104788    106609    106206    107392    106253    109343    107179    109272    107844    111303    111849    115548    112634    117957    107535 
dram[15]:    105209    105067    105357    106488    106451    107604    108219    107300    108198    108828    110209    112675    114204    115701    119824    112891 
dram[16]:    104998    105139    105533    106651    106724    106626    108529    105944    109199    108159    110762    111445    114608    116678    105454    116755 
dram[17]:     92016    101743    102739    100648    104129    101552    102799    104575    103006    104102    109273    106620    111080    108667     95453    104835 
dram[18]:     92016    102135    102455    100906    103844    101993    102627    101592    102718    104289    109788    106966    102029    109160    101536    105145 
dram[19]:    104982    104680    107654    104707    108877    104617    108941    107521    108640    107430    112839    110654    112728    113304    123103    110691 
dram[20]:    105427    106435    105798    107708    106819    106437    108746    106502    107549    108988    111055    111697    114537    113954    111275    106112 
dram[21]:    104468    106454    104885    105812    106264    106567    106898    106500    106229    109103    110233    111991    113897    114807    108131    110777 
dram[22]:    104956    104796    105180    105235    106288    106848    107334    108603    106337    108261    110353    114938    113613    115307    105437    116768 
dram[23]:    104305    104837    104446    105283    105903    105935    104599    108691    105658    108270    110013    113160    113070    113902    108583    120743 
dram[24]:    104798    104605    107616    103967    108611    106441    107664    107875    108882    107132    113593    111406    116065    112365    117575    104612 
dram[25]:    105123    105184    107817    105417    106871    105475    110375    108905    106569    108079    113059    113007    115224    113690    109630    109133 
dram[26]:    105151    104223    106821    104560    107643    104500    110546    107817    106712    107746    112645    111133    115103    104751    108978    114669 
dram[27]:    104174    104592    105261    106182    106012    106212    105293    108438    106255    108787    110683    114142    113870    109618    107555    120363 
dram[28]:    100959     97267     93195     91805    104138     97605    104037     95867    101879    104091    108602    106932    106766    112165    100936    107996 
dram[29]:    100651     97481     93195     91805    103904     97878     99655     96032    101912    104584    109465    107371    107425    115139    103942    105418 
dram[30]:    105251    107669    104213    107618    106970    107413     92814    109657    105328    109853    110691    111460    112668    119164    109216    107642 
dram[31]:    104975    107270    104577    106689    107263    107677     93210    108759    105963    109100    111025    111337    115915    118016    116680    108472 
average row accesses per activate:
dram[0]: 12.914798 12.743362 13.333333 11.755102 13.395349 13.211009 13.090909 13.090909 12.000000 12.925110 13.745455 12.652719 12.080321 11.889328 11.607843 12.384937 
dram[1]: 13.521127 13.211009 13.584906 13.333333 13.211009 13.980582 13.457944 14.257425 12.812227 12.646552 12.047809 11.905512 13.135371 12.227642 11.753968 12.333333 
dram[2]: 13.150685 12.972973 12.972973 12.050209 12.521739 13.521127 12.360515 13.333333 12.379746 12.123967 12.193548 12.096000 12.080321 11.182157 10.609319 11.127820 
dram[3]: 11.659919 12.255320 11.520000 11.900826 12.050209 13.211009 12.631579 11.659919 11.878543 11.284616 12.000000 11.812500 11.984064 11.058824 10.533808 10.616488 
dram[4]: 12.467532 11.950208 12.743362 13.150685 13.980582 13.271890 11.950208 11.659919 13.839622 11.596838 12.759494 11.325843 11.223881 11.308270 12.813853 10.102389 
dram[5]: 13.333333 12.413794 13.211009 13.211009 13.395349 13.521127 12.307693 12.100841 12.812227 11.783133 12.705882 12.000000 11.750000 11.842520 11.480620 10.882353 
dram[6]: 12.100841 12.521739 12.972973 12.800000 13.846154 13.649289 13.150685 13.714286 13.971429 12.074074 12.193548 12.444445 11.704280 12.585774 11.517509 10.609319 
dram[7]: 12.151898 12.631579 12.631579 13.090909 14.187192 13.846154 12.203390 13.584906 12.592275 11.926829 12.342857 11.720930 11.018315 12.378601 11.254753 10.496454 
dram[8]: 11.659919 13.090909 12.413794 12.914798 13.649289 13.649289 12.000000 12.857142 13.216216 12.225000 11.905512 12.000000 10.750000 11.524904 11.340996 11.472868 
dram[9]: 11.566265 13.271890 11.707317 12.576419 12.100841 13.521127 11.206225 13.211009 11.416343 11.975511 11.675675 12.923077 10.938182 12.032000 10.242214 11.983806 
dram[10]: 11.566265 12.151898 11.338583 11.034483 12.255320 12.521739 11.383399 12.857142 11.030075 10.747252 10.838710 11.630769 10.820144 10.859206  9.966330 10.540925 
dram[11]: 11.520000 12.100841 11.294118 11.428572 13.271890 12.631579 12.100841 12.100841 11.878543 10.826569 11.200000 11.586206 10.408304 10.554386 10.647482 10.068027 
dram[12]: 12.743362 13.211009 13.333333 12.800000 13.150685 12.521739 12.521739 12.360515 12.812227 11.642858 12.923077 12.292683 11.613899 10.859206 11.570312 11.212121 
dram[13]: 12.467532 12.576419 13.846154 12.857142 12.972973 12.743362 12.521739 12.467532 12.538462 12.379746 13.147826 11.720930 11.984064 11.704280 11.384615 11.472868 
dram[14]: 12.413794 12.413794 14.117647 13.271890 13.521127 13.521127 12.521739 12.467532 12.701299 11.926829 12.600000 12.242915 11.889328 11.704280 10.349650 11.093633 
dram[15]: 12.576419 12.307693 13.521127 13.584906 14.328359 13.457944 12.800000 12.800000 12.701299 12.432203 14.130841 12.652719 12.080321 11.750000 10.763637 11.746032 
dram[16]: 12.521739 12.467532 12.743362 12.687224 13.457944 13.649289 13.584906 12.521739 12.812227 13.276018 13.205240 12.495868 11.750000 11.231343 10.802919 10.882353 
dram[17]: 13.150685 12.255320 12.100841 12.050209 13.031674 12.521739 13.395349 12.521739 12.812227 13.040000 13.621622 11.200000 11.750000 11.350944 11.887550 10.533808 
dram[18]: 12.631579 12.413794 11.803279 11.428572 13.211009 12.521739 11.851851 12.255320 12.225000 11.689243 12.495868 11.241635 11.393939 11.223881 10.429578 10.242214 
dram[19]: 12.467532 11.707317 10.746268 11.803279 12.576419 12.687224 11.950208 11.803279 11.460938 11.551181 11.158671 11.630769 10.742857 11.524904 10.242214 11.517509 
dram[20]: 12.100841 11.851851 11.612904 12.000000 13.714286 13.150685 11.707317 12.255320 12.123967 12.276151 11.720930 11.630769 11.393939 11.099631 11.699605 11.011152 
dram[21]: 12.972973 11.383399 12.687224 12.413794 13.584906 12.521739 11.851851 12.360515 12.538462 11.975511 12.000000 11.454545 12.638656 11.569231 11.086143 11.384615 
dram[22]: 12.360515 12.743362 12.413794 13.395349 13.211009 13.779904 12.255320 12.914798 11.783133 14.173913 12.868085 12.242915 12.080321 12.303279 10.466431 11.212121 
dram[23]: 12.467532 12.521739 12.413794 12.743362 13.090909 13.031674 12.151898 12.800000 11.830646 13.397261 12.047809 11.630769 11.265918 11.904762 11.340996 10.724638 
dram[24]: 12.743362 12.050209 12.307693 12.151898 12.914798 13.150685 12.413794 12.914798 12.225000 12.812227 12.292683 12.495868 12.080321 11.363636 11.297709 11.044776 
dram[25]: 11.294118 13.521127 12.000000 12.972973 13.271890 13.846154 13.031674 12.255320 11.878543 12.174273 12.652719 12.652719 10.978102 11.320755 11.215909 11.935484 
dram[26]: 10.909091 11.900826 11.206225 12.307693 12.413794 12.307693 11.659919 11.162790 10.441281 11.689243 11.325843 12.096000 10.898551 10.638298  9.610390 10.533808 
dram[27]: 11.803279 12.203390 11.338583 11.900826 12.687224 11.612904 11.659919 11.755102 11.551181 11.926829 11.607693 11.766537 10.978102 10.869565  9.673203 10.966666 
dram[28]: 12.467532 13.211009 12.151898 13.271890 13.211009 13.457944 12.521739 12.631579 11.736000 12.592275 12.759494 12.495868 11.140740 10.638298 11.653543 11.003717 
dram[29]: 13.090909 13.271890 12.521739 12.576419 12.914798 13.714286 12.743362 11.851851 12.327731 13.216216 12.652719 13.321586 11.796079 10.869565 11.657480 11.746032 
dram[30]: 13.457944 12.631579 12.800000 12.687224 14.545455 13.271890 13.211009 12.914798 12.925110 12.276151 13.440000 12.759494 13.021645 11.718750 11.472868 11.297709 
dram[31]: 12.857142 12.687224 12.413794 12.857142 13.980582 13.779904 13.090909 12.467532 12.646552 11.736000 12.923077 12.923077 11.488549 11.583012 11.384615 10.985130 
average row locality = 1500464/123542 = 12.145375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2673      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2625      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2625 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2625      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2673      2664      2624      2620 
total dram reads = 1333156
bank skew: 2688/2560 = 1.05
chip skew: 41665/41648 = 1.00
number of total write accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1344      1344      1344      1344 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1345      1344 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1345 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1345      1344 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1345      1344      1344      1344 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1345 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1345      1344 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1345 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1345      1344      1344 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1345      1344 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1345 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1341      1345      1344 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1344      1344      1344      1344 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1344      1344      1344      1344 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1345      1344      1344      1340 
total dram writes = 669178
bank skew: 1345/1280 = 1.05
chip skew: 20913/20904 = 1.00
average mf latency per bank:
dram[0]:       5779      1969      1707      6317      1694      1806      1696      1872      1723      1798      1669      1788      1857      1930      1942      2362
dram[1]:       6160      1894      1675      6495      1644      1705      1686      1728      1680      1717      1739      1797      1780      1869      1911      2089
dram[2]:       6377      1805      1683      6200      1678      1672      1703      1733      1682      1735      1761      1805      1803      1863      1975      2037
dram[3]:       6085      1944      1692      6737      1706      1796      1730      1909      1721      1863      1772      1894      1809      2079      2033      2156
dram[4]:       6555      2083      1778      6531      1833      1895      1822      1924      1827      1928      1827      1949      1864      2150      2125      2278
dram[5]:       6434      1919      1874      7068      1896      1807      1890      1847      1897      1800      1920      1781      1952      1984      2231      2101
dram[6]:       6454      1962      1663      6789      1737      1826      1720      1914      1703      1849      1713      1801      1769      2109      1987      2225
dram[7]:       6487      1926      1731      6911      1778      1784      1750      1897      1766      1834      1772      1788      1838      2092      2066      2117
dram[8]:       6678      1818      1827      6469      1871      1709      1824      1767      1836      1743      1830      1690      1963      1936      2223      1938
dram[9]:       6666      1896      2014      7514      1986      1722      1976      1795      1972      1744      1930      1686      2051      1871      2492      2058
dram[10]:       6996      2027      1796      7874      1789      1863      1783      1958      1764      1851      1729      1791      1853      1947      2159      2214
dram[11]:       6681      1947      1746      2717      1778      1805      1742      1861      1731      1830      1767      1819      1870      1927      2117      2126
dram[12]:       6940      1892      1736      1744      1728      1697      1785      1782      1627      1710      1673      1769      1874      1882      1967      2069
dram[13]:       6837      1906      1739      1767      1662      1707      1740      1801      1653      1703      1692      1774      1872      1898      2014      2076
dram[14]:       7128      1939      1828      1832      1767      1736      1843      1816      1729      1726      1778      1793      1903      1833      2111      2050
dram[15]:       6765      1994      1843      1897      1778      1765      1839      1846      1701      1777      1759      1866      1877      1898      2109      2146
dram[16]:       2687      1993      1799      1869      1756      1768      1824      1838      1688      1782      1704      1849      1825      1878      1970      2153
dram[17]:       1748      1968      1702      1780      1681      1829      1742      1769      1703      1755      1794      1896      1819      1850      1851      2175
dram[18]:       1749      1900      1692      1741      1681      1759      1724      1693      1721      1706      1791      1858      1727      1801      1854      2087
dram[19]:       1863      1928      1773      1777      1738      1778      1802      1837      1810      1837      1790      1850      1824      1946      2048      2184
dram[20]:       1922      2014      1766      1843      1768      1856      1788      1880      1842      1855      1817      1866      1866      2012      2085      2175
dram[21]:       1914      2084      1778      1937      1787      1947      1786      1956      1795      1911      1769      1896      1797      2059      2085      2236
dram[22]:       1870      1864      1774      1753      1783      1799      1861      1816      1803      1774      1755      1766      1791      1916      2024      2051
dram[23]:       1928      1990      1804      1863      1778      1894      1831      1919      1821      1844      1784      1863      1824      2126      2062      2246
dram[24]:       1821      1993      1727      1836      1723      1833      1781      1855      1789      1826      1720      1830      1761      2111      1976      2174
dram[25]:       2036      1950      1936      1821      1847      1774      1923      1847      1851      1771      1774      1775      1862      1984      2275      2034
dram[26]:       2056      1960      2011      1831      1926      1782      1983      1881      1885      1852      1816      1836      1877      1975      2391      2079
dram[27]:       1967      1931      5956      1822      1840      1811      1857      1854      1796      1778      1785      1764      1797      1872      2258      2003
dram[28]:       1861      1836      6465      1777      1723      1774      1732      1805      1738      1755      1762      1691      1919      1958      2183      2005
dram[29]:       1918      1814      6504      1772      1745      1727      1751      1735      1764      1666      1783      1622      1942      1910      2217      1993
dram[30]:       2047      1854      6293      1761      1831      1724      1872      1728      1825      1681      1867      1681      1986      1852      2421      2017
dram[31]:       1948      1872      6564      1793      1759      1768      1801      1780      1734      1734      1745      1734      1873      1902      2250      2009
maximum mf latency per bank:
dram[0]:      10080     11096     12120     11557     10941     11331     11167     10302     12506     11827     13011     10600     12980     11568     11337     11493
dram[1]:       8829     12550      9962     12290     10281     12436     10301     10304     10316     11708     10322     12138      9483     10602     10263     10790
dram[2]:       9892     11567     10475     10290     10454     10817     10160     10204     10140     10604     10897     10813     10239      9695     10381     10437
dram[3]:       9663     13511     10488     11728     10250     12473     10276     11605     10279     13152     10584     11990      9833     12104      9627     12952
dram[4]:      11248     12729     10353     12934     10389     13981     10331     12342     10429     14801     11218     12158     11640     14052     11415     13870
dram[5]:      14391     10664     13263     10275     12779     10755     13646     10353     12799     10727     14802      9988     14878     10666     14547     10845
dram[6]:       8718     12264     10281     10703     10296     11816     10316     11049     10301     12234     10208     11396     10356     12260     10381     12613
dram[7]:       9470     12826      9932     10821     10121     11493     10308     11245     10212     12229     10245     11516     10585     12096     11200     11908
dram[8]:      11432     10470     11095      9354     10941      9606     11842     10570     10678     11341     11497     10476     11951     12160     12223     11085
dram[9]:      13685      9993     15406     10234     13231     10289     14968     10403     13208     10258     14374     10119     13164     10172     13600     10578
dram[10]:       9496     12394     10991     10874     10166     11717     10328     11870     10185     11808     10199     12548     10205     11551     10566     12971
dram[11]:       9135      9685     11586     10273     10257     10291     11096     10355     10285     10913     11513     10548     11609      9642     11523     10565
dram[12]:       9077      9511     11909     10279     10296     10300     10331     10378     10311     11229     10314     10316     10529     12113      9690     10489
dram[13]:       8751     10345     10437     10213     10273     10276     10290     11051     10310     10943     10721     11538      9935     12137      9839     12077
dram[14]:      10084     10997     10918     11170     10971     11935     10465     11876     10548     10757     11311     11648     11185      9415     10450     11191
dram[15]:       9287     10416     11842     11166     12313     11767     12076     11674     10944     10349     12393     11806     12483      9958     12765     10775
dram[16]:       9231     10963     11395     12404     10501     11999     10413     12054     10307     11330     10827     12657     10113     10533      9704     12302
dram[17]:       9197     11562     11105     11298     10281     14688     10301     12549     11611     12230     11828     11579     10937     11624      9859     12296
dram[18]:       9459     10827     11441     10380     11258     13051     10160     12273     11695     12388     11923     12570      9610     11294     11682     11742
dram[19]:      11062     14497     11206     13142     12514     14654     10522     14645     12018     13126     11473     13794     13413     12173     11769     14381
dram[20]:      11106     14317     10661     11949     11948     13181     10312     12148     12509     13110     12656     13747     14621     12144     14182     12074
dram[21]:      12201     14786     14460     12662     14585     13254     11039     12783     12552     13279     13609     13803     15247     12495     13914     12634
dram[22]:      10968     10144     13832     10369     13884     10764     11465     11388     11878     10969     13176     11668     15209     11537     12550     10667
dram[23]:      10805     11902     13560     12845     13764     12420     11295     12584     11931     11939     12964     13048     14126     11698     13378     12410
dram[24]:      11127     12822     11143     14978     11098     11288     11295     12317     11541     12066     11601     14965     12298     13563     11819     14259
dram[25]:      11622     11075     13175     11971     12721     10289     12197     10649     13629     11909     13431     11878     11211     11832     13303     12195
dram[26]:      11407     12534     12820     13192     12501     11317     12222     13450     13465     13412     13418     14466     11114     13775     13406     13819
dram[27]:       9811     11048     12510     11626     13215     10291     10274     12106     12203     11767     11934     12526     12021     10702     11866     11893
dram[28]:      10731     10174     10567     10912     10901     10303     10326     10372     10562     10545     10311     10314      9761      9627     10480      9341
dram[29]:      11375     10090     11376     11298     10274     10276     10929     10296     11533     10675     10381     10312     11131     10575     11644     10211
dram[30]:      13165     10288     11152      9726     12054     10280     10403     10297     13934     11135     11517     10311     13018      9963     13085     10188
dram[31]:      10808     11365     11835     10841     10959     10511     10290     10294     11871     11829     10308     11388     11504     11016     11451      9424
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=671027 n_act=3708 n_pre=3692 n_ref_event=0 n_req=46874 n_rd=41648 n_rd_L2_A=0 n_write=0 n_wr_bk=20904 bw_util=0.08481
n_activity=144826 dram_eff=0.4319
bk0: 2560a 720586i bk1: 2560a 719344i bk2: 2560a 722010i bk3: 2560a 719597i bk4: 2560a 720953i bk5: 2560a 720760i bk6: 2560a 721048i bk7: 2560a 721315i bk8: 2592a 720324i bk9: 2608a 721095i bk10: 2688a 720118i bk11: 2688a 720348i bk12: 2672a 720395i bk13: 2672a 718670i bk14: 2624a 719624i bk15: 2624a 718592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920894
Row_Buffer_Locality_read = 0.952795
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 2.696984
Bank_Level_Parallism_Col = 2.347882
Bank_Level_Parallism_Ready = 1.415862
write_to_read_ratio_blp_rw_average = 0.363075
GrpLevelPara = 1.905174 

BW Util details:
bwutil = 0.084808 
total_CMD = 737572 
util_bw = 62552 
Wasted_Col = 47444 
Wasted_Row = 9859 
Idle = 617717 

BW Util Bottlenecks: 
RCDc_limit = 13097 
RCDWRc_limit = 8053 
WTRc_limit = 13556 
RTWc_limit = 29068 
CCDLc_limit = 31998 
rwq = 0 
CCDLc_limit_alone = 28822 
WTRc_limit_alone = 12213 
RTWc_limit_alone = 27235 

Commands details: 
total_CMD = 737572 
n_nop = 671027 
Read = 41648 
Write = 0 
L2_Alloc = 0 
L2_WB = 20904 
n_act = 3708 
n_pre = 3692 
n_ref = 0 
n_req = 46874 
total_req = 62552 

Dual Bus Interface Util: 
issued_total_row = 7400 
issued_total_col = 62552 
Row_Bus_Util =  0.010033 
CoL_Bus_Util = 0.084808 
Either_Row_CoL_Bus_Util = 0.090222 
Issued_on_Two_Bus_Simul_Util = 0.004619 
issued_two_Eff = 0.051198 
queue_avg = 2.298256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29826
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670927 n_act=3632 n_pre=3616 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=146146 dram_eff=0.4282
bk0: 2560a 720750i bk1: 2560a 721774i bk2: 2560a 720933i bk3: 2560a 721173i bk4: 2560a 721154i bk5: 2560a 722173i bk6: 2560a 720517i bk7: 2560a 720774i bk8: 2608a 721001i bk9: 2608a 720632i bk10: 2688a 718988i bk11: 2688a 718491i bk12: 2672a 720208i bk13: 2672a 719309i bk14: 2625a 719248i bk15: 2624a 719588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922549
Row_Buffer_Locality_read = 0.954614
Row_Buffer_Locality_write = 0.667049
Bank_Level_Parallism = 2.666841
Bank_Level_Parallism_Col = 2.350414
Bank_Level_Parallism_Ready = 1.419860
write_to_read_ratio_blp_rw_average = 0.362596
GrpLevelPara = 1.899845 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 47240 
Wasted_Row = 10674 
Idle = 617080 

BW Util Bottlenecks: 
RCDc_limit = 12888 
RCDWRc_limit = 8306 
WTRc_limit = 13063 
RTWc_limit = 29228 
CCDLc_limit = 31396 
rwq = 0 
CCDLc_limit_alone = 28221 
WTRc_limit_alone = 11818 
RTWc_limit_alone = 27298 

Commands details: 
total_CMD = 737572 
n_nop = 670927 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3632 
n_pre = 3616 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7248 
issued_total_col = 62578 
Row_Bus_Util =  0.009827 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.090357 
Issued_on_Two_Bus_Simul_Util = 0.004313 
issued_two_Eff = 0.047731 
queue_avg = 2.204044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20404
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670732 n_act=3834 n_pre=3818 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=145682 dram_eff=0.4295
bk0: 2560a 719812i bk1: 2560a 719720i bk2: 2560a 720786i bk3: 2560a 720214i bk4: 2560a 721025i bk5: 2560a 721058i bk6: 2560a 721093i bk7: 2560a 721317i bk8: 2608a 720226i bk9: 2608a 720311i bk10: 2688a 719207i bk11: 2688a 719894i bk12: 2672a 719343i bk13: 2672a 718955i bk14: 2624a 718605i bk15: 2624a 718162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918238
Row_Buffer_Locality_read = 0.950941
Row_Buffer_Locality_write = 0.657613
Bank_Level_Parallism = 2.709168
Bank_Level_Parallism_Col = 2.387285
Bank_Level_Parallism_Ready = 1.451611
write_to_read_ratio_blp_rw_average = 0.361757
GrpLevelPara = 1.923314 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 47437 
Wasted_Row = 11174 
Idle = 616385 

BW Util Bottlenecks: 
RCDc_limit = 14251 
RCDWRc_limit = 8280 
WTRc_limit = 12967 
RTWc_limit = 28731 
CCDLc_limit = 30265 
rwq = 0 
CCDLc_limit_alone = 27399 
WTRc_limit_alone = 11711 
RTWc_limit_alone = 27121 

Commands details: 
total_CMD = 737572 
n_nop = 670732 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3834 
n_pre = 3818 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7652 
issued_total_col = 62576 
Row_Bus_Util =  0.010375 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.090622 
Issued_on_Two_Bus_Simul_Util = 0.004593 
issued_two_Eff = 0.050688 
queue_avg = 2.202925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20293
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670527 n_act=4004 n_pre=3988 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=147840 dram_eff=0.4233
bk0: 2560a 719864i bk1: 2560a 720147i bk2: 2560a 720499i bk3: 2560a 720550i bk4: 2560a 722049i bk5: 2560a 721293i bk6: 2560a 722185i bk7: 2560a 720429i bk8: 2608a 721060i bk9: 2608a 719398i bk10: 2688a 719189i bk11: 2688a 718508i bk12: 2672a 719471i bk13: 2672a 718511i bk14: 2624a 718740i bk15: 2625a 717058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914616
Row_Buffer_Locality_read = 0.946070
Row_Buffer_Locality_write = 0.663989
Bank_Level_Parallism = 2.665773
Bank_Level_Parallism_Col = 2.347996
Bank_Level_Parallism_Ready = 1.413292
write_to_read_ratio_blp_rw_average = 0.347935
GrpLevelPara = 1.924625 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 48471 
Wasted_Row = 12403 
Idle = 614120 

BW Util Bottlenecks: 
RCDc_limit = 15825 
RCDWRc_limit = 8029 
WTRc_limit = 14124 
RTWc_limit = 27350 
CCDLc_limit = 30440 
rwq = 0 
CCDLc_limit_alone = 27656 
WTRc_limit_alone = 12780 
RTWc_limit_alone = 25910 

Commands details: 
total_CMD = 737572 
n_nop = 670527 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 4004 
n_pre = 3988 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7992 
issued_total_col = 62578 
Row_Bus_Util =  0.010836 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.090900 
Issued_on_Two_Bus_Simul_Util = 0.004779 
issued_two_Eff = 0.052577 
queue_avg = 2.380962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38096
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670764 n_act=3855 n_pre=3839 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=143269 dram_eff=0.4368
bk0: 2560a 721233i bk1: 2560a 719508i bk2: 2560a 720976i bk3: 2560a 720718i bk4: 2560a 721977i bk5: 2560a 720819i bk6: 2560a 720659i bk7: 2560a 720785i bk8: 2608a 721619i bk9: 2608a 720340i bk10: 2688a 720118i bk11: 2688a 718596i bk12: 2672a 720041i bk13: 2672a 718707i bk14: 2624a 720203i bk15: 2624a 716975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917790
Row_Buffer_Locality_read = 0.948853
Row_Buffer_Locality_write = 0.670237
Bank_Level_Parallism = 2.693108
Bank_Level_Parallism_Col = 2.348214
Bank_Level_Parallism_Ready = 1.373801
write_to_read_ratio_blp_rw_average = 0.359226
GrpLevelPara = 1.920224 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 47189 
Wasted_Row = 10828 
Idle = 616979 

BW Util Bottlenecks: 
RCDc_limit = 14275 
RCDWRc_limit = 8258 
WTRc_limit = 13441 
RTWc_limit = 28977 
CCDLc_limit = 30334 
rwq = 0 
CCDLc_limit_alone = 27655 
WTRc_limit_alone = 12180 
RTWc_limit_alone = 27559 

Commands details: 
total_CMD = 737572 
n_nop = 670764 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3855 
n_pre = 3839 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7694 
issued_total_col = 62576 
Row_Bus_Util =  0.010432 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.090578 
Issued_on_Two_Bus_Simul_Util = 0.004694 
issued_two_Eff = 0.051820 
queue_avg = 2.526118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52612
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670676 n_act=3792 n_pre=3776 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=147812 dram_eff=0.4234
bk0: 2560a 720241i bk1: 2560a 719699i bk2: 2560a 720824i bk3: 2560a 720753i bk4: 2560a 722039i bk5: 2560a 721206i bk6: 2560a 720296i bk7: 2560a 719673i bk8: 2608a 721405i bk9: 2608a 720260i bk10: 2688a 719582i bk11: 2688a 719878i bk12: 2672a 720106i bk13: 2672a 719914i bk14: 2625a 717900i bk15: 2624a 718068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919137
Row_Buffer_Locality_read = 0.949382
Row_Buffer_Locality_write = 0.678141
Bank_Level_Parallism = 2.644224
Bank_Level_Parallism_Col = 2.322718
Bank_Level_Parallism_Ready = 1.385135
write_to_read_ratio_blp_rw_average = 0.359898
GrpLevelPara = 1.889662 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 49435 
Wasted_Row = 11351 
Idle = 614208 

BW Util Bottlenecks: 
RCDc_limit = 14741 
RCDWRc_limit = 8265 
WTRc_limit = 13652 
RTWc_limit = 29879 
CCDLc_limit = 32453 
rwq = 0 
CCDLc_limit_alone = 29177 
WTRc_limit_alone = 12167 
RTWc_limit_alone = 28088 

Commands details: 
total_CMD = 737572 
n_nop = 670676 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3792 
n_pre = 3776 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7568 
issued_total_col = 62578 
Row_Bus_Util =  0.010261 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.090698 
Issued_on_Two_Bus_Simul_Util = 0.004406 
issued_two_Eff = 0.048583 
queue_avg = 2.538238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53824
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670901 n_act=3739 n_pre=3723 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=143897 dram_eff=0.4349
bk0: 2560a 720294i bk1: 2560a 720271i bk2: 2560a 721580i bk3: 2560a 721125i bk4: 2560a 722405i bk5: 2560a 721149i bk6: 2560a 722023i bk7: 2560a 720770i bk8: 2608a 721749i bk9: 2608a 720343i bk10: 2688a 720354i bk11: 2688a 719917i bk12: 2672a 720479i bk13: 2672a 720333i bk14: 2624a 719587i bk15: 2624a 718447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920264
Row_Buffer_Locality_read = 0.951589
Row_Buffer_Locality_write = 0.670620
Bank_Level_Parallism = 2.632143
Bank_Level_Parallism_Col = 2.293362
Bank_Level_Parallism_Ready = 1.364517
write_to_read_ratio_blp_rw_average = 0.363329
GrpLevelPara = 1.896738 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 47247 
Wasted_Row = 10694 
Idle = 617055 

BW Util Bottlenecks: 
RCDc_limit = 13722 
RCDWRc_limit = 8115 
WTRc_limit = 12635 
RTWc_limit = 28079 
CCDLc_limit = 31316 
rwq = 0 
CCDLc_limit_alone = 28199 
WTRc_limit_alone = 11207 
RTWc_limit_alone = 26390 

Commands details: 
total_CMD = 737572 
n_nop = 670901 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3739 
n_pre = 3723 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7462 
issued_total_col = 62576 
Row_Bus_Util =  0.010117 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.090393 
Issued_on_Two_Bus_Simul_Util = 0.004565 
issued_two_Eff = 0.050502 
queue_avg = 2.460271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46027
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670766 n_act=3815 n_pre=3799 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=147633 dram_eff=0.4239
bk0: 2560a 720227i bk1: 2560a 720978i bk2: 2560a 721363i bk3: 2560a 721312i bk4: 2560a 722006i bk5: 2560a 721042i bk6: 2560a 720732i bk7: 2560a 720673i bk8: 2608a 720881i bk9: 2608a 720862i bk10: 2688a 720703i bk11: 2688a 719098i bk12: 2672a 720062i bk13: 2672a 719979i bk14: 2624a 719129i bk15: 2624a 718568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918643
Row_Buffer_Locality_read = 0.950557
Row_Buffer_Locality_write = 0.664308
Bank_Level_Parallism = 2.613784
Bank_Level_Parallism_Col = 2.280880
Bank_Level_Parallism_Ready = 1.370957
write_to_read_ratio_blp_rw_average = 0.358971
GrpLevelPara = 1.879035 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 48702 
Wasted_Row = 11314 
Idle = 614980 

BW Util Bottlenecks: 
RCDc_limit = 14290 
RCDWRc_limit = 8460 
WTRc_limit = 13568 
RTWc_limit = 28367 
CCDLc_limit = 32624 
rwq = 0 
CCDLc_limit_alone = 29285 
WTRc_limit_alone = 12124 
RTWc_limit_alone = 26472 

Commands details: 
total_CMD = 737572 
n_nop = 670766 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3815 
n_pre = 3799 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7614 
issued_total_col = 62576 
Row_Bus_Util =  0.010323 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.090576 
Issued_on_Two_Bus_Simul_Util = 0.004588 
issued_two_Eff = 0.050654 
queue_avg = 2.523130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52313
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670730 n_act=3836 n_pre=3820 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=146471 dram_eff=0.4272
bk0: 2560a 720109i bk1: 2560a 720958i bk2: 2560a 720619i bk3: 2560a 720771i bk4: 2560a 721577i bk5: 2560a 721770i bk6: 2560a 720494i bk7: 2560a 720663i bk8: 2608a 721946i bk9: 2608a 720590i bk10: 2688a 719719i bk11: 2688a 720703i bk12: 2673a 720239i bk13: 2672a 720001i bk14: 2624a 719841i bk15: 2624a 718977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918198
Row_Buffer_Locality_read = 0.949622
Row_Buffer_Locality_write = 0.667814
Bank_Level_Parallism = 2.632778
Bank_Level_Parallism_Col = 2.291000
Bank_Level_Parallism_Ready = 1.395698
write_to_read_ratio_blp_rw_average = 0.362515
GrpLevelPara = 1.888978 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 47406 
Wasted_Row = 11207 
Idle = 616381 

BW Util Bottlenecks: 
RCDc_limit = 14441 
RCDWRc_limit = 8339 
WTRc_limit = 12686 
RTWc_limit = 27600 
CCDLc_limit = 30495 
rwq = 0 
CCDLc_limit_alone = 27306 
WTRc_limit_alone = 11294 
RTWc_limit_alone = 25803 

Commands details: 
total_CMD = 737572 
n_nop = 670730 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3836 
n_pre = 3820 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7656 
issued_total_col = 62578 
Row_Bus_Util =  0.010380 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.090624 
Issued_on_Two_Bus_Simul_Util = 0.004599 
issued_two_Eff = 0.050747 
queue_avg = 2.386440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38644
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670707 n_act=3923 n_pre=3907 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=146709 dram_eff=0.4265
bk0: 2560a 718352i bk1: 2560a 719928i bk2: 2560a 719502i bk3: 2560a 720565i bk4: 2560a 720175i bk5: 2560a 721381i bk6: 2560a 718869i bk7: 2560a 720906i bk8: 2608a 719536i bk9: 2608a 719837i bk10: 2688a 717513i bk11: 2688a 719084i bk12: 2672a 718285i bk13: 2672a 719255i bk14: 2624a 717420i bk15: 2624a 718692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916340
Row_Buffer_Locality_read = 0.948709
Row_Buffer_Locality_write = 0.658378
Bank_Level_Parallism = 2.790290
Bank_Level_Parallism_Col = 2.442872
Bank_Level_Parallism_Ready = 1.448766
write_to_read_ratio_blp_rw_average = 0.357994
GrpLevelPara = 1.919810 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 47544 
Wasted_Row = 11281 
Idle = 616171 

BW Util Bottlenecks: 
RCDc_limit = 14421 
RCDWRc_limit = 8485 
WTRc_limit = 14561 
RTWc_limit = 30642 
CCDLc_limit = 31570 
rwq = 0 
CCDLc_limit_alone = 28049 
WTRc_limit_alone = 12739 
RTWc_limit_alone = 28943 

Commands details: 
total_CMD = 737572 
n_nop = 670707 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3923 
n_pre = 3907 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7830 
issued_total_col = 62576 
Row_Bus_Util =  0.010616 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.090656 
Issued_on_Two_Bus_Simul_Util = 0.004801 
issued_two_Eff = 0.052957 
queue_avg = 2.383517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38352
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670226 n_act=4154 n_pre=4138 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=152759 dram_eff=0.4097
bk0: 2560a 718955i bk1: 2560a 719217i bk2: 2560a 718915i bk3: 2560a 719417i bk4: 2560a 720313i bk5: 2560a 720499i bk6: 2560a 719717i bk7: 2560a 720680i bk8: 2608a 720141i bk9: 2608a 718931i bk10: 2688a 718620i bk11: 2688a 718372i bk12: 2672a 718928i bk13: 2672a 719232i bk14: 2624a 717830i bk15: 2625a 717750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911417
Row_Buffer_Locality_read = 0.943070
Row_Buffer_Locality_write = 0.659208
Bank_Level_Parallism = 2.655818
Bank_Level_Parallism_Col = 2.374180
Bank_Level_Parallism_Ready = 1.444166
write_to_read_ratio_blp_rw_average = 0.353827
GrpLevelPara = 1.922338 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 51089 
Wasted_Row = 14553 
Idle = 609352 

BW Util Bottlenecks: 
RCDc_limit = 17473 
RCDWRc_limit = 8252 
WTRc_limit = 13765 
RTWc_limit = 30322 
CCDLc_limit = 30883 
rwq = 0 
CCDLc_limit_alone = 27966 
WTRc_limit_alone = 12506 
RTWc_limit_alone = 28664 

Commands details: 
total_CMD = 737572 
n_nop = 670226 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 4154 
n_pre = 4138 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 8292 
issued_total_col = 62578 
Row_Bus_Util =  0.011242 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.091308 
Issued_on_Two_Bus_Simul_Util = 0.004778 
issued_two_Eff = 0.052327 
queue_avg = 2.415363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41536
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670213 n_act=4111 n_pre=4095 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=150162 dram_eff=0.4167
bk0: 2560a 719647i bk1: 2560a 719732i bk2: 2560a 720536i bk3: 2560a 720039i bk4: 2560a 721874i bk5: 2560a 721807i bk6: 2560a 720322i bk7: 2560a 719611i bk8: 2608a 720830i bk9: 2608a 720556i bk10: 2688a 719017i bk11: 2688a 720150i bk12: 2672a 719615i bk13: 2672a 718546i bk14: 2624a 717906i bk15: 2624a 717492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912330
Row_Buffer_Locality_read = 0.943308
Row_Buffer_Locality_write = 0.665455
Bank_Level_Parallism = 2.603669
Bank_Level_Parallism_Col = 2.300208
Bank_Level_Parallism_Ready = 1.407648
write_to_read_ratio_blp_rw_average = 0.348689
GrpLevelPara = 1.902982 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 50518 
Wasted_Row = 13790 
Idle = 610688 

BW Util Bottlenecks: 
RCDc_limit = 17576 
RCDWRc_limit = 8151 
WTRc_limit = 13207 
RTWc_limit = 27514 
CCDLc_limit = 30506 
rwq = 0 
CCDLc_limit_alone = 27765 
WTRc_limit_alone = 12010 
RTWc_limit_alone = 25970 

Commands details: 
total_CMD = 737572 
n_nop = 670213 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 4111 
n_pre = 4095 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 8206 
issued_total_col = 62576 
Row_Bus_Util =  0.011126 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.091325 
Issued_on_Two_Bus_Simul_Util = 0.004641 
issued_two_Eff = 0.050817 
queue_avg = 2.478912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47891
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670685 n_act=3814 n_pre=3798 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=148122 dram_eff=0.4225
bk0: 2560a 720217i bk1: 2560a 720743i bk2: 2560a 721391i bk3: 2560a 721536i bk4: 2560a 721103i bk5: 2560a 720535i bk6: 2560a 720517i bk7: 2560a 720677i bk8: 2608a 722097i bk9: 2608a 719541i bk10: 2688a 719749i bk11: 2688a 719613i bk12: 2672a 720081i bk13: 2672a 719089i bk14: 2625a 718975i bk15: 2624a 718641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918668
Row_Buffer_Locality_read = 0.949478
Row_Buffer_Locality_write = 0.673169
Bank_Level_Parallism = 2.631142
Bank_Level_Parallism_Col = 2.331963
Bank_Level_Parallism_Ready = 1.420451
write_to_read_ratio_blp_rw_average = 0.359950
GrpLevelPara = 1.907133 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 48499 
Wasted_Row = 11889 
Idle = 614606 

BW Util Bottlenecks: 
RCDc_limit = 14924 
RCDWRc_limit = 8200 
WTRc_limit = 12978 
RTWc_limit = 29870 
CCDLc_limit = 31197 
rwq = 0 
CCDLc_limit_alone = 27694 
WTRc_limit_alone = 11486 
RTWc_limit_alone = 27859 

Commands details: 
total_CMD = 737572 
n_nop = 670685 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3814 
n_pre = 3798 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7612 
issued_total_col = 62578 
Row_Bus_Util =  0.010320 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.090685 
Issued_on_Two_Bus_Simul_Util = 0.004478 
issued_two_Eff = 0.049382 
queue_avg = 2.297340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29734
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670790 n_act=3786 n_pre=3770 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=147408 dram_eff=0.4245
bk0: 2560a 720431i bk1: 2560a 719863i bk2: 2560a 721481i bk3: 2560a 720186i bk4: 2560a 721267i bk5: 2560a 721446i bk6: 2560a 721532i bk7: 2560a 720671i bk8: 2608a 721278i bk9: 2608a 720591i bk10: 2688a 720514i bk11: 2688a 719507i bk12: 2672a 719386i bk13: 2672a 719572i bk14: 2624a 718585i bk15: 2624a 718030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919261
Row_Buffer_Locality_read = 0.951013
Row_Buffer_Locality_write = 0.666220
Bank_Level_Parallism = 2.647626
Bank_Level_Parallism_Col = 2.329702
Bank_Level_Parallism_Ready = 1.398683
write_to_read_ratio_blp_rw_average = 0.363092
GrpLevelPara = 1.891011 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 48361 
Wasted_Row = 11325 
Idle = 615310 

BW Util Bottlenecks: 
RCDc_limit = 14206 
RCDWRc_limit = 8436 
WTRc_limit = 13426 
RTWc_limit = 29638 
CCDLc_limit = 31744 
rwq = 0 
CCDLc_limit_alone = 28241 
WTRc_limit_alone = 11874 
RTWc_limit_alone = 27687 

Commands details: 
total_CMD = 737572 
n_nop = 670790 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3786 
n_pre = 3770 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7556 
issued_total_col = 62576 
Row_Bus_Util =  0.010244 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.090543 
Issued_on_Two_Bus_Simul_Util = 0.004542 
issued_two_Eff = 0.050163 
queue_avg = 2.272868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27287
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670995 n_act=3799 n_pre=3783 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=142919 dram_eff=0.4379
bk0: 2560a 720509i bk1: 2560a 720524i bk2: 2560a 720627i bk3: 2560a 720919i bk4: 2560a 720873i bk5: 2560a 721230i bk6: 2560a 721369i bk7: 2560a 719794i bk8: 2608a 721096i bk9: 2608a 721059i bk10: 2688a 720103i bk11: 2688a 719642i bk12: 2672a 720169i bk13: 2672a 719137i bk14: 2624a 718600i bk15: 2625a 718737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918988
Row_Buffer_Locality_read = 0.952526
Row_Buffer_Locality_write = 0.651750
Bank_Level_Parallism = 2.740704
Bank_Level_Parallism_Col = 2.381774
Bank_Level_Parallism_Ready = 1.442200
write_to_read_ratio_blp_rw_average = 0.358123
GrpLevelPara = 1.960160 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 45476 
Wasted_Row = 10039 
Idle = 619479 

BW Util Bottlenecks: 
RCDc_limit = 13043 
RCDWRc_limit = 8193 
WTRc_limit = 13531 
RTWc_limit = 27761 
CCDLc_limit = 29171 
rwq = 0 
CCDLc_limit_alone = 26416 
WTRc_limit_alone = 12263 
RTWc_limit_alone = 26274 

Commands details: 
total_CMD = 737572 
n_nop = 670995 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3799 
n_pre = 3783 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7582 
issued_total_col = 62578 
Row_Bus_Util =  0.010280 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.090265 
Issued_on_Two_Bus_Simul_Util = 0.004858 
issued_two_Eff = 0.053817 
queue_avg = 2.165383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16538
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670937 n_act=3705 n_pre=3689 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=145757 dram_eff=0.4293
bk0: 2560a 720078i bk1: 2560a 719839i bk2: 2560a 720870i bk3: 2560a 721103i bk4: 2560a 721279i bk5: 2560a 721349i bk6: 2560a 720882i bk7: 2560a 721624i bk8: 2608a 721269i bk9: 2608a 720214i bk10: 2688a 720745i bk11: 2688a 719423i bk12: 2672a 719495i bk13: 2672a 719133i bk14: 2624a 718788i bk15: 2624a 717921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920989
Row_Buffer_Locality_read = 0.953269
Row_Buffer_Locality_write = 0.663734
Bank_Level_Parallism = 2.687724
Bank_Level_Parallism_Col = 2.350377
Bank_Level_Parallism_Ready = 1.421711
write_to_read_ratio_blp_rw_average = 0.362091
GrpLevelPara = 1.906180 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 47429 
Wasted_Row = 10555 
Idle = 617012 

BW Util Bottlenecks: 
RCDc_limit = 13271 
RCDWRc_limit = 8350 
WTRc_limit = 13236 
RTWc_limit = 29054 
CCDLc_limit = 31667 
rwq = 0 
CCDLc_limit_alone = 28466 
WTRc_limit_alone = 11864 
RTWc_limit_alone = 27225 

Commands details: 
total_CMD = 737572 
n_nop = 670937 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3705 
n_pre = 3689 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7394 
issued_total_col = 62576 
Row_Bus_Util =  0.010025 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.090344 
Issued_on_Two_Bus_Simul_Util = 0.004522 
issued_two_Eff = 0.050049 
queue_avg = 2.291858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29186
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670856 n_act=3772 n_pre=3756 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=145672 dram_eff=0.4296
bk0: 2560a 720419i bk1: 2560a 720741i bk2: 2560a 720249i bk3: 2560a 720522i bk4: 2560a 721489i bk5: 2560a 721669i bk6: 2560a 721219i bk7: 2560a 721271i bk8: 2608a 720775i bk9: 2608a 721776i bk10: 2688a 720681i bk11: 2688a 719534i bk12: 2672a 718583i bk13: 2673a 718084i bk14: 2624a 717818i bk15: 2624a 717740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919563
Row_Buffer_Locality_read = 0.952454
Row_Buffer_Locality_write = 0.657487
Bank_Level_Parallism = 2.686000
Bank_Level_Parallism_Col = 2.354236
Bank_Level_Parallism_Ready = 1.422673
write_to_read_ratio_blp_rw_average = 0.358935
GrpLevelPara = 1.906820 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 47707 
Wasted_Row = 10890 
Idle = 616397 

BW Util Bottlenecks: 
RCDc_limit = 13311 
RCDWRc_limit = 8449 
WTRc_limit = 13514 
RTWc_limit = 28544 
CCDLc_limit = 31516 
rwq = 0 
CCDLc_limit_alone = 28526 
WTRc_limit_alone = 12157 
RTWc_limit_alone = 26911 

Commands details: 
total_CMD = 737572 
n_nop = 670856 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3772 
n_pre = 3756 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7528 
issued_total_col = 62578 
Row_Bus_Util =  0.010206 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.090454 
Issued_on_Two_Bus_Simul_Util = 0.004596 
issued_two_Eff = 0.050812 
queue_avg = 2.311591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31159
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670806 n_act=3824 n_pre=3808 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=146746 dram_eff=0.4264
bk0: 2560a 721179i bk1: 2560a 720174i bk2: 2560a 720302i bk3: 2560a 719232i bk4: 2560a 721267i bk5: 2560a 720387i bk6: 2560a 721788i bk7: 2560a 720127i bk8: 2608a 720288i bk9: 2608a 720646i bk10: 2688a 720123i bk11: 2688a 718659i bk12: 2672a 719361i bk13: 2672a 718584i bk14: 2624a 719690i bk15: 2624a 717355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918451
Row_Buffer_Locality_read = 0.951181
Row_Buffer_Locality_write = 0.657613
Bank_Level_Parallism = 2.700580
Bank_Level_Parallism_Col = 2.365661
Bank_Level_Parallism_Ready = 1.411771
write_to_read_ratio_blp_rw_average = 0.355541
GrpLevelPara = 1.901608 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 48185 
Wasted_Row = 11021 
Idle = 615790 

BW Util Bottlenecks: 
RCDc_limit = 13534 
RCDWRc_limit = 8247 
WTRc_limit = 13699 
RTWc_limit = 29267 
CCDLc_limit = 31747 
rwq = 0 
CCDLc_limit_alone = 28524 
WTRc_limit_alone = 12429 
RTWc_limit_alone = 27314 

Commands details: 
total_CMD = 737572 
n_nop = 670806 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3824 
n_pre = 3808 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7632 
issued_total_col = 62576 
Row_Bus_Util =  0.010347 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.090521 
Issued_on_Two_Bus_Simul_Util = 0.004667 
issued_two_Eff = 0.051553 
queue_avg = 2.213780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21378
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670630 n_act=3989 n_pre=3973 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=145249 dram_eff=0.4308
bk0: 2560a 719351i bk1: 2560a 718924i bk2: 2560a 719896i bk3: 2560a 718644i bk4: 2560a 720096i bk5: 2560a 719891i bk6: 2560a 720137i bk7: 2560a 720510i bk8: 2608a 720113i bk9: 2608a 720053i bk10: 2688a 719375i bk11: 2688a 717841i bk12: 2672a 719297i bk13: 2672a 717491i bk14: 2625a 718580i bk15: 2624a 717115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914936
Row_Buffer_Locality_read = 0.948038
Row_Buffer_Locality_write = 0.651176
Bank_Level_Parallism = 2.808563
Bank_Level_Parallism_Col = 2.468748
Bank_Level_Parallism_Ready = 1.462271
write_to_read_ratio_blp_rw_average = 0.356120
GrpLevelPara = 1.951093 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 47599 
Wasted_Row = 11142 
Idle = 616253 

BW Util Bottlenecks: 
RCDc_limit = 14462 
RCDWRc_limit = 8528 
WTRc_limit = 13701 
RTWc_limit = 30383 
CCDLc_limit = 30677 
rwq = 0 
CCDLc_limit_alone = 27419 
WTRc_limit_alone = 12237 
RTWc_limit_alone = 28589 

Commands details: 
total_CMD = 737572 
n_nop = 670630 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3989 
n_pre = 3973 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7962 
issued_total_col = 62578 
Row_Bus_Util =  0.010795 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.090760 
Issued_on_Two_Bus_Simul_Util = 0.004878 
issued_two_Eff = 0.053748 
queue_avg = 2.265076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26508
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670421 n_act=4058 n_pre=4042 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=148283 dram_eff=0.422
bk0: 2560a 720520i bk1: 2560a 719676i bk2: 2560a 720003i bk3: 2560a 720303i bk4: 2560a 721640i bk5: 2560a 720711i bk6: 2560a 720409i bk7: 2560a 720582i bk8: 2608a 720450i bk9: 2608a 719877i bk10: 2688a 719030i bk11: 2688a 719421i bk12: 2672a 718899i bk13: 2672a 719670i bk14: 2624a 718171i bk15: 2624a 719103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913461
Row_Buffer_Locality_read = 0.945805
Row_Buffer_Locality_write = 0.655700
Bank_Level_Parallism = 2.645839
Bank_Level_Parallism_Col = 2.320458
Bank_Level_Parallism_Ready = 1.415383
write_to_read_ratio_blp_rw_average = 0.349211
GrpLevelPara = 1.905305 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 49525 
Wasted_Row = 12464 
Idle = 613007 

BW Util Bottlenecks: 
RCDc_limit = 16255 
RCDWRc_limit = 8458 
WTRc_limit = 13977 
RTWc_limit = 28395 
CCDLc_limit = 31385 
rwq = 0 
CCDLc_limit_alone = 28023 
WTRc_limit_alone = 12322 
RTWc_limit_alone = 26688 

Commands details: 
total_CMD = 737572 
n_nop = 670421 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 4058 
n_pre = 4042 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 8100 
issued_total_col = 62576 
Row_Bus_Util =  0.010982 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.091043 
Issued_on_Two_Bus_Simul_Util = 0.004779 
issued_two_Eff = 0.052494 
queue_avg = 2.426775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42677
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670727 n_act=3935 n_pre=3919 n_ref_event=0 n_req=46894 n_rd=41665 n_rd_L2_A=0 n_write=0 n_wr_bk=20913 bw_util=0.08484
n_activity=143007 dram_eff=0.4376
bk0: 2560a 720806i bk1: 2560a 719659i bk2: 2560a 720955i bk3: 2560a 720786i bk4: 2560a 720740i bk5: 2560a 720657i bk6: 2560a 720603i bk7: 2560a 721870i bk8: 2608a 720201i bk9: 2608a 721109i bk10: 2688a 719518i bk11: 2688a 719039i bk12: 2672a 719137i bk13: 2672a 718764i bk14: 2624a 719850i bk15: 2625a 718298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916087
Row_Buffer_Locality_read = 0.947222
Row_Buffer_Locality_write = 0.668005
Bank_Level_Parallism = 2.691436
Bank_Level_Parallism_Col = 2.350818
Bank_Level_Parallism_Ready = 1.389130
write_to_read_ratio_blp_rw_average = 0.356673
GrpLevelPara = 1.944484 

BW Util details:
bwutil = 0.084843 
total_CMD = 737572 
util_bw = 62578 
Wasted_Col = 47311 
Wasted_Row = 11256 
Idle = 616427 

BW Util Bottlenecks: 
RCDc_limit = 14698 
RCDWRc_limit = 8089 
WTRc_limit = 13784 
RTWc_limit = 28700 
CCDLc_limit = 30407 
rwq = 0 
CCDLc_limit_alone = 27341 
WTRc_limit_alone = 12461 
RTWc_limit_alone = 26957 

Commands details: 
total_CMD = 737572 
n_nop = 670727 
Read = 41665 
Write = 0 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 3935 
n_pre = 3919 
n_ref = 0 
n_req = 46894 
total_req = 62578 

Dual Bus Interface Util: 
issued_total_row = 7854 
issued_total_col = 62578 
Row_Bus_Util =  0.010648 
CoL_Bus_Util = 0.084843 
Either_Row_CoL_Bus_Util = 0.090628 
Issued_on_Two_Bus_Simul_Util = 0.004863 
issued_two_Eff = 0.053661 
queue_avg = 2.509971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50997
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670746 n_act=3872 n_pre=3856 n_ref_event=0 n_req=46892 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08484
n_activity=146500 dram_eff=0.4271
bk0: 2560a 720188i bk1: 2560a 719475i bk2: 2560a 720778i bk3: 2560a 719639i bk4: 2560a 721264i bk5: 2560a 720759i bk6: 2560a 720744i bk7: 2560a 721272i bk8: 2608a 720250i bk9: 2608a 720829i bk10: 2688a 719757i bk11: 2688a 719096i bk12: 2672a 720177i bk13: 2672a 719497i bk14: 2624a 718933i bk15: 2624a 719053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917427
Row_Buffer_Locality_read = 0.948229
Row_Buffer_Locality_write = 0.671959
Bank_Level_Parallism = 2.670811
Bank_Level_Parallism_Col = 2.324675
Bank_Level_Parallism_Ready = 1.374872
write_to_read_ratio_blp_rw_average = 0.354079
GrpLevelPara = 1.908593 

BW Util details:
bwutil = 0.084841 
total_CMD = 737572 
util_bw = 62576 
Wasted_Col = 48687 
Wasted_Row = 10922 
Idle = 615387 

BW Util Bottlenecks: 
RCDc_limit = 14557 
RCDWRc_limit = 7999 
WTRc_limit = 13944 
RTWc_limit = 28939 
CCDLc_limit = 32734 
rwq = 0 
CCDLc_limit_alone = 29384 
WTRc_limit_alone = 12526 
RTWc_limit_alone = 27007 

Commands details: 
total_CMD = 737572 
n_nop = 670746 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3872 
n_pre = 3856 
n_ref = 0 
n_req = 46892 
total_req = 62576 

Dual Bus Interface Util: 
issued_total_row = 7728 
issued_total_col = 62576 
Row_Bus_Util =  0.010478 
CoL_Bus_Util = 0.084841 
Either_Row_CoL_Bus_Util = 0.090603 
Issued_on_Two_Bus_Simul_Util = 0.004715 
issued_two_Eff = 0.052046 
queue_avg = 2.574954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57495
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670801 n_act=3769 n_pre=3753 n_ref_event=0 n_req=46888 n_rd=41659 n_rd_L2_A=0 n_write=0 n_wr_bk=20910 bw_util=0.08483
n_activity=142949 dram_eff=0.4377
bk0: 2560a 720258i bk1: 2560a 720777i bk2: 2560a 721467i bk3: 2560a 721717i bk4: 2560a 721510i bk5: 2560a 721188i bk6: 2560a 719880i bk7: 2560a 721820i bk8: 2608a 720452i bk9: 2608a 721610i bk10: 2688a 720977i bk11: 2688a 720211i bk12: 2672a 720966i bk13: 2666a 719076i bk14: 2625a 718276i bk15: 2624a 718311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919617
Row_Buffer_Locality_read = 0.950719
Row_Buffer_Locality_write = 0.671830
Bank_Level_Parallism = 2.641864
Bank_Level_Parallism_Col = 2.302211
Bank_Level_Parallism_Ready = 1.357861
write_to_read_ratio_blp_rw_average = 0.356950
GrpLevelPara = 1.898751 

BW Util details:
bwutil = 0.084831 
total_CMD = 737572 
util_bw = 62569 
Wasted_Col = 47612 
Wasted_Row = 10773 
Idle = 616618 

BW Util Bottlenecks: 
RCDc_limit = 14016 
RCDWRc_limit = 8118 
WTRc_limit = 14455 
RTWc_limit = 27409 
CCDLc_limit = 32025 
rwq = 0 
CCDLc_limit_alone = 28630 
WTRc_limit_alone = 12783 
RTWc_limit_alone = 25686 

Commands details: 
total_CMD = 737572 
n_nop = 670801 
Read = 41659 
Write = 0 
L2_Alloc = 0 
L2_WB = 20910 
n_act = 3769 
n_pre = 3753 
n_ref = 0 
n_req = 46888 
total_req = 62569 

Dual Bus Interface Util: 
issued_total_row = 7522 
issued_total_col = 62569 
Row_Bus_Util =  0.010198 
CoL_Bus_Util = 0.084831 
Either_Row_CoL_Bus_Util = 0.090528 
Issued_on_Two_Bus_Simul_Util = 0.004501 
issued_two_Eff = 0.049722 
queue_avg = 2.582584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58258
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670799 n_act=3856 n_pre=3840 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08483
n_activity=146669 dram_eff=0.4266
bk0: 2560a 720239i bk1: 2560a 719562i bk2: 2560a 720788i bk3: 2560a 720611i bk4: 2560a 721034i bk5: 2560a 720755i bk6: 2560a 720494i bk7: 2560a 721043i bk8: 2608a 720035i bk9: 2608a 721312i bk10: 2688a 720539i bk11: 2688a 719405i bk12: 2672a 719172i bk13: 2664a 719474i bk14: 2624a 720201i bk15: 2624a 718203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917754
Row_Buffer_Locality_read = 0.949467
Row_Buffer_Locality_write = 0.665073
Bank_Level_Parallism = 2.653618
Bank_Level_Parallism_Col = 2.316197
Bank_Level_Parallism_Ready = 1.397807
write_to_read_ratio_blp_rw_average = 0.356240
GrpLevelPara = 1.897753 

BW Util details:
bwutil = 0.084830 
total_CMD = 737572 
util_bw = 62568 
Wasted_Col = 48896 
Wasted_Row = 11074 
Idle = 615034 

BW Util Bottlenecks: 
RCDc_limit = 14367 
RCDWRc_limit = 8260 
WTRc_limit = 13483 
RTWc_limit = 28966 
CCDLc_limit = 31915 
rwq = 0 
CCDLc_limit_alone = 28813 
WTRc_limit_alone = 12087 
RTWc_limit_alone = 27260 

Commands details: 
total_CMD = 737572 
n_nop = 670799 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3856 
n_pre = 3840 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7696 
issued_total_col = 62568 
Row_Bus_Util =  0.010434 
CoL_Bus_Util = 0.084830 
Either_Row_CoL_Bus_Util = 0.090531 
Issued_on_Two_Bus_Simul_Util = 0.004733 
issued_two_Eff = 0.052282 
queue_avg = 2.466471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46647
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670768 n_act=3833 n_pre=3817 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08483
n_activity=146100 dram_eff=0.4283
bk0: 2560a 720912i bk1: 2560a 718838i bk2: 2560a 720977i bk3: 2560a 719635i bk4: 2560a 720543i bk5: 2560a 721082i bk6: 2560a 720687i bk7: 2560a 720785i bk8: 2608a 721051i bk9: 2608a 721573i bk10: 2688a 720114i bk11: 2688a 719349i bk12: 2672a 720347i bk13: 2664a 719412i bk14: 2624a 719186i bk15: 2624a 718646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918245
Row_Buffer_Locality_read = 0.949611
Row_Buffer_Locality_write = 0.668324
Bank_Level_Parallism = 2.655532
Bank_Level_Parallism_Col = 2.327155
Bank_Level_Parallism_Ready = 1.389800
write_to_read_ratio_blp_rw_average = 0.356192
GrpLevelPara = 1.897731 

BW Util details:
bwutil = 0.084830 
total_CMD = 737572 
util_bw = 62568 
Wasted_Col = 48597 
Wasted_Row = 11183 
Idle = 615224 

BW Util Bottlenecks: 
RCDc_limit = 14768 
RCDWRc_limit = 8110 
WTRc_limit = 12695 
RTWc_limit = 29587 
CCDLc_limit = 32210 
rwq = 0 
CCDLc_limit_alone = 28846 
WTRc_limit_alone = 11220 
RTWc_limit_alone = 27698 

Commands details: 
total_CMD = 737572 
n_nop = 670768 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3833 
n_pre = 3817 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7650 
issued_total_col = 62568 
Row_Bus_Util =  0.010372 
CoL_Bus_Util = 0.084830 
Either_Row_CoL_Bus_Util = 0.090573 
Issued_on_Two_Bus_Simul_Util = 0.004629 
issued_two_Eff = 0.051105 
queue_avg = 2.456278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45628
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670975 n_act=3828 n_pre=3812 n_ref_event=0 n_req=46885 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08483
n_activity=144159 dram_eff=0.434
bk0: 2560a 719114i bk1: 2560a 719296i bk2: 2560a 720735i bk3: 2560a 720663i bk4: 2560a 721873i bk5: 2560a 721431i bk6: 2560a 719901i bk7: 2560a 719920i bk8: 2608a 720318i bk9: 2608a 720417i bk10: 2688a 719605i bk11: 2688a 719666i bk12: 2672a 717969i bk13: 2664a 718786i bk14: 2624a 718163i bk15: 2624a 718256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918353
Row_Buffer_Locality_read = 0.950667
Row_Buffer_Locality_write = 0.660929
Bank_Level_Parallism = 2.756088
Bank_Level_Parallism_Col = 2.411214
Bank_Level_Parallism_Ready = 1.436533
write_to_read_ratio_blp_rw_average = 0.354052
GrpLevelPara = 1.937039 

BW Util details:
bwutil = 0.084830 
total_CMD = 737572 
util_bw = 62568 
Wasted_Col = 47506 
Wasted_Row = 10359 
Idle = 617139 

BW Util Bottlenecks: 
RCDc_limit = 13639 
RCDWRc_limit = 8176 
WTRc_limit = 14373 
RTWc_limit = 29970 
CCDLc_limit = 31522 
rwq = 0 
CCDLc_limit_alone = 28230 
WTRc_limit_alone = 12879 
RTWc_limit_alone = 28172 

Commands details: 
total_CMD = 737572 
n_nop = 670975 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3828 
n_pre = 3812 
n_ref = 0 
n_req = 46885 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7640 
issued_total_col = 62568 
Row_Bus_Util =  0.010358 
CoL_Bus_Util = 0.084830 
Either_Row_CoL_Bus_Util = 0.090292 
Issued_on_Two_Bus_Simul_Util = 0.004896 
issued_two_Eff = 0.054222 
queue_avg = 2.299526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29953
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670270 n_act=4164 n_pre=4148 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08483
n_activity=150986 dram_eff=0.4144
bk0: 2560a 718268i bk1: 2560a 719034i bk2: 2560a 718528i bk3: 2560a 719607i bk4: 2560a 721010i bk5: 2560a 721116i bk6: 2560a 720309i bk7: 2560a 720316i bk8: 2608a 719123i bk9: 2608a 720084i bk10: 2688a 719742i bk11: 2688a 719601i bk12: 2672a 718123i bk13: 2664a 717984i bk14: 2624a 716728i bk15: 2624a 717308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911185
Row_Buffer_Locality_read = 0.942433
Row_Buffer_Locality_write = 0.662203
Bank_Level_Parallism = 2.665336
Bank_Level_Parallism_Col = 2.369837
Bank_Level_Parallism_Ready = 1.434247
write_to_read_ratio_blp_rw_average = 0.342857
GrpLevelPara = 1.890877 

BW Util details:
bwutil = 0.084830 
total_CMD = 737572 
util_bw = 62568 
Wasted_Col = 51618 
Wasted_Row = 13811 
Idle = 609575 

BW Util Bottlenecks: 
RCDc_limit = 17488 
RCDWRc_limit = 8421 
WTRc_limit = 14482 
RTWc_limit = 30040 
CCDLc_limit = 32668 
rwq = 0 
CCDLc_limit_alone = 29015 
WTRc_limit_alone = 12789 
RTWc_limit_alone = 28080 

Commands details: 
total_CMD = 737572 
n_nop = 670270 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 4164 
n_pre = 4148 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 8312 
issued_total_col = 62568 
Row_Bus_Util =  0.011269 
CoL_Bus_Util = 0.084830 
Either_Row_CoL_Bus_Util = 0.091248 
Issued_on_Two_Bus_Simul_Util = 0.004851 
issued_two_Eff = 0.053163 
queue_avg = 2.490324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49032
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670346 n_act=4086 n_pre=4070 n_ref_event=0 n_req=46879 n_rd=41650 n_rd_L2_A=0 n_write=0 n_wr_bk=20909 bw_util=0.08482
n_activity=148120 dram_eff=0.4224
bk0: 2560a 719809i bk1: 2560a 719770i bk2: 2560a 720127i bk3: 2560a 720522i bk4: 2560a 721027i bk5: 2560a 720464i bk6: 2560a 719904i bk7: 2560a 720204i bk8: 2608a 720511i bk9: 2608a 720473i bk10: 2682a 718690i bk11: 2688a 718276i bk12: 2672a 718661i bk13: 2664a 718776i bk14: 2624a 717091i bk15: 2624a 718087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912839
Row_Buffer_Locality_read = 0.943794
Row_Buffer_Locality_write = 0.666284
Bank_Level_Parallism = 2.686746
Bank_Level_Parallism_Col = 2.370434
Bank_Level_Parallism_Ready = 1.433431
write_to_read_ratio_blp_rw_average = 0.353773
GrpLevelPara = 1.931973 

BW Util details:
bwutil = 0.084817 
total_CMD = 737572 
util_bw = 62559 
Wasted_Col = 49692 
Wasted_Row = 12673 
Idle = 612648 

BW Util Bottlenecks: 
RCDc_limit = 16855 
RCDWRc_limit = 8206 
WTRc_limit = 13363 
RTWc_limit = 30154 
CCDLc_limit = 31523 
rwq = 0 
CCDLc_limit_alone = 27981 
WTRc_limit_alone = 11931 
RTWc_limit_alone = 28044 

Commands details: 
total_CMD = 737572 
n_nop = 670346 
Read = 41650 
Write = 0 
L2_Alloc = 0 
L2_WB = 20909 
n_act = 4086 
n_pre = 4070 
n_ref = 0 
n_req = 46879 
total_req = 62559 

Dual Bus Interface Util: 
issued_total_row = 8156 
issued_total_col = 62559 
Row_Bus_Util =  0.011058 
CoL_Bus_Util = 0.084817 
Either_Row_CoL_Bus_Util = 0.091145 
Issued_on_Two_Bus_Simul_Util = 0.004730 
issued_two_Eff = 0.051900 
queue_avg = 2.598988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59899
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670699 n_act=3830 n_pre=3814 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08483
n_activity=148307 dram_eff=0.4219
bk0: 2560a 720461i bk1: 2560a 720423i bk2: 2560a 720725i bk3: 2560a 721460i bk4: 2560a 721389i bk5: 2560a 720619i bk6: 2560a 720153i bk7: 2560a 720162i bk8: 2608a 719876i bk9: 2608a 720322i bk10: 2688a 720770i bk11: 2688a 719565i bk12: 2672a 718894i bk13: 2664a 718181i bk14: 2624a 719277i bk15: 2624a 718862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918309
Row_Buffer_Locality_read = 0.949059
Row_Buffer_Locality_write = 0.673298
Bank_Level_Parallism = 2.645547
Bank_Level_Parallism_Col = 2.353719
Bank_Level_Parallism_Ready = 1.423363
write_to_read_ratio_blp_rw_average = 0.356390
GrpLevelPara = 1.901963 

BW Util details:
bwutil = 0.084830 
total_CMD = 737572 
util_bw = 62568 
Wasted_Col = 48742 
Wasted_Row = 12255 
Idle = 614007 

BW Util Bottlenecks: 
RCDc_limit = 15015 
RCDWRc_limit = 8030 
WTRc_limit = 14055 
RTWc_limit = 28289 
CCDLc_limit = 31181 
rwq = 0 
CCDLc_limit_alone = 28042 
WTRc_limit_alone = 12665 
RTWc_limit_alone = 26540 

Commands details: 
total_CMD = 737572 
n_nop = 670699 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3830 
n_pre = 3814 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7644 
issued_total_col = 62568 
Row_Bus_Util =  0.010364 
CoL_Bus_Util = 0.084830 
Either_Row_CoL_Bus_Util = 0.090666 
Issued_on_Two_Bus_Simul_Util = 0.004527 
issued_two_Eff = 0.049930 
queue_avg = 2.355405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35541
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670823 n_act=3761 n_pre=3745 n_ref_event=0 n_req=46885 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08483
n_activity=146687 dram_eff=0.4265
bk0: 2560a 720883i bk1: 2560a 720880i bk2: 2560a 720780i bk3: 2560a 721240i bk4: 2560a 721069i bk5: 2560a 721569i bk6: 2560a 720575i bk7: 2560a 722017i bk8: 2608a 719897i bk9: 2608a 720977i bk10: 2688a 719577i bk11: 2688a 720618i bk12: 2672a 719574i bk13: 2664a 718295i bk14: 2624a 719109i bk15: 2624a 718582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919782
Row_Buffer_Locality_read = 0.951268
Row_Buffer_Locality_write = 0.668962
Bank_Level_Parallism = 2.637933
Bank_Level_Parallism_Col = 2.320199
Bank_Level_Parallism_Ready = 1.395394
write_to_read_ratio_blp_rw_average = 0.358582
GrpLevelPara = 1.882368 

BW Util details:
bwutil = 0.084830 
total_CMD = 737572 
util_bw = 62568 
Wasted_Col = 48368 
Wasted_Row = 11279 
Idle = 615357 

BW Util Bottlenecks: 
RCDc_limit = 14090 
RCDWRc_limit = 8327 
WTRc_limit = 13910 
RTWc_limit = 28078 
CCDLc_limit = 31455 
rwq = 0 
CCDLc_limit_alone = 28148 
WTRc_limit_alone = 12402 
RTWc_limit_alone = 26279 

Commands details: 
total_CMD = 737572 
n_nop = 670823 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3761 
n_pre = 3745 
n_ref = 0 
n_req = 46885 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7506 
issued_total_col = 62568 
Row_Bus_Util =  0.010177 
CoL_Bus_Util = 0.084830 
Either_Row_CoL_Bus_Util = 0.090498 
Issued_on_Two_Bus_Simul_Util = 0.004508 
issued_two_Eff = 0.049813 
queue_avg = 2.321254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32125
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670957 n_act=3685 n_pre=3669 n_ref_event=0 n_req=46884 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=20912 bw_util=0.08483
n_activity=143041 dram_eff=0.4374
bk0: 2560a 720919i bk1: 2560a 719346i bk2: 2560a 721232i bk3: 2560a 720664i bk4: 2560a 721445i bk5: 2560a 720626i bk6: 2560a 720786i bk7: 2560a 720775i bk8: 2608a 721261i bk9: 2608a 720814i bk10: 2688a 720757i bk11: 2688a 720727i bk12: 2672a 720829i bk13: 2664a 719386i bk14: 2624a 719123i bk15: 2624a 718483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921402
Row_Buffer_Locality_read = 0.953572
Row_Buffer_Locality_write = 0.665073
Bank_Level_Parallism = 2.705171
Bank_Level_Parallism_Col = 2.363863
Bank_Level_Parallism_Ready = 1.414301
write_to_read_ratio_blp_rw_average = 0.357756
GrpLevelPara = 1.923731 

BW Util details:
bwutil = 0.084830 
total_CMD = 737572 
util_bw = 62568 
Wasted_Col = 45880 
Wasted_Row = 10163 
Idle = 618961 

BW Util Bottlenecks: 
RCDc_limit = 13350 
RCDWRc_limit = 8119 
WTRc_limit = 13930 
RTWc_limit = 27839 
CCDLc_limit = 30720 
rwq = 0 
CCDLc_limit_alone = 27547 
WTRc_limit_alone = 12398 
RTWc_limit_alone = 26198 

Commands details: 
total_CMD = 737572 
n_nop = 670957 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 3685 
n_pre = 3669 
n_ref = 0 
n_req = 46884 
total_req = 62568 

Dual Bus Interface Util: 
issued_total_row = 7354 
issued_total_col = 62568 
Row_Bus_Util =  0.009971 
CoL_Bus_Util = 0.084830 
Either_Row_CoL_Bus_Util = 0.090317 
Issued_on_Two_Bus_Simul_Util = 0.004484 
issued_two_Eff = 0.049643 
queue_avg = 2.304934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30493
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=737572 n_nop=670950 n_act=3773 n_pre=3757 n_ref_event=0 n_req=46881 n_rd=41653 n_rd_L2_A=0 n_write=0 n_wr_bk=20909 bw_util=0.08482
n_activity=144452 dram_eff=0.4331
bk0: 2560a 720089i bk1: 2560a 720210i bk2: 2560a 720889i bk3: 2560a 720120i bk4: 2560a 720710i bk5: 2560a 721447i bk6: 2560a 721926i bk7: 2560a 720336i bk8: 2608a 720134i bk9: 2608a 720313i bk10: 2688a 720441i bk11: 2688a 719206i bk12: 2673a 719529i bk13: 2664a 718339i bk14: 2624a 718756i bk15: 2620a 718054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919520
Row_Buffer_Locality_read = 0.952753
Row_Buffer_Locality_write = 0.654744
Bank_Level_Parallism = 2.732319
Bank_Level_Parallism_Col = 2.389341
Bank_Level_Parallism_Ready = 1.452048
write_to_read_ratio_blp_rw_average = 0.359162
GrpLevelPara = 1.933789 

BW Util details:
bwutil = 0.084822 
total_CMD = 737572 
util_bw = 62562 
Wasted_Col = 47038 
Wasted_Row = 10274 
Idle = 617698 

BW Util Bottlenecks: 
RCDc_limit = 13300 
RCDWRc_limit = 8189 
WTRc_limit = 13917 
RTWc_limit = 28863 
CCDLc_limit = 31057 
rwq = 0 
CCDLc_limit_alone = 28103 
WTRc_limit_alone = 12625 
RTWc_limit_alone = 27201 

Commands details: 
total_CMD = 737572 
n_nop = 670950 
Read = 41653 
Write = 0 
L2_Alloc = 0 
L2_WB = 20909 
n_act = 3773 
n_pre = 3757 
n_ref = 0 
n_req = 46881 
total_req = 62562 

Dual Bus Interface Util: 
issued_total_row = 7530 
issued_total_col = 62562 
Row_Bus_Util =  0.010209 
CoL_Bus_Util = 0.084822 
Either_Row_CoL_Bus_Util = 0.090326 
Issued_on_Two_Bus_Simul_Util = 0.004705 
issued_two_Eff = 0.052085 
queue_avg = 2.283239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28324

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136582, Miss = 97958, Miss_rate = 0.717, Pending_hits = 148, Reservation_fails = 6255
L2_cache_bank[1]: Access = 146544, Miss = 107952, Miss_rate = 0.737, Pending_hits = 140, Reservation_fails = 5407
L2_cache_bank[2]: Access = 146544, Miss = 107921, Miss_rate = 0.736, Pending_hits = 145, Reservation_fails = 4269
L2_cache_bank[3]: Access = 150813, Miss = 111581, Miss_rate = 0.740, Pending_hits = 146, Reservation_fails = 6643
L2_cache_bank[4]: Access = 150813, Miss = 112093, Miss_rate = 0.743, Pending_hits = 156, Reservation_fails = 4927
L2_cache_bank[5]: Access = 146544, Miss = 107632, Miss_rate = 0.734, Pending_hits = 151, Reservation_fails = 5346
L2_cache_bank[6]: Access = 146544, Miss = 108256, Miss_rate = 0.739, Pending_hits = 151, Reservation_fails = 6611
L2_cache_bank[7]: Access = 150813, Miss = 112366, Miss_rate = 0.745, Pending_hits = 153, Reservation_fails = 6771
L2_cache_bank[8]: Access = 150813, Miss = 112125, Miss_rate = 0.743, Pending_hits = 152, Reservation_fails = 3111
L2_cache_bank[9]: Access = 146544, Miss = 107696, Miss_rate = 0.735, Pending_hits = 145, Reservation_fails = 7998
L2_cache_bank[10]: Access = 146544, Miss = 108033, Miss_rate = 0.737, Pending_hits = 144, Reservation_fails = 5882
L2_cache_bank[11]: Access = 150805, Miss = 111909, Miss_rate = 0.742, Pending_hits = 156, Reservation_fails = 7500
L2_cache_bank[12]: Access = 150813, Miss = 112237, Miss_rate = 0.744, Pending_hits = 157, Reservation_fails = 6801
L2_cache_bank[13]: Access = 146512, Miss = 107632, Miss_rate = 0.735, Pending_hits = 142, Reservation_fails = 4651
L2_cache_bank[14]: Access = 146544, Miss = 108016, Miss_rate = 0.737, Pending_hits = 166, Reservation_fails = 8170
L2_cache_bank[15]: Access = 150779, Miss = 112027, Miss_rate = 0.743, Pending_hits = 137, Reservation_fails = 7333
L2_cache_bank[16]: Access = 150813, Miss = 112574, Miss_rate = 0.746, Pending_hits = 144, Reservation_fails = 7785
L2_cache_bank[17]: Access = 146512, Miss = 107824, Miss_rate = 0.736, Pending_hits = 151, Reservation_fails = 6713
L2_cache_bank[18]: Access = 146544, Miss = 107504, Miss_rate = 0.734, Pending_hits = 138, Reservation_fails = 7297
L2_cache_bank[19]: Access = 150779, Miss = 111563, Miss_rate = 0.740, Pending_hits = 164, Reservation_fails = 7323
L2_cache_bank[20]: Access = 150805, Miss = 111941, Miss_rate = 0.742, Pending_hits = 140, Reservation_fails = 2047
L2_cache_bank[21]: Access = 146512, Miss = 107281, Miss_rate = 0.732, Pending_hits = 156, Reservation_fails = 5849
L2_cache_bank[22]: Access = 146512, Miss = 108016, Miss_rate = 0.737, Pending_hits = 152, Reservation_fails = 5537
L2_cache_bank[23]: Access = 77715, Miss = 38483, Miss_rate = 0.495, Pending_hits = 139, Reservation_fails = 7838
L2_cache_bank[24]: Access = 150779, Miss = 111836, Miss_rate = 0.742, Pending_hits = 148, Reservation_fails = 5636
L2_cache_bank[25]: Access = 63536, Miss = 24096, Miss_rate = 0.379, Pending_hits = 142, Reservation_fails = 4127
L2_cache_bank[26]: Access = 146512, Miss = 107664, Miss_rate = 0.735, Pending_hits = 138, Reservation_fails = 6033
L2_cache_bank[27]: Access = 63536, Miss = 24320, Miss_rate = 0.383, Pending_hits = 153, Reservation_fails = 3263
L2_cache_bank[28]: Access = 150779, Miss = 112059, Miss_rate = 0.743, Pending_hits = 143, Reservation_fails = 3010
L2_cache_bank[29]: Access = 63536, Miss = 24561, Miss_rate = 0.387, Pending_hits = 155, Reservation_fails = 5683
L2_cache_bank[30]: Access = 146512, Miss = 107712, Miss_rate = 0.735, Pending_hits = 144, Reservation_fails = 4866
L2_cache_bank[31]: Access = 63536, Miss = 24496, Miss_rate = 0.386, Pending_hits = 160, Reservation_fails = 9011
L2_cache_bank[32]: Access = 77715, Miss = 38963, Miss_rate = 0.501, Pending_hits = 160, Reservation_fails = 7578
L2_cache_bank[33]: Access = 63536, Miss = 24401, Miss_rate = 0.384, Pending_hits = 152, Reservation_fails = 6169
L2_cache_bank[34]: Access = 63536, Miss = 24720, Miss_rate = 0.389, Pending_hits = 141, Reservation_fails = 3583
L2_cache_bank[35]: Access = 63536, Miss = 24464, Miss_rate = 0.385, Pending_hits = 148, Reservation_fails = 5298
L2_cache_bank[36]: Access = 63536, Miss = 24737, Miss_rate = 0.389, Pending_hits = 161, Reservation_fails = 6241
L2_cache_bank[37]: Access = 63536, Miss = 24432, Miss_rate = 0.385, Pending_hits = 146, Reservation_fails = 3329
L2_cache_bank[38]: Access = 63536, Miss = 25120, Miss_rate = 0.395, Pending_hits = 151, Reservation_fails = 7120
L2_cache_bank[39]: Access = 63536, Miss = 24960, Miss_rate = 0.393, Pending_hits = 130, Reservation_fails = 5718
L2_cache_bank[40]: Access = 63536, Miss = 24896, Miss_rate = 0.392, Pending_hits = 163, Reservation_fails = 7002
L2_cache_bank[41]: Access = 63536, Miss = 24497, Miss_rate = 0.386, Pending_hits = 150, Reservation_fails = 5911
L2_cache_bank[42]: Access = 63536, Miss = 24592, Miss_rate = 0.387, Pending_hits = 131, Reservation_fails = 3460
L2_cache_bank[43]: Access = 63536, Miss = 24624, Miss_rate = 0.388, Pending_hits = 146, Reservation_fails = 12861
L2_cache_bank[44]: Access = 63536, Miss = 24753, Miss_rate = 0.390, Pending_hits = 155, Reservation_fails = 8470
L2_cache_bank[45]: Access = 63518, Miss = 24714, Miss_rate = 0.389, Pending_hits = 154, Reservation_fails = 11595
L2_cache_bank[46]: Access = 63536, Miss = 24752, Miss_rate = 0.390, Pending_hits = 152, Reservation_fails = 7820
L2_cache_bank[47]: Access = 63616, Miss = 24904, Miss_rate = 0.391, Pending_hits = 154, Reservation_fails = 6341
L2_cache_bank[48]: Access = 63536, Miss = 24832, Miss_rate = 0.391, Pending_hits = 152, Reservation_fails = 10228
L2_cache_bank[49]: Access = 63616, Miss = 25096, Miss_rate = 0.394, Pending_hits = 157, Reservation_fails = 8301
L2_cache_bank[50]: Access = 63536, Miss = 24384, Miss_rate = 0.384, Pending_hits = 150, Reservation_fails = 3406
L2_cache_bank[51]: Access = 63616, Miss = 24680, Miss_rate = 0.388, Pending_hits = 164, Reservation_fails = 8035
L2_cache_bank[52]: Access = 63536, Miss = 24352, Miss_rate = 0.383, Pending_hits = 143, Reservation_fails = 5546
L2_cache_bank[53]: Access = 63616, Miss = 24680, Miss_rate = 0.388, Pending_hits = 169, Reservation_fails = 9145
L2_cache_bank[54]: Access = 136612, Miss = 97856, Miss_rate = 0.716, Pending_hits = 139, Reservation_fails = 7595
L2_cache_bank[55]: Access = 63616, Miss = 24744, Miss_rate = 0.389, Pending_hits = 169, Reservation_fails = 9415
L2_cache_bank[56]: Access = 146544, Miss = 107648, Miss_rate = 0.735, Pending_hits = 143, Reservation_fails = 2468
L2_cache_bank[57]: Access = 63616, Miss = 24632, Miss_rate = 0.387, Pending_hits = 165, Reservation_fails = 5703
L2_cache_bank[58]: Access = 150813, Miss = 112029, Miss_rate = 0.743, Pending_hits = 152, Reservation_fails = 7266
L2_cache_bank[59]: Access = 63616, Miss = 24648, Miss_rate = 0.387, Pending_hits = 152, Reservation_fails = 3587
L2_cache_bank[60]: Access = 146544, Miss = 108032, Miss_rate = 0.737, Pending_hits = 162, Reservation_fails = 7737
L2_cache_bank[61]: Access = 63616, Miss = 24792, Miss_rate = 0.390, Pending_hits = 150, Reservation_fails = 2207
L2_cache_bank[62]: Access = 150813, Miss = 112270, Miss_rate = 0.744, Pending_hits = 153, Reservation_fails = 3505
L2_cache_bank[63]: Access = 63552, Miss = 24548, Miss_rate = 0.386, Pending_hits = 155, Reservation_fails = 4130
L2_total_cache_accesses = 6791084
L2_total_cache_misses = 4306116
L2_total_cache_miss_rate = 0.6341
L2_total_cache_pending_hits = 9625
L2_total_cache_reservation_fails = 396463
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 396463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2448664
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14331
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2958629
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5421624
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 42
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 120389
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 276032
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=6791084
icnt_total_pkts_simt_to_mem=6791084
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6791084
Req_Network_cycles = 982273
Req_Network_injected_packets_per_cycle =       6.9136 
Req_Network_conflicts_per_cycle =       5.7708
Req_Network_conflicts_per_cycle_util =       6.9395
Req_Bank_Level_Parallism =       8.3138
Req_Network_in_buffer_full_per_cycle =       1.7955
Req_Network_in_buffer_avg_util =      23.5088
Req_Network_out_buffer_full_per_cycle =       0.0582
Req_Network_out_buffer_avg_util =       3.6608

Reply_Network_injected_packets_num = 6791084
Reply_Network_cycles = 982273
Reply_Network_injected_packets_per_cycle =        6.9136
Reply_Network_conflicts_per_cycle =        2.9002
Reply_Network_conflicts_per_cycle_util =       3.4633
Reply_Bank_Level_Parallism =       8.2561
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.4348
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0864
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 16 min, 55 sec (11815 sec)
gpgpu_simulation_rate = 315792 (inst/sec)
gpgpu_simulation_rate = 83 (cycle/sec)
gpgpu_silicon_slowdown = 13638554x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
