simulate.sh - RecoNIC simulation with RoCEv2 packets
INFO: Start xsim simulation
current director: /home/gexl/Desktop/test2/RecoNIC/sim/scripts
INFO: testcase data path: /home/gexl/Desktop/test2/RecoNIC/sim/testcases/read_2rdma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_read_verify.sv" into library reco
INFO: [VRFC 10-311] analyzing module axi_read_verify
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_stimulus.sv" into library reco
INFO: [VRFC 10-311] analyzing module axil_reg_stimulus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv" into library reco
INFO: [VRFC 10-311] analyzing module axil_reg_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_3to1_crossbar_wrapper.sv" into library reco
INFO: [VRFC 10-311] analyzing module axil_3to1_crossbar_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/init_mem.sv" into library reco
INFO: [VRFC 10-311] analyzing module init_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rdma_rn_wrapper.sv" into library reco
INFO: [VRFC 10-311] analyzing module rdma_rn_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_pkg.sv" into library reco
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_generator.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_driver.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_checker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_top.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_top
INFO: [VRFC 10-2458] undeclared symbol axi_qdma_mm_awqos, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_top.sv:1045]
INFO: [VRFC 10-2458] undeclared symbol axi_qdma_mm_arqos, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_top.sv:1079]
INFO: [VRFC 10-2458] undeclared symbol golden_data_loaded, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_top.sv:1845]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/cl_tb_top.sv" into library reco
INFO: [VRFC 10-311] analyzing module cl_tb_top
INFO: [VRFC 10-2458] undeclared symbol finish_config_ctl_cmd, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/cl_tb_top.sv:229]
INFO: [VRFC 10-2458] undeclared symbol start_axi_veri_dev_read, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/cl_tb_top.sv:717]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv" into library reco
INFO: [VRFC 10-311] analyzing module rn_tb_2rdma_top
INFO: [VRFC 10-2458] undeclared symbol axi_from_sys_to_dev_crossbar_awregion, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2038]
INFO: [VRFC 10-2458] undeclared symbol axi_from_sys_to_dev_crossbar_arregion, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2059]
INFO: [VRFC 10-2458] undeclared symbol axi_qdma_mm_awqos, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2690]
INFO: [VRFC 10-2458] undeclared symbol axi_qdma_mm_arqos, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2691]
INFO: [VRFC 10-2458] undeclared symbol golden_data_loaded, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2880]
INFO: [VRFC 10-2458] undeclared symbol s_rx_pkt_hndler_o_rq_db_rdy, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:3025]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_3to1_interconnect_to_dev_mem.sv" into library reco
INFO: [VRFC 10-311] analyzing module axi_3to1_interconnect_to_dev_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv" into library reco
INFO: [VRFC 10-311] analyzing module axi_5to2_interconnect_to_sys_mem
INFO: [VRFC 10-2458] undeclared symbol m_axi_awregion, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv:673]
INFO: [VRFC 10-2458] undeclared symbol m_axi_arregion, assumed default net type wire [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv:694]
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --relax --debug typical --mt auto -L reco -L ernic_v3_1_1 -L xilinx_vip -L xpm -L cam_v2_2_2 -L vitis_net_p4_v1_0_2 -L -L axi_protocol_checker_v2_0_8 -L unisims_ver -L unimacro_ver -L secureip --snapshot rn_tb_2rdma_top_opt reco.rn_tb_2rdma_top reco.glbl -log xsim_elaborate.log 
Multi-threading is on. Using 3 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'wr_data_count_axis' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:52872]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'm_axis_tkeep' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34033]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'm_axis_tstrb' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34044]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_data_count_axis' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34073]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 's_axis_tkeep' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 's_axis_tstrb' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:34124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_q_depth' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:45267]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_q_depth' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:45783]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'injectdbiterr_rdch' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'injectdbiterr_wdch' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51472]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'injectsbiterr_rdch' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'injectsbiterr_wdch' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51474]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'm_axi_arprot' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:16153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'm_axi_awprot' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:16167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arprot' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:16332]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_awprot' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:16346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dina' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:21669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'douta' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:21672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'ip2bus_len' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:48581]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_q_depth' [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:48850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_awprot' [/home/gexl/Desktop/test2/RecoNIC/shell/plugs/rdma_onic_plugin/reconic_address_map.sv:193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 's_axi_arprot' [/home/gexl/Desktop/test2/RecoNIC/shell/plugs/rdma_onic_plugin/reconic_address_map.sv:204]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'dest_out' [/home/gexl/Desktop/test2/RecoNIC/shell/top/reconic.sv:646]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axi_qdma_mm_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1456]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axi_qdma_mm_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1465]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_compute_logic_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1474]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_compute_logic_bid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1490]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_compute_logic_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1494]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_compute_logic_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1503]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 's_axi_from_sys_crossbar_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1512]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 's_axi_from_sys_crossbar_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1532]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1709]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1729]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm_axi_dev_mem_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1758]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm_axi_dev_mem_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1779]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axi_rdma_completion_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:1874]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_axi_sys_to_dev_crossbar_awregion' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2038]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axi_sys_to_dev_crossbar_bid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2048]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_axi_sys_to_dev_crossbar_arregion' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2059]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axi_sys_to_dev_crossbar_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2066]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axi_awregion' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv:673]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'm_axi_arregion' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_5to2_interconnect_to_sys_mem.sv:694]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_rdma_rsp_payload_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_rdma_rsp_payload_bid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2129]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_rdma_rsp_payload_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2133]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_rdma_rsp_payload_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2142]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2189]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm_axi_dev_mem_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'm_axi_dev_mem_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2259]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2386]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's_axi_compute_logic_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2406]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'golden_num_pkt' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2817]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'm_axi_veri_dev_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2834]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'm_axi_veri_dev_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2845]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'm_axi_veri_sys_arid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2854]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'm_axi_veri_sys_rid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2865]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'm_axi_init_awid' [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv:2913]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axi_awprot' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_3to1_crossbar_wrapper.sv:145]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 12 for port 's_axi_wstrb' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_3to1_crossbar_wrapper.sv:149]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axi_arprot' [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_3to1_crossbar_wrapper.sv:156]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:133]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:175]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:339]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:380]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv:473]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/base_nics/open-nic-shell/src/utility/generic_reset.sv:45]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/base_nics/open-nic-shell/src/utility/generic_reset.sv:48]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/base_nics/open-nic-shell/src/utility/generic_reset.sv:51]
WARNING: [VRFC 10-5021] port 'i_explicit_ack_set' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:51190]
WARNING: [VRFC 10-5021] port 'i_out_errsts_q_ba' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:52104]
WARNING: [VRFC 10-5021] port 'sleep' is not connected on this instance [/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv:32966]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/reconic_axil_crossbar/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv:301]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv:347]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv:519]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv:541]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/gexl/Desktop/test2/RecoNIC/sim/src/axi_read_verify.sv:187]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 133, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 175, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 339, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 380, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 473, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axil_reg_control.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 301, File /home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 347, File /home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 187, File /home/gexl/Desktop/test2/RecoNIC/sim/src/axi_read_verify.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 519, File /home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 541, File /home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_checker.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_top_pkg.sv" Line 1. Module packet_parser_top_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_top_pkg.sv" Line 1. Module packet_parser_top_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/rdma_core/synth/rdma_core.sv" Line 53. Module rdma_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser.sv" Line 52. Module packet_parser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_top.sv" Line 1. Module packet_parser_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/vitis_net_p4_v1_0/hdl/vitis_net_p4_v1_0_rfs.sv" Line 1. Module ltcc(ENABLE=1,GCS_INIT=64'b1000000000000000000000000001011100101001010001110010011110000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/vitis_net_p4_v1_0/hdl/vitis_net_p4_v1_0_rfs.sv" Line 1. Module pkt_rate_limiter_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_parser_engine.sv" Line 1. Module packet_parser_parser_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_parser_engine.sv" Line 1. Module packet_parser_axis_pow2_upsizer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_header_sequence_identifier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_cluster_012 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_start doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_vlan doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_vlan_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_ipv4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_ipv6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_ipv4_options doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_dispatch_on_protocol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_udp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_7 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_reth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_aeth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_ieth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_level_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_sequence_identifier.sv" Line 1. Module packet_parser_hdr_seq_id_state_parse_immdt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_error_check_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_start doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_vlan doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_vlan_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_ipv4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_ipv6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_ipv4_options doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_dispatch_on_protocol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_udp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_7 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_reth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_aeth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_ieth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_level_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_error_check_module.sv" Line 1. Module packet_parser_parse_error_check_state_parse_immdt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_header_field_extractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_cluster_012 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_start doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_vlan doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_vlan_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_ipv4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_ipv6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_ipv4_options doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_dispatch_on_protocol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_udp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_7 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_reth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_aeth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_ieth doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_level_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_header_field_extractor.sv" Line 1. Module packet_parser_hdr_fld_ext_state_parse_immdt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_match_action_engine.sv" Line 1. Module packet_parser_match_action_engine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional0_node_45 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional1_node_46 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional2_node_50 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional3_node_52 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional4_node_54 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional5_node_56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_conditional6_node_58 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/wrk/ci/prod/2021.2/sw/continuous/8687/packages/customer/vivado/data/ip/xilinx/vitis_net_p4_v1_0/hdl/vitis_net_p4_v1_0_rfs.sv" Line 1. Module booleanFunc(WIDTH_A=3,WIDTH_B=1,MODE="!=") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table0_tbl_act doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table1_tbl_act_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table2_tbl_act_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table3_tbl_act_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table4_tbl_act_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table5_tbl_act_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table6_tbl_act_5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table7_tbl_act_6 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table8_tbl_act_7 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table9_tbl_act_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_lookup_engine.sv" Line 1. Module packet_parser_table10_tbl_act_9 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_action0_act_op0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_action0_act_op1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gexl/Desktop/test2/RecoNIC/sim/build/ip/packet_parser/src/verilog/packet_parser_action_engine.sv" Line 1. Module packet_parser_action1_act_0_op0 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package std.std
Compiling package reco.rn_tb_pkg
Compiling package reco.packet_parser_top_pkg
Compiling package reco.sc_util_v1_0_4_pkg
Compiling module reco.rn_tb_generator
Compiling module reco.axil_reg_stimulus
Compiling module reco.axil_reg_control
Compiling module reco.rn_tb_driver
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=2...
Compiling module reco.generic_reset(NUM_INPUT_CLK=2)
Compiling module xpm.xpm_cdc_array_single(WIDTH=9)
Compiling module xpm.xpm_cdc_array_single(WIDTH=11)
Compiling module xpm.xpm_cdc_array_single_default
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=8)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=9)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=81...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=52...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=179...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,WR...
Compiling module xpm.xpm_memory_spram(WRITE_DATA_WIDT...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xpm.xpm_memory_spram(MEMORY_SIZE=102...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16,TDAT...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=86...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=41...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=640,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=64...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=28...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=53...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_INIT_PARA...
Compiling module xpm.xpm_memory_tdpram(MEMORY_INIT_PA...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_axil(CLOCKING_MODE="ind...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=864,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=86...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=864,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=86...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=960,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=96...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=768,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=768,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=76...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=6144...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=61...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8192...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=81...
Compiling module xpm.xpm_memory_base(WRITE_DATA_WIDTH...
Compiling module xpm.xpm_memory_tdpram(WRITE_DATA_WID...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=4096...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=40...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=320,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=96,W...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=96...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=51...
Compiling module xpm.xpm_memory_base(WRITE_DATA_WIDTH...
Compiling module xpm.xpm_memory_tdpram(WRITE_DATA_WID...
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity reco.sync_fifo_fg [\sync_fifo_fg(c_family="virtex7"...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity reco.sync_fifo_fg [\sync_fifo_fg(c_family="virtex7"...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=21...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=52...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=6...
Compiling module xpm.xpm_fifo_sync(WRITE_DATA_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=17...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=160,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=16...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=90...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=81...
Compiling module reco.rdma_core
Compiling module reco.rdma_subsystem
Compiling module reco.rdma_subsystem_wrapper
Compiling module reco.axi_crossbar_v2_1_26_addr_arbite...
Compiling module reco.generic_baseblocks_v2_1_0_carry_...
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.axi_crossbar_v2_1_26_splitter(C_...
Compiling module reco.axi_crossbar_v2_1_26_splitter
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_decerr_slav...
Compiling module reco.axi_crossbar_v2_1_26_crossbar_sa...
Compiling module reco.axi_crossbar_v2_1_26_axi_crossba...
Compiling module reco.reconic_axil_crossbar
Compiling module reco.reconic_address_map
Compiling module reco.rn_reg_control
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module unisims_ver.RAM64X1S(INIT=64'b10000000000000...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module reco.packet_parser
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module reco.packet_filter
Compiling module reco.packet_classification
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,REA...
Compiling module xpm.xpm_fifo_async(WR_DATA_COUNT_WID...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WR_...
Compiling module xpm.xpm_fifo_async(READ_MODE="fwft",...
Compiling module reco.control_command_processor_defaul...
Compiling module reco.cl_box_cmd_array_RAM_AUTO_1R1W
Compiling module reco.cl_box_flow_control_loop_pipe_se...
Compiling module reco.cl_box_cl_box_Pipeline_1
Compiling module reco.cl_box_cl_box_Pipeline_VITIS_LOO...
Compiling module reco.cl_box
Compiling module reco.mmult_localA_RAM_AUTO_1R1W
Compiling module reco.mmult_flow_control_loop_pipe_seq...
Compiling module reco.mmult_mmult_Pipeline_1
Compiling module reco.mmult_mmult_Pipeline_2
Compiling module reco.mmult_mul_32s_32s_32_2_1(NUM_STA...
Compiling module reco.mmult_mmult_Pipeline_systolic1
Compiling module reco.mmult_mux_164_32_1_1(ID=1,din16_...
Compiling module reco.mmult_mmult_Pipeline_4
Compiling module reco.mmult_systolic_m_axi_reg_slice(N...
Compiling module reco.mmult_systolic_m_axi_fifo(DATA_B...
Compiling module reco.mmult_systolic_m_axi_buffer(DATA...
Compiling module reco.mmult_systolic_m_axi_fifo(DEPTH=...
Compiling module reco.mmult_systolic_m_axi_fifo(DATA_B...
Compiling module reco.mmult_systolic_m_axi_fifo(DATA_B...
Compiling module reco.mmult_systolic_m_axi_write(NUM_W...
Compiling module reco.mmult_systolic_m_axi_buffer(DATA...
Compiling module reco.mmult_systolic_m_axi_reg_slice(N...
Compiling module reco.mmult_systolic_m_axi_read(NUM_RE...
Compiling module reco.mmult_systolic_m_axi_throttle(AD...
Compiling module reco.mmult_systolic_m_axi(NUM_READ_OU...
Compiling module reco.mmult
Compiling module reco.compute_logic_wrapper
Compiling module xpm.xpm_cdc_single(SIM_ASSERT_CHK=1)
Compiling module xpm.xpm_cdc_array_single(SIM_ASSERT_...
Compiling module reco.reconic
Compiling module reco.rdma_onic_plugin
Compiling module reco.box_250mhz
Compiling module reco.rdma_rn_wrapper
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.axi_crossbar_v2_1_26_arbiter_res...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module reco.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.axi_crossbar_v2_1_26_wdata_route...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.axi_infrastructure_v1_1_0_axi2ve...
Compiling module reco.axi_infrastructure_v1_1_0_vector...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axi_r...
Compiling module reco.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_addr_arbite...
Compiling module reco.axi_crossbar_v2_1_26_decerr_slav...
Compiling module reco.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module reco.axi_crossbar_v2_1_26_axi_crossba...
Compiling module reco.dev_mem_3to1_axi_crossbar
Compiling module reco.axi_3to1_interconnect_to_dev_mem
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.axi_infrastructure_v1_1_0_axi2ve...
Compiling module reco.axi_infrastructure_v1_1_0_vector...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axi_r...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_addr_arbite...
Compiling module reco.axi_crossbar_v2_1_26_decerr_slav...
Compiling module reco.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module reco.axi_crossbar_v2_1_26_axi_crossba...
Compiling module reco.dev_mem_axi_crossbar
Compiling module reco.axi_interconnect_to_dev_mem
Compiling module reco.generic_baseblocks_v2_1_0_compar...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.axi_crossbar_v2_1_26_wdata_route...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_si_transact...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.axi_infrastructure_v1_1_0_axi2ve...
Compiling module reco.axi_infrastructure_v1_1_0_vector...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axic_...
Compiling module reco.axi_register_slice_v2_1_25_axi_r...
Compiling module reco.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module reco.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_addr_arbite...
Compiling module reco.axi_crossbar_v2_1_26_decerr_slav...
Compiling module reco.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module reco.axi_crossbar_v2_1_26_axi_crossba...
Compiling module reco.sys_mem_5to2_axi_crossbar
Compiling module reco.axi_5to2_interconnect_to_sys_mem
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,US...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_axi_data_width=512,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=19,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=5,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=19,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=19,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=19,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=4194...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=41...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_mm_bram_arch of entity reco.axi_mm_bram [axi_mm_bram_default]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=20,c...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=20,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=20,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=20,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8388...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=83...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_bram_inst_mode=...]
Compiling architecture axi_sys_mm_arch of entity reco.axi_sys_mm [axi_sys_mm_default]
Compiling module reco.axi_protocol_checker_v2_0_11_thr...
Compiling module reco.axi_protocol_checker_v2_0_11_syn...
Compiling module reco.axi_protocol_checker_v2_0_11_axi...
Compiling module reco.axi_protocol_checker_v2_0_11_syn...
Compiling module reco.axi_protocol_checker_v2_0_11_syn...
Compiling module reco.axi_protocol_checker_v2_0_11_cor...
Compiling module reco.axi_protocol_checker_v2_0_11_rep...
Compiling module reco.axi_protocol_checker_v2_0_11_top...
Compiling module reco.axi_protocol_checker
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module reco.axi_read_verify
Compiling module reco.rn_tb_checker
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=8...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=8...
Compiling module reco.init_mem
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_addr_arbite...
Compiling module reco.axi_crossbar_v2_1_26_addr_decode...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.generic_baseblocks_v2_1_0_mux_en...
Compiling module reco.axi_crossbar_v2_1_26_crossbar_sa...
Compiling module reco.axi_crossbar_v2_1_26_axi_crossba...
Compiling module reco.axil_3to1_crossbar
Compiling module reco.axil_3to1_crossbar_wrapper
Compiling module reco.rn_tb_2rdma_top
Compiling module reco.glbl
Built simulation snapshot rn_tb_2rdma_top_opt

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/rn_tb_2rdma_top_opt/xsim_script.tcl
# xsim {rn_tb_2rdma_top_opt} -autoloadwcfg -tclbatch {xsim_tb_top.tcl} -key {Behavioral:sim_1:Functional:rn_tb_2rdma_top}
Time resolution is 1 ps
source xsim_tb_top.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: Simulation object /rn_tb_2rdma_top/traffic_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/table_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/rsp_table_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/golden_resp_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/get_req_feedback_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/axi_read_info_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/axi_dev_mem_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/axi_sys_mem_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/rdma_combined_cfg_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/rdma1_stat_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/rdma2_combined_cfg_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/rdma2_stat_reg_cfg_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/rdma2_recv_cfg_filename was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /rn_tb_2rdma_top/gen_pkt_mbox was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
## run 50ms
INFO: [rn_tb_generator] packets.txt file is not found
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.dma_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_flow_ctrl_mgr/dma_xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_95  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.dma_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.ernic_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_flow_ctrl_mgr/ernic_xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_95  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.ernic_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.cmac_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_flow_ctrl_mgr/cmac_xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_365  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.cmac_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.non_roce_rx_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/non_roce_rx_xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_365  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.non_roce_rx_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_cmac_rx_intf.req_pkt_desc_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_cmac_rx_intf/req_pkt_desc_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_607  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_cmac_rx_intf.req_pkt_desc_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_cmac_rx_intf.rsp_pkt_desc_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_cmac_rx_intf/rsp_pkt_desc_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_607  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_cmac_rx_intf.rsp_pkt_desc_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_pkt_buf.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_pkt_buf/xpm_memory_base_inst/Initial297_735  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_pkt_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_pkt_buf.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_pkt_buf/xpm_memory_base_inst/Initial297_735  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_pkt_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/Initial297_812  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/Initial297_812  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_qpid.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf_qpid/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_qpid.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_qpid.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf_qpid/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_qpid.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_rkey.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf_rkey/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_rkey.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_rkey.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf_rkey/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_rkey.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_pkt_buf.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/Initial297_861  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_pkt_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_pkt_buf.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/Initial297_861  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_pkt_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/Initial297_812  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/Initial297_812  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf_qpid.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_hdr_buf_qpid/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf_qpid.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf_qpid.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_hdr_buf_qpid/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf_qpid.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.xpm_memory_rq_buf_offset.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_hdr_val/xpm_memory_rq_buf_offset/xpm_memory_base_inst/Initial297_1006  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.xpm_memory_rq_buf_offset.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.xpm_memory_rq_buf_offset.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_hdr_val/xpm_memory_rq_buf_offset/xpm_memory_base_inst/Initial297_1006  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.xpm_memory_rq_buf_offset.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.\genblk15.xpm_memory_wr_rq_buf_offset .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_hdr_val/genblk15.xpm_memory_wr_rq_buf_offset/xpm_memory_base_inst/Initial297_1006  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.\genblk15.xpm_memory_wr_rq_buf_offset .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.\genblk15.xpm_memory_wr_rq_buf_offset .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_hdr_val/genblk15.xpm_memory_wr_rq_buf_offset/xpm_memory_base_inst/Initial297_1006  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.\genblk15.xpm_memory_wr_rq_buf_offset .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.axi_awchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_axi_mstr/axi_awchnl_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1064  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.axi_awchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.axi_wchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_axi_mstr/axi_wchnl_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1123  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.axi_wchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.\genblk9.ieth_immdt_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_axi_mstr/genblk9.ieth_immdt_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1191  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.\genblk9.ieth_immdt_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.post_axi_tnfr_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_axi_mstr/post_axi_tnfr_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1252  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.post_axi_tnfr_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_dest_addr.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_hdr_val/xpm_memory_rdrsp_dest_addr/xpm_memory_base_inst/Initial297_1358  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_dest_addr.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_dest_addr.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_hdr_val/xpm_memory_rdrsp_dest_addr/xpm_memory_base_inst/Initial297_1358  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_dest_addr.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_len_remain.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_hdr_val/xpm_memory_rdrsp_len_remain/xpm_memory_base_inst/Initial297_1364  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_len_remain.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_len_remain.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_hdr_val/xpm_memory_rdrsp_len_remain/xpm_memory_base_inst/Initial297_1364  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_len_remain.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.axi_awchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_axi_mstr/axi_awchnl_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1396  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.axi_awchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.axi_wchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_axi_mstr/axi_wchnl_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1454  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.axi_wchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.post_axi_tnfr_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_axi_mstr/post_axi_tnfr_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1523  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.post_axi_tnfr_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.send_cq_db_axis_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/send_cq_db_axis_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1643  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.send_cq_db_axis_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1700  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1700  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[2].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[2].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1700  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[2].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[3].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[3].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[3].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .u_data_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/u_data_memory/xpm_memory_base_inst/Initial297_2167  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .u_data_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .u_data_memory.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/u_data_memory/xpm_memory_base_inst/Initial297_2167  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .u_data_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_msn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_2324  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_msn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_2324  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .u_data_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_msn/u_data_memory/xpm_memory_base_inst/Initial297_2435  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .u_data_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .u_data_memory.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_msn/u_data_memory/xpm_memory_base_inst/Initial297_2435  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .u_data_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_xpm_osq.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_xpm_osq/xpm_memory_base_inst/Initial297_2775  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_xpm_osq.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_xpm_osq.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_xpm_osq/xpm_memory_base_inst/Initial297_2775  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_xpm_osq.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.u_pointer_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/Initial297_2912  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.u_pointer_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/enable_wr_addr.u_wr_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/enable_wr_addr.u_wr_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/enable_rd_addr.u_rd_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/enable_rd_addr.u_rd_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_resp_handler_fsm.u_cqe_proc_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_resp_handler_fsm/u_cqe_proc_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_3041  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_resp_handler_fsm.u_cqe_proc_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_resp_handler_fsm.u_retry_proc_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_resp_handler_fsm/u_retry_proc_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_3099  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_resp_handler_fsm.u_retry_proc_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\genblk6.inst_xpm_max_psn_q .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/genblk6.inst_xpm_max_psn_q/xpm_memory_base_inst/Initial297_3274  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\genblk6.inst_xpm_max_psn_q .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\genblk6.inst_xpm_max_psn_q .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/genblk6.inst_xpm_max_psn_q/xpm_memory_base_inst/Initial297_3274  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\genblk6.inst_xpm_max_psn_q .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.u_pointer_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/u_pointer_memory/xpm_memory_base_inst/Initial297_2912  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.u_pointer_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/enable_wr_addr.u_wr_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/enable_wr_addr.u_wr_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/enable_rd_addr.u_rd_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/enable_rd_addr.u_rd_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_wqe_reload.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_timer/u_wqe_reload/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_3498  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_wqe_reload.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_rnr_reload.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_timer/u_rnr_reload/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_3498  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_rnr_reload.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_per_qp_counter.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_timer/u_per_qp_counter/xpm_memory_base_inst/Initial297_3608  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_per_qp_counter.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_address_channel.xpm_fifo_base_wach_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_write_address_channel.xpm_fifo_base_wach_dut/gen_sdpram.xpm_memory_base_inst/Initial297_3766  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_address_channel.xpm_fifo_base_wach_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_data_channel.xpm_fifo_base_wdch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_write_data_channel.xpm_fifo_base_wdch_dut/gen_sdpram.xpm_memory_base_inst/Initial297_3884  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_data_channel.xpm_fifo_base_wdch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_resp_channel.xpm_fifo_base_wrch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_write_resp_channel.xpm_fifo_base_wrch_dut/gen_sdpram.xpm_memory_base_inst/Initial297_3994  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_resp_channel.xpm_fifo_base_wrch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_read_addr_channel.xpm_fifo_base_rach_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_read_addr_channel.xpm_fifo_base_rach_dut/gen_sdpram.xpm_memory_base_inst/Initial297_3766  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_read_addr_channel.xpm_fifo_base_rach_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_read_data_channel.xpm_fifo_base_rdch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_read_data_channel.xpm_fifo_base_rdch_dut/gen_sdpram.xpm_memory_base_inst/Initial297_4216  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_read_data_channel.xpm_fifo_base_rdch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_conf_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_conf_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_conf_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_conf_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_replica_qp_conf_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_replica_qp_conf_regs/xpm_memory_base_inst/Initial297_4393  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_replica_qp_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_replica_qp_conf_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_replica_qp_conf_regs/xpm_memory_base_inst/Initial297_4393  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_replica_qp_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_adv_conf_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_adv_conf_regs/xpm_memory_base_inst/Initial297_4410  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_adv_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_adv_conf_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_adv_conf_regs/xpm_memory_base_inst/Initial297_4410  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_adv_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ba_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_ba_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ba_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_ba_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk3.inst_qp_rq_ba_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk3.inst_qp_rq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk3.inst_qp_rq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk3.inst_qp_rq_ba_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk3.inst_qp_rq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk3.inst_qp_rq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_ba_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_ba_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_ba_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_ba_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk4.inst_qp_sq_ba_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk4.inst_qp_sq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk4.inst_qp_sq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk4.inst_qp_sq_ba_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk4.inst_qp_sq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk4.inst_qp_sq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_ba_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_cq_ba_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_ba_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_cq_ba_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk5.inst_qp_cq_ba_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk5.inst_qp_cq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk5.inst_qp_cq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk5.inst_qp_cq_ba_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk5.inst_qp_cq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk5.inst_qp_cq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_wrptrdb_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_wrptrdb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_wrptrdb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_wrptrdb_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_wrptrdb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_wrptrdb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk6.inst_qp_rq_wrptrdb_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk6.inst_qp_rq_wrptrdb_msb_regs/xpm_memory_base_inst/Initial297_4573  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk6.inst_qp_rq_wrptrdb_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk6.inst_qp_rq_wrptrdb_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk6.inst_qp_rq_wrptrdb_msb_regs/xpm_memory_base_inst/Initial297_4573  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk6.inst_qp_rq_wrptrdb_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_cmpldb_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_cmpldb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_cmpldb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_cmpldb_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_cmpldb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_cmpldb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk7.inst_qp_sq_cmpldb_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk7.inst_qp_sq_cmpldb_msb_regs/xpm_memory_base_inst/Initial297_4573  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk7.inst_qp_sq_cmpldb_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk7.inst_qp_sq_cmpldb_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk7.inst_qp_sq_cmpldb_msb_regs/xpm_memory_base_inst/Initial297_4573  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk7.inst_qp_sq_cmpldb_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_hdptr_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_cq_hdptr_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_hdptr_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_hdptr_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_cq_hdptr_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_hdptr_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ci_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_ci_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ci_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ci_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_ci_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ci_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_pidb_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_pidb_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_pidb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_pidb_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_pidb_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_pidb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_depth_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_depth_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_depth_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_depth_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_depth_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_depth_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_depth_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_depth_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_depth_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_depth_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_depth_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_depth_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_psn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_psn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_last_rq_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_last_rq_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_last_rq_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_last_rq_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_last_rq_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_last_rq_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk8.inst_pd_number_qp_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk8.inst_pd_number_qp_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk8.inst_pd_number_qp_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk8.inst_pd_number_qp_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk8.inst_pd_number_qp_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk8.inst_pd_number_qp_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_pd_number_0_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_pd_number_0_pd_regs/xpm_memory_base_inst/Initial297_4817  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_pd_number_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_pd_number_0_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_pd_number_0_pd_regs/xpm_memory_base_inst/Initial297_4817  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_pd_number_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_0_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_0_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_0_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_0_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_1_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_1_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_1_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_1_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_1_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_1_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_0_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_0_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_0_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_0_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_1_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_1_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_1_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_1_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_1_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_1_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_r_key_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_r_key_pd_regs/xpm_memory_base_inst/Initial297_4919  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_r_key_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_r_key_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_r_key_pd_regs/xpm_memory_base_inst/Initial297_4919  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_r_key_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_msb_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_msb_regs/xpm_memory_base_inst/Initial297_4960  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_msb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_msb_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_msb_regs/xpm_memory_base_inst/Initial297_4960  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_msb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_access_type_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_access_type_pd_regs/xpm_memory_base_inst/Initial297_4981  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_access_type_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_access_type_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_access_type_pd_regs/xpm_memory_base_inst/Initial297_4981  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_access_type_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_dest_qpid_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_dest_qpid_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_dest_qpid_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_dest_qpid_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_dest_qpid_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_dest_qpid_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_timeout_reg1.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_timeout_reg1/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_timeout_reg1.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_timeout_reg1.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_timeout_reg1/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_timeout_reg1.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote1_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote1_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote1_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote1_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote2_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote2_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote2_replica_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote2_replica_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote1_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote1_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote1_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote1_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote2_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote2_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote2_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote2_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote3_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote3_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote3_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote3_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote4_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote4_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote4_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote4_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_curr_sqptr_proc_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_curr_sqptr_proc_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_curr_sqptr_proc_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_curr_sqptr_proc_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_curr_sqptr_proc_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_curr_sqptr_proc_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_msn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_msn_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_msn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_msn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_msn_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_msn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_ssn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_ssn_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_ssn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_ssn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_ssn_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_ssn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_psn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_psn_regs/xpm_memory_base_inst/Initial297_5321  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_psn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_psn_regs/xpm_memory_base_inst/Initial297_5321  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_retry_cnt_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_retry_cnt_regs/xpm_memory_base_inst/Initial297_5342  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_retry_cnt_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_retry_cnt_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_retry_cnt_regs/xpm_memory_base_inst/Initial297_5342  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_retry_cnt_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_resp_psn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_resp_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_resp_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_resp_psn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_resp_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_resp_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_rq_buf_ca_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_rq_buf_ca_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_rq_buf_ca_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_rq_buf_ca_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_rq_buf_ca_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_rq_buf_ca_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk9.inst_rq_buf_ca_regs_msb .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk9.inst_rq_buf_ca_regs_msb/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk9.inst_rq_buf_ca_regs_msb .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk9.inst_rq_buf_ca_regs_msb .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk9.inst_rq_buf_ca_regs_msb/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk9.inst_rq_buf_ca_regs_msb .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_wqe_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_wqe_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_wqe_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_wqe_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_wqe_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_wqe_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_rq_pi_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_rq_pi_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_rq_pi_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_rq_pi_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_rq_pi_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_rq_pi_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_ret_sq_psn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_ret_sq_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_ret_sq_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_ret_sq_psn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_ret_sq_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_ret_sq_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.u_db_update_curr_sqptr.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/u_db_update_curr_sqptr/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_5501  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.u_db_update_curr_sqptr.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_curr_sqptr.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_xpm_duplicate_curr_sqptr/xpm_memory_base_inst/Initial297_5546  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_curr_sqptr.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_curr_sqptr.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_xpm_duplicate_curr_sqptr/xpm_memory_base_inst/Initial297_5546  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_curr_sqptr.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.u_db_update_sq_pidb.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/u_db_update_sq_pidb/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_5501  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.u_db_update_sq_pidb.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_sq_pidb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_xpm_duplicate_sq_pidb/xpm_memory_base_inst/Initial297_5546  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_sq_pidb.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_sq_pidb.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_xpm_duplicate_sq_pidb/xpm_memory_base_inst/Initial297_5546  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_sq_pidb.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_wqe_fifo.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_wqe_fifo/xpm_memory_base_inst/Initial297_5823  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_wqe_fifo.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_wqe_fifo.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_wqe_fifo/xpm_memory_base_inst/Initial297_5823  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_wqe_fifo.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_i_osq_pop.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/u_i_osq_pop/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_i_osq_pop.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_i_wqe_dropped.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/u_i_wqe_dropped/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_i_wqe_dropped.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_retransmit_wqe_droppped.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/u_retransmit_wqe_droppped/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_retransmit_wqe_droppped.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_osq_manager.u_pointer_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/Initial297_2912  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_osq_manager.u_pointer_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.hdr_gen_inst.\genblk8.inst_data_buf_blk_alloc .inst_init_fifo.\genblk1.inst_dcmd_tbl_bram .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/hdr_gen_inst/genblk8.inst_data_buf_blk_alloc/inst_init_fifo/genblk1.inst_dcmd_tbl_bram/xpm_memory_base_inst/Initial297_6432  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.hdr_gen_inst.\genblk8.inst_data_buf_blk_alloc .inst_init_fifo.\genblk1.inst_dcmd_tbl_bram .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.hdr_gen_inst.\genblk8.inst_data_buf_blk_alloc .inst_init_fifo.\genblk1.inst_dcmd_tbl_bram .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/hdr_gen_inst/genblk8.inst_data_buf_blk_alloc/inst_init_fifo/genblk1.inst_dcmd_tbl_bram/xpm_memory_base_inst/Initial297_6432  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.hdr_gen_inst.\genblk8.inst_data_buf_blk_alloc .inst_init_fifo.\genblk1.inst_dcmd_tbl_bram .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.sgl_buffer_xpm.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/buf_mgr_inst/sgl_buffer_xpm/xpm_memory_base_inst/Initial297_6450  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.sgl_buffer_xpm.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.sgl_buffer_xpm.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/buf_mgr_inst/sgl_buffer_xpm/xpm_memory_base_inst/Initial297_6450  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.sgl_buffer_xpm.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.hdr_buffer_xpm.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/Initial297_6464  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.hdr_buffer_xpm.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.hdr_buffer_xpm.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/Initial297_6464  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.hdr_buffer_xpm.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_0.axi_req_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/dma_inst/XPM_16_3_0.axi_req_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_6504  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_0.axi_req_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_1.axis_data_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_6544  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_1.axis_data_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_2.axi_len_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/dma_inst/XPM_16_3_2.axi_len_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_6584  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_2.axi_len_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_3.hdr_req_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/dma_inst/XPM_16_3_3.hdr_req_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_6642  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_3.hdr_req_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_tdp_wr_ptr_buf .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_tdp_wr_ptr_buf/xpm_memory_base_inst/Initial297_6754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_tdp_wr_ptr_buf .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf/xpm_memory_base_inst/Initial297_6754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_dup_tdp_wr_ptr_buf .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_dup_tdp_wr_ptr_buf/xpm_memory_base_inst/Initial297_6754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_dup_tdp_wr_ptr_buf .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rdma_subsystem_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf/xpm_memory_base_inst/Initial297_6754  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rdma_subsystem_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.buffer_mac_rx_data.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rn_dut/rdma_onic_plugin_inst/reconic_inst/buffer_mac_rx_data/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_6964  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.buffer_mac_rx_data.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.pacekt_classification_inst.packet_filter_inst.filter_rdma_pkt_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rn_dut/rdma_onic_plugin_inst/reconic_inst/pacekt_classification_inst/packet_filter_inst/filter_rdma_pkt_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_7521  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.pacekt_classification_inst.packet_filter_inst.filter_rdma_pkt_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.pacekt_classification_inst.packet_filter_inst.filter_metadata_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rn_dut/rdma_onic_plugin_inst/reconic_inst/pacekt_classification_inst/packet_filter_inst/filter_metadata_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_7579  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.pacekt_classification_inst.packet_filter_inst.filter_metadata_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.pacekt_classification_inst.packet_filter_inst.filter_non_rdma_pkt_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rn_dut/rdma_onic_plugin_inst/reconic_inst/pacekt_classification_inst/packet_filter_inst/filter_non_rdma_pkt_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_7521  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.pacekt_classification_inst.packet_filter_inst.filter_non_rdma_pkt_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.compute_logic_inst.ctl_cmd_proc.ctl_cmd_afifo.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rn_dut/rdma_onic_plugin_inst/reconic_inst/compute_logic_inst/ctl_cmd_proc/ctl_cmd_afifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_7712  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.compute_logic_inst.ctl_cmd_proc.ctl_cmd_afifo.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.compute_logic_inst.ctl_cmd_proc.ker_status_afifo.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rn_dut/rdma_onic_plugin_inst/reconic_inst/compute_logic_inst/ctl_cmd_proc/ker_status_afifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_7712  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.compute_logic_inst.ctl_cmd_proc.ker_status_afifo.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_arid_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_arid_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_11709  Scope: rn_tb_2rdma_top.rdma_arid_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_init_sys_awid_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_init_sys_awid_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_11749  Scope: rn_tb_2rdma_top.rdma_init_sys_awid_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.rdma_init_sys_arid_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_init_sys_arid_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_11749  Scope: rn_tb_2rdma_top.rdma_init_sys_arid_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.axi_dev_mem_inst.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/axi_dev_mem_inst/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial297_11816  Scope: rn_tb_2rdma_top.axi_dev_mem_inst.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.axi_sys_mem_inst.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/axi_sys_mem_inst/U0/gint_inst/xpm_tdpram_mem_gen/xpm_memory_inst/xpm_memory_base_inst/Initial297_12087  Scope: rn_tb_2rdma_top.axi_sys_mem_inst.U0.gint_inst.xpm_tdpram_mem_gen.xpm_memory_inst.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.result_checker.golden_axis_non_roce_pkt_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/result_checker/golden_axis_non_roce_pkt_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_13340  Scope: rn_tb_2rdma_top.result_checker.golden_axis_non_roce_pkt_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.init_sys_mem.init_axi_bram_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/init_sys_mem/init_axi_bram_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_13427  Scope: rn_tb_2rdma_top.init_sys_mem.init_axi_bram_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.init_dev_mem.init_axi_bram_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/init_dev_mem/init_axi_bram_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_13427  Scope: rn_tb_2rdma_top.init_dev_mem.init_axi_bram_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.dma_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_flow_ctrl_mgr/dma_xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_95  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.dma_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.ernic_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_flow_ctrl_mgr/ernic_xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_95  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.ernic_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.cmac_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_flow_ctrl_mgr/cmac_xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_365  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_flow_ctrl_mgr.cmac_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.non_roce_rx_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/non_roce_rx_xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_365  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.non_roce_rx_xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_cmac_rx_intf.req_pkt_desc_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_cmac_rx_intf/req_pkt_desc_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_607  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_cmac_rx_intf.req_pkt_desc_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_cmac_rx_intf.rsp_pkt_desc_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_cmac_rx_intf/rsp_pkt_desc_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_607  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_cmac_rx_intf.rsp_pkt_desc_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_pkt_buf.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_pkt_buf/xpm_memory_base_inst/Initial297_735  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_pkt_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_pkt_buf.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_pkt_buf/xpm_memory_base_inst/Initial297_735  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_pkt_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/Initial297_812  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf/xpm_memory_base_inst/Initial297_812  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_qpid.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf_qpid/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_qpid.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_qpid.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf_qpid/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_qpid.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_rkey.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf_rkey/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_rkey.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_rkey.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_req_hdr_buf_rkey/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_req_hdr_buf_rkey.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_pkt_buf.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/Initial297_861  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_pkt_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_pkt_buf.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_pkt_buf/xpm_memory_base_inst/Initial297_861  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_pkt_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/Initial297_812  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_hdr_buf/xpm_memory_base_inst/Initial297_812  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf_qpid.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_hdr_buf_qpid/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf_qpid.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf_qpid.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/xpm_rsp_hdr_buf_qpid/xpm_memory_base_inst/Initial297_827  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.xpm_rsp_hdr_buf_qpid.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.xpm_memory_rq_buf_offset.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_hdr_val/xpm_memory_rq_buf_offset/xpm_memory_base_inst/Initial297_1006  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.xpm_memory_rq_buf_offset.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.xpm_memory_rq_buf_offset.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_hdr_val/xpm_memory_rq_buf_offset/xpm_memory_base_inst/Initial297_1006  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.xpm_memory_rq_buf_offset.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.\genblk15.xpm_memory_wr_rq_buf_offset .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_hdr_val/genblk15.xpm_memory_wr_rq_buf_offset/xpm_memory_base_inst/Initial297_1006  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.\genblk15.xpm_memory_wr_rq_buf_offset .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.\genblk15.xpm_memory_wr_rq_buf_offset .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_hdr_val/genblk15.xpm_memory_wr_rq_buf_offset/xpm_memory_base_inst/Initial297_1006  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_hdr_val.\genblk15.xpm_memory_wr_rq_buf_offset .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.axi_awchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_axi_mstr/axi_awchnl_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1064  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.axi_awchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.axi_wchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_axi_mstr/axi_wchnl_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1123  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.axi_wchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.\genblk9.ieth_immdt_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_axi_mstr/genblk9.ieth_immdt_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1191  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.\genblk9.ieth_immdt_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.post_axi_tnfr_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_req_axi_mstr/post_axi_tnfr_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1252  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_req_axi_mstr.post_axi_tnfr_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_dest_addr.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_hdr_val/xpm_memory_rdrsp_dest_addr/xpm_memory_base_inst/Initial297_1358  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_dest_addr.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_dest_addr.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_hdr_val/xpm_memory_rdrsp_dest_addr/xpm_memory_base_inst/Initial297_1358  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_dest_addr.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_len_remain.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_hdr_val/xpm_memory_rdrsp_len_remain/xpm_memory_base_inst/Initial297_1364  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_len_remain.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_len_remain.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_hdr_val/xpm_memory_rdrsp_len_remain/xpm_memory_base_inst/Initial297_1364  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_hdr_val.xpm_memory_rdrsp_len_remain.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.axi_awchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_axi_mstr/axi_awchnl_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1396  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.axi_awchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.axi_wchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_axi_mstr/axi_wchnl_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1454  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.axi_wchnl_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.post_axi_tnfr_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_rx_pkt_handler/u_rx_rsp_axi_mstr/post_axi_tnfr_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1523  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_rx_pkt_handler.u_rx_rsp_axi_mstr.post_axi_tnfr_fifo.XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.send_cq_db_axis_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/send_cq_db_axis_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1643  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.send_cq_db_axis_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1700  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1700  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[2].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[2].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1700  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[2].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[0].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[1].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[2].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[3].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[3].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[3].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .\rd_arb_inst.rd_inputs_in_fifo.wrreq_fifo_insts[4].u_in_rdreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .u_data_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/u_data_memory/xpm_memory_base_inst/Initial297_2167  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .u_data_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .u_data_memory.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_psn/u_data_memory/xpm_memory_base_inst/Initial297_2167  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_psn .u_data_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_msn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_2324  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[0].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_msn/wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_2324  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .\wr_arb_inst.inputs_in_fifo.wrreq_fifo_insts[1].u_in_wrreq_fifo .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .u_data_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_msn/u_data_memory/xpm_memory_base_inst/Initial297_2435  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .u_data_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .u_data_memory.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/ackanacked_psn_move_to_mem.u_acknacked_msn/u_data_memory/xpm_memory_base_inst/Initial297_2435  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\ackanacked_psn_move_to_mem.u_acknacked_msn .u_data_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_xpm_osq.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_xpm_osq/xpm_memory_base_inst/Initial297_2775  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_xpm_osq.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_xpm_osq.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_xpm_osq/xpm_memory_base_inst/Initial297_2775  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_xpm_osq.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.u_pointer_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/Initial297_2912  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.u_pointer_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/enable_wr_addr.u_wr_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/enable_wr_addr.u_wr_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/enable_rd_addr.u_rd_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_osq_manager/enable_rd_addr.u_rd_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_osq_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_resp_handler_fsm.u_cqe_proc_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_resp_handler_fsm/u_cqe_proc_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_3041  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_resp_handler_fsm.u_cqe_proc_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_resp_handler_fsm.u_retry_proc_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_resp_handler_fsm/u_retry_proc_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_3099  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_resp_handler_fsm.u_retry_proc_fifo.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\genblk6.inst_xpm_max_psn_q .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/genblk6.inst_xpm_max_psn_q/xpm_memory_base_inst/Initial297_3274  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\genblk6.inst_xpm_max_psn_q .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\genblk6.inst_xpm_max_psn_q .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/genblk6.inst_xpm_max_psn_q/xpm_memory_base_inst/Initial297_3274  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.\genblk6.inst_xpm_max_psn_q .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.u_pointer_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/u_pointer_memory/xpm_memory_base_inst/Initial297_2912  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.u_pointer_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/enable_wr_addr.u_wr_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/enable_wr_addr.u_wr_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_wr_addr.u_wr_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/enable_rd_addr.u_rd_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_mpsnbuf_manager/enable_rd_addr.u_rd_addr_mem/xpm_memory_base_inst/Initial297_2932  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_mpsnbuf_manager.\enable_rd_addr.u_rd_addr_mem .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_wqe_reload.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_timer/u_wqe_reload/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_3498  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_wqe_reload.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_rnr_reload.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_timer/u_rnr_reload/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_3498  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_rnr_reload.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_per_qp_counter.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_resp_handler/inst_timer/u_per_qp_counter/xpm_memory_base_inst/Initial297_3608  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_resp_handler.inst_timer.u_per_qp_counter.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_address_channel.xpm_fifo_base_wach_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_write_address_channel.xpm_fifo_base_wach_dut/gen_sdpram.xpm_memory_base_inst/Initial297_3766  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_address_channel.xpm_fifo_base_wach_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_data_channel.xpm_fifo_base_wdch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_write_data_channel.xpm_fifo_base_wdch_dut/gen_sdpram.xpm_memory_base_inst/Initial297_3884  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_data_channel.xpm_fifo_base_wdch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_resp_channel.xpm_fifo_base_wrch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_write_resp_channel.xpm_fifo_base_wrch_dut/gen_sdpram.xpm_memory_base_inst/Initial297_3994  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_write_resp_channel.xpm_fifo_base_wrch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_read_addr_channel.xpm_fifo_base_rach_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_read_addr_channel.xpm_fifo_base_rach_dut/gen_sdpram.xpm_memory_base_inst/Initial297_3766  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_read_addr_channel.xpm_fifo_base_rach_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_read_data_channel.xpm_fifo_base_rdch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/u_xpm_fifo_axil_wrap/xpm_fifo_axil_inst/axi_read_data_channel.xpm_fifo_base_rdch_dut/gen_sdpram.xpm_memory_base_inst/Initial297_4216  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.u_xpm_fifo_axil_wrap.xpm_fifo_axil_inst.\axi_read_data_channel.xpm_fifo_base_rdch_dut .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_conf_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_conf_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_conf_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_conf_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_replica_qp_conf_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_replica_qp_conf_regs/xpm_memory_base_inst/Initial297_4393  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_replica_qp_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_replica_qp_conf_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_replica_qp_conf_regs/xpm_memory_base_inst/Initial297_4393  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_replica_qp_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_adv_conf_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_adv_conf_regs/xpm_memory_base_inst/Initial297_4410  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_adv_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_adv_conf_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_adv_conf_regs/xpm_memory_base_inst/Initial297_4410  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_adv_conf_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ba_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_ba_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ba_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_ba_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk3.inst_qp_rq_ba_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk3.inst_qp_rq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk3.inst_qp_rq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk3.inst_qp_rq_ba_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk3.inst_qp_rq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk3.inst_qp_rq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_ba_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_ba_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_ba_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_ba_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk4.inst_qp_sq_ba_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk4.inst_qp_sq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk4.inst_qp_sq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk4.inst_qp_sq_ba_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk4.inst_qp_sq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk4.inst_qp_sq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_ba_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_cq_ba_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_ba_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_cq_ba_regs/xpm_memory_base_inst/Initial297_4308  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_ba_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk5.inst_qp_cq_ba_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk5.inst_qp_cq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk5.inst_qp_cq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk5.inst_qp_cq_ba_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk5.inst_qp_cq_ba_msb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk5.inst_qp_cq_ba_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_wrptrdb_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_wrptrdb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_wrptrdb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_wrptrdb_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_wrptrdb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_wrptrdb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk6.inst_qp_rq_wrptrdb_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk6.inst_qp_rq_wrptrdb_msb_regs/xpm_memory_base_inst/Initial297_4573  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk6.inst_qp_rq_wrptrdb_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk6.inst_qp_rq_wrptrdb_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk6.inst_qp_rq_wrptrdb_msb_regs/xpm_memory_base_inst/Initial297_4573  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk6.inst_qp_rq_wrptrdb_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_cmpldb_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_cmpldb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_cmpldb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_cmpldb_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_cmpldb_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_cmpldb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk7.inst_qp_sq_cmpldb_msb_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk7.inst_qp_sq_cmpldb_msb_regs/xpm_memory_base_inst/Initial297_4573  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk7.inst_qp_sq_cmpldb_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk7.inst_qp_sq_cmpldb_msb_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk7.inst_qp_sq_cmpldb_msb_regs/xpm_memory_base_inst/Initial297_4573  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk7.inst_qp_sq_cmpldb_msb_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_hdptr_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_cq_hdptr_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_hdptr_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_hdptr_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_cq_hdptr_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_cq_hdptr_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ci_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_ci_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ci_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ci_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_ci_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_ci_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_pidb_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_pidb_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_pidb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_pidb_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_pidb_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_pidb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_depth_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_depth_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_depth_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_depth_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_depth_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_depth_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_depth_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_depth_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_depth_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_depth_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_rq_depth_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_rq_depth_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_psn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_psn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_sq_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_sq_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_last_rq_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_last_rq_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_last_rq_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_last_rq_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_last_rq_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_last_rq_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk8.inst_pd_number_qp_regs .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk8.inst_pd_number_qp_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk8.inst_pd_number_qp_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk8.inst_pd_number_qp_regs .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk8.inst_pd_number_qp_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk8.inst_pd_number_qp_regs .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_pd_number_0_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_pd_number_0_pd_regs/xpm_memory_base_inst/Initial297_4817  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_pd_number_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_pd_number_0_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_pd_number_0_pd_regs/xpm_memory_base_inst/Initial297_4817  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_pd_number_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_0_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_0_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_0_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_0_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_1_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_1_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_1_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_1_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_virt_addr_1_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_virt_addr_1_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_0_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_0_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_0_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_0_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_0_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_1_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_1_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_1_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_1_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_base_addr_1_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_base_addr_1_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_r_key_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_r_key_pd_regs/xpm_memory_base_inst/Initial297_4919  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_r_key_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_r_key_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_buf_r_key_pd_regs/xpm_memory_base_inst/Initial297_4919  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_buf_r_key_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_regs/xpm_memory_base_inst/Initial297_4838  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_msb_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_msb_regs/xpm_memory_base_inst/Initial297_4960  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_msb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_msb_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_w_r_buf_len_pd_msb_regs/xpm_memory_base_inst/Initial297_4960  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_w_r_buf_len_pd_msb_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_access_type_pd_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_access_type_pd_regs/xpm_memory_base_inst/Initial297_4981  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_access_type_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_access_type_pd_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_access_type_pd_regs/xpm_memory_base_inst/Initial297_4981  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_access_type_pd_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_dest_qpid_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_dest_qpid_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_dest_qpid_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_dest_qpid_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_dest_qpid_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_dest_qpid_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_timeout_reg1.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_timeout_reg1/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_timeout_reg1.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_timeout_reg1.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_timeout_reg1/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_timeout_reg1.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote1_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote1_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote1_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote1_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote1_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote2_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote2_regs/xpm_memory_base_inst/Initial297_4671  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote2_replica_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_mac_remote2_replica_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_mac_remote2_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote1_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote1_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote1_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote1_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote1_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote2_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote2_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote2_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote2_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote2_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote3_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote3_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote3_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote3_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote3_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote4_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote4_regs/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_replica_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote4_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_replica_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_ip_remote4_replica_regs/xpm_memory_base_inst/Initial297_5062  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_ip_remote4_replica_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_curr_sqptr_proc_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_curr_sqptr_proc_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_curr_sqptr_proc_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_curr_sqptr_proc_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_curr_sqptr_proc_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_curr_sqptr_proc_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_msn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_msn_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_msn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_msn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_msn_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_msn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_ssn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_ssn_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_ssn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_ssn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_qp_stat_ssn_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_qp_stat_ssn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_psn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_psn_regs/xpm_memory_base_inst/Initial297_5321  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_psn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_psn_regs/xpm_memory_base_inst/Initial297_5321  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_retry_cnt_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_retry_cnt_regs/xpm_memory_base_inst/Initial297_5342  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_retry_cnt_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_retry_cnt_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_retry_cnt_regs/xpm_memory_base_inst/Initial297_5342  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_retry_cnt_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_resp_psn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_resp_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_resp_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_resp_psn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_resp_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_resp_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_rq_buf_ca_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_rq_buf_ca_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_rq_buf_ca_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_rq_buf_ca_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_rq_buf_ca_regs/xpm_memory_base_inst/Initial297_4431  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_rq_buf_ca_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk9.inst_rq_buf_ca_regs_msb .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk9.inst_rq_buf_ca_regs_msb/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk9.inst_rq_buf_ca_regs_msb .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk9.inst_rq_buf_ca_regs_msb .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/genblk9.inst_rq_buf_ca_regs_msb/xpm_memory_base_inst/Initial297_4452  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.\genblk9.inst_rq_buf_ca_regs_msb .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_wqe_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_wqe_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_wqe_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_wqe_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_wqe_regs/xpm_memory_base_inst/Initial297_4648  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_wqe_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_rq_pi_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_rq_pi_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_rq_pi_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_rq_pi_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_rq_pi_regs/xpm_memory_base_inst/Initial297_5099  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_rq_pi_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_ret_sq_psn_regs.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_ret_sq_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_ret_sq_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_ret_sq_psn_regs.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_stat_ret_sq_psn_regs/xpm_memory_base_inst/Initial297_4754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_stat_ret_sq_psn_regs.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.u_db_update_curr_sqptr.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/u_db_update_curr_sqptr/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_5501  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.u_db_update_curr_sqptr.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_curr_sqptr.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_xpm_duplicate_curr_sqptr/xpm_memory_base_inst/Initial297_5546  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_curr_sqptr.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_curr_sqptr.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_xpm_duplicate_curr_sqptr/xpm_memory_base_inst/Initial297_5546  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_curr_sqptr.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.u_db_update_sq_pidb.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/u_db_update_sq_pidb/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_5501  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.u_db_update_sq_pidb.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_sq_pidb.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_xpm_duplicate_sq_pidb/xpm_memory_base_inst/Initial297_5546  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_sq_pidb.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_sq_pidb.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_rnic_config/inst_xpm_duplicate_sq_pidb/xpm_memory_base_inst/Initial297_5546  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_rnic_config.inst_xpm_duplicate_sq_pidb.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_wqe_fifo.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_wqe_fifo/xpm_memory_base_inst/Initial297_5823  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_wqe_fifo.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_wqe_fifo.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_wqe_fifo/xpm_memory_base_inst/Initial297_5823  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_wqe_fifo.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_i_osq_pop.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/u_i_osq_pop/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_i_osq_pop.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_i_wqe_dropped.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/u_i_wqe_dropped/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_i_wqe_dropped.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_retransmit_wqe_droppped.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/u_retransmit_wqe_droppped/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_1881  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.u_retransmit_wqe_droppped.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_osq_manager.u_pointer_memory.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/inst_qp_mgr/inst_osq_manager/u_pointer_memory/xpm_memory_base_inst/Initial297_2912  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.inst_qp_mgr.inst_osq_manager.u_pointer_memory.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.hdr_gen_inst.\genblk8.inst_data_buf_blk_alloc .inst_init_fifo.\genblk1.inst_dcmd_tbl_bram .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/hdr_gen_inst/genblk8.inst_data_buf_blk_alloc/inst_init_fifo/genblk1.inst_dcmd_tbl_bram/xpm_memory_base_inst/Initial297_6432  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.hdr_gen_inst.\genblk8.inst_data_buf_blk_alloc .inst_init_fifo.\genblk1.inst_dcmd_tbl_bram .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.hdr_gen_inst.\genblk8.inst_data_buf_blk_alloc .inst_init_fifo.\genblk1.inst_dcmd_tbl_bram .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/hdr_gen_inst/genblk8.inst_data_buf_blk_alloc/inst_init_fifo/genblk1.inst_dcmd_tbl_bram/xpm_memory_base_inst/Initial297_6432  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.hdr_gen_inst.\genblk8.inst_data_buf_blk_alloc .inst_init_fifo.\genblk1.inst_dcmd_tbl_bram .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.sgl_buffer_xpm.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/buf_mgr_inst/sgl_buffer_xpm/xpm_memory_base_inst/Initial297_6450  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.sgl_buffer_xpm.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.sgl_buffer_xpm.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/buf_mgr_inst/sgl_buffer_xpm/xpm_memory_base_inst/Initial297_6450  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.sgl_buffer_xpm.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.hdr_buffer_xpm.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/Initial297_6464  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.hdr_buffer_xpm.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.hdr_buffer_xpm.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/buf_mgr_inst/hdr_buffer_xpm/xpm_memory_base_inst/Initial297_6464  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.buf_mgr_inst.hdr_buffer_xpm.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_0.axi_req_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/dma_inst/XPM_16_3_0.axi_req_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_6504  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_0.axi_req_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_1.axis_data_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/dma_inst/XPM_16_3_1.axis_data_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_6544  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_1.axis_data_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_2.axi_len_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/dma_inst/XPM_16_3_2.axi_len_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_6584  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_2.axi_len_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_3.hdr_req_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/dma_inst/XPM_16_3_3.hdr_req_fifo/XPM_FIFO_SYNC/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial297_6642  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.dma_inst.\XPM_16_3_3.hdr_req_fifo .XPM_FIFO_SYNC.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_tdp_wr_ptr_buf .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_tdp_wr_ptr_buf/xpm_memory_base_inst/Initial297_6754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_tdp_wr_ptr_buf .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf/xpm_memory_base_inst/Initial297_6754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_tdp_rd_ptr_buf .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_dup_tdp_wr_ptr_buf .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_dup_tdp_wr_ptr_buf/xpm_memory_base_inst/Initial297_6754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_dup_tdp_wr_ptr_buf .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf .xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /rn_tb_2rdma_top/remote_peer_rdma_inst/rdma_subsystem_inst/rdma_inst/inst/wqe_proc_top_inst/ack_buf_inst/EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf/xpm_memory_base_inst/Initial297_6754  Scope: rn_tb_2rdma_top.remote_peer_rdma_inst.rdma_subsystem_inst.rdma_inst.inst.wqe_proc_top_inst.ack_buf_inst.\EN_RD_WR_MIDDLE.inst_dup_tdp_rd_ptr_buf .xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
INFO: [rn_tb_driver] time=500000 Getting packets in axi-streaming mode
WARNING: file .txt could not be opened
WARNING: file .txt could not be opened
WARNING: file .txt could not be opened
WARNING: file .txt could not be opened
WARNING: file .txt could not be opened
WARNING: file .txt could not be opened
WARNING: file .txt could not be opened
WARNING: file .txt could not be opened
INFO: [axil_reg_stimulus], time=             1005000, no .txt file to configure table
INFO: [init_mem_dev] time=           123918000, Memory is initialized
INFO: [init_mem_dev] time=           123918000, Memory is initialized
INFO: [init_mem_dev] time=           123923000, Memory is initialized
INFO: [init_mem_sys] time=           185393000, Memory is initialized
INFO: [init_mem_sys] time=           185398000, Memory is initialized
INFO: [init_mem_sys] time=           185403000, Memory is initialized
INFO: [axil_reg_control | configure?] time=           193675000, Finished reading rdma2_combined_config.txt file
INFO: [axil_reg_control | configure?] time=           201045000, Finished reading rdma_combined_config.txt file
INFO: [rn_tb_2rdma_top] packet_data=00000000cdab000000000a000080020000003412000c00002800b71221430a0a00000a1400009c1c1140004001003c0001450008f0e0d0c0b0a0605040302010 ffffffffffffffff 0
INFO: [rn_tb_2rdma_top] packet_data=00000000cdab000000000a000080020000003412000c00002800b71221430a0a00000a1400009c1c1140004001003c0001450008f0e0cc38a95b400000001600 00000000000003ff 1

Time: 201875 ns Started: 201865 ns Scope: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rn_dut/rdma_onic_plugin_inst/reconic_inst/roce_pkt_recved_cdc File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv Line:267
Error: [XPM_CDC_SINGLE S-1] Input data at 201875000 is not stable long enough to be sampled twice by the destination clock. Data in source domain may not transfer to destination clock domain.
Time: 201875 ns  Iteration: 0  Process: /rn_tb_2rdma_top/rdma_rn_wrapper_inst/rn_dut/rdma_onic_plugin_inst/reconic_inst/roce_pkt_recved_cdc//rn_tb_2rdma_top/rdma_rn_wrapper_inst/rn_dut/rdma_onic_plugin_inst/reconic_inst/roce_pkt_recved_cdc  Scope: rn_tb_2rdma_top.rdma_rn_wrapper_inst.rn_dut.rdma_onic_plugin_inst.reconic_inst.roce_pkt_recved_cdc  File: /tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv Line: 270
INFO: [init_mem_dev] time=           202023000, Memory is initialized
INFO: [init_mem_dev] time=           202023000, Memory is initialized
INFO: [axil_reg_control], time=           213985000, rdma1, ERRBUFWPTR      (addr=0x0002006c)= 0x00000000
INFO: [axil_reg_control], time=           214165000, rdma1, IPKTERRQWPTR    (addr=0x00020094)= 0x00000000
INFO: [axil_reg_control], time=           214345000, rdma1, INSRRPKTCNT     (addr=0x00020100)= 0x00010000
INFO: [axil_reg_control], time=           214525000, rdma1, INAMPKTCNT      (addr=0x00020104)= 0x00000000
INFO: [axil_reg_control], time=           214705000, rdma1, OUTIOPKTCNT     (addr=0x00020108)= 0x00010000
INFO: [axil_reg_control], time=           214885000, rdma1, OUTAMPKTCNT     (addr=0x0002010c)= 0x00000000
INFO: [axil_reg_control], time=           215065000, rdma1, LSTINPKT        (addr=0x00020110)= 0x000a0210
INFO: [axil_reg_control], time=           215245000, rdma1, LSTOUTPKT       (addr=0x00020114)= 0x00014204
INFO: [axil_reg_control], time=           215425000, rdma1, ININVDUPCNT     (addr=0x00020118)= 0x00000000
INFO: [axil_reg_control], time=           215605000, rdma1, INNCKPKTSTS     (addr=0x0002011c)= 0x00000000
INFO: [axil_reg_control], time=           215785000, rdma1, OUTRNRPKTSTS    (addr=0x00020120)= 0x00000000
INFO: [axil_reg_control], time=           215965000, rdma1, WQEPROCSTS      (addr=0x00020124)= 0x01012040
INFO: [axil_reg_control], time=           216145000, rdma1, QPMSTS          (addr=0x0002012c)= 0x00010002
INFO: [axil_reg_control], time=           216325000, rdma1, INALLDRPPKTCNT  (addr=0x00020130)= 0x00010000
INFO: [axil_reg_control], time=           216505000, rdma1, INNAKPKTCNT     (addr=0x00020134)= 0x00000000
INFO: [axil_reg_control], time=           216685000, rdma1, OUTNAKPKTCNT    (addr=0x00020138)= 0x00000000
INFO: [axil_reg_control], time=           216865000, rdma1, RESPHNDSTS      (addr=0x0002013c)= 0x00010002
INFO: [axil_reg_control], time=           217045000, rdma1, RETRYCNTSTS     (addr=0x00020140)= 0x00000000
INFO: [axil_reg_control], time=           217225000, rdma1, INCNPPKTCNT     (addr=0x00020174)= 0x00000000
INFO: [axil_reg_control], time=           217405000, rdma1, OUTCNPPKTCNT    (addr=0x00020178)= 0x00000000
INFO: [axil_reg_control], time=           217585000, rdma1, OUTRDRSPPKTCNT  (addr=0x0002017c)= 0x00000000
INFO: [axil_reg_control], time=           217765000, rdma1, INTSTS          (addr=0x00020184)= 0x00000000
INFO: [axil_reg_control], time=           217945000, rdma1, RQINTSTS1       (addr=0x00020190)= 0x00000000
INFO: [axil_reg_control], time=           218125000, rdma1, RQINTSTS2       (addr=0x00020194)= 0x00000000
INFO: [axil_reg_control], time=           218305000, rdma1, RQINTSTS3       (addr=0x00020198)= 0x00000000
INFO: [axil_reg_control], time=           218485000, rdma1, RQINTSTS4       (addr=0x0002019c)= 0x00000000
INFO: [axil_reg_control], time=           218665000, rdma1, RQINTSTS5       (addr=0x000201a0)= 0x00000000
INFO: [axil_reg_control], time=           218845000, rdma1, RQINTSTS6       (addr=0x000201a4)= 0x00000000
INFO: [axil_reg_control], time=           219025000, rdma1, RQINTSTS7       (addr=0x000201a8)= 0x00000000
INFO: [axil_reg_control], time=           219205000, rdma1, RQINTSTS8       (addr=0x000201ac)= 0x00000000
INFO: [axil_reg_control], time=           219385000, rdma1, CQINTSTS1       (addr=0x000201b0)= 0x00000000
INFO: [axil_reg_control], time=           219565000, rdma1, CQINTSTS2       (addr=0x000201b4)= 0x00000000
INFO: [axil_reg_control], time=           219745000, rdma1, CQINTSTS3       (addr=0x000201b8)= 0x00000000
INFO: [axil_reg_control], time=           219925000, rdma1, CQINTSTS4       (addr=0x000201bc)= 0x00000000
INFO: [axil_reg_control], time=           220105000, rdma1, CQINTSTS5       (addr=0x000201c0)= 0x00000000
INFO: [axil_reg_control], time=           220285000, rdma1, CQINTSTS6       (addr=0x000201c4)= 0x00000000
INFO: [axil_reg_control], time=           220465000, rdma1, CQINTSTS7       (addr=0x000201c8)= 0x00000000
INFO: [axil_reg_control], time=           220645000, rdma1, CQINTSTS8       (addr=0x000201cc)= 0x00000000
INFO: [axil_reg_control], time=           220825000, rdma1, CQHEADi         (addr=0x00020330)= 0x00000001
INFO: [axil_reg_control], time=           221005000, rdma1, STATSSNi        (addr=0x00020380)= 0x00000001
INFO: [axil_reg_control], time=           221185000, rdma1, STATMSNi        (addr=0x00020384)= 0x00000000
INFO: [axil_reg_control], time=           221365000, rdma1, STATQPi         (addr=0x00020388)= 0x001f0600
INFO: [axil_reg_control], time=           221545000, rdma1, STATCURSQPTRi   (addr=0x0002038c)= 0x00000001
INFO: [axil_reg_control], time=           221725000, rdma1, STATRESPSNi     (addr=0x00020390)= 0x0000000a
INFO: [axil_reg_control], time=           221905000, rdma1, STATRQBUFCAi    (addr=0x00020394)= 0x00070000
INFO: [axil_reg_control], time=           222085000, rdma1, STATRQBUFCAMSBi (addr=0x000203d8)= 0x00000000
INFO: [axil_reg_control], time=           222265000, rdma1, STATWQEi        (addr=0x00020398)= 0x00000000
INFO: [axil_reg_control], time=           222445000, rdma1, STATRQPIDBi     (addr=0x0002039c)= 0x00000000
INFO: [axil_reg_control], time=           222625000, rdma1, SQPIi           (addr=0x00020338)= 0x00000001
INFO: [axil_reg_control | statistics] time=           222655000, Finished reading rdma1_stat_reg_config.txt file

INFO: [axil_reg_control], time=           226515000, rdma2, ERRBUFWPTR      (addr=0x0002006c)= 0x00000000
INFO: [axil_reg_control], time=           226725000, rdma2, IPKTERRQWPTR    (addr=0x00020094)= 0x00000000
INFO: [axil_reg_control], time=           226935000, rdma2, INSRRPKTCNT     (addr=0x00020100)= 0x00000000
INFO: [axil_reg_control], time=           227145000, rdma2, INAMPKTCNT      (addr=0x00020104)= 0x00000000
INFO: [axil_reg_control], time=           227355000, rdma2, OUTIOPKTCNT     (addr=0x00020108)= 0x00000000
INFO: [axil_reg_control], time=           227565000, rdma2, OUTAMPKTCNT     (addr=0x0002010c)= 0x00000000
INFO: [axil_reg_control], time=           227775000, rdma2, LSTINPKT        (addr=0x00020110)= 0x000a020c
INFO: [axil_reg_control], time=           227985000, rdma2, LSTOUTPKT       (addr=0x00020114)= 0x00000000
INFO: [axil_reg_control], time=           228195000, rdma2, ININVDUPCNT     (addr=0x00020118)= 0x00000000
INFO: [axil_reg_control], time=           228405000, rdma2, INNCKPKTSTS     (addr=0x0002011c)= 0x00000000
INFO: [axil_reg_control], time=           228615000, rdma2, OUTRNRPKTSTS    (addr=0x00020120)= 0x00000000
INFO: [axil_reg_control], time=           228825000, rdma2, WQEPROCSTS      (addr=0x00020124)= 0x02022040
INFO: [axil_reg_control], time=           229035000, rdma2, QPMSTS          (addr=0x0002012c)= 0x00000002
INFO: [axil_reg_control], time=           229245000, rdma2, INALLDRPPKTCNT  (addr=0x00020130)= 0x00010000
INFO: [axil_reg_control], time=           229455000, rdma2, INNAKPKTCNT     (addr=0x00020134)= 0x00000000
INFO: [axil_reg_control], time=           229665000, rdma2, OUTNAKPKTCNT    (addr=0x00020138)= 0x00000000
INFO: [axil_reg_control], time=           229875000, rdma2, RESPHNDSTS      (addr=0x0002013c)= 0x00010000
INFO: [axil_reg_control], time=           230085000, rdma2, RETRYCNTSTS     (addr=0x00020140)= 0x00000000
INFO: [axil_reg_control], time=           230295000, rdma2, INCNPPKTCNT     (addr=0x00020174)= 0x00000000
INFO: [axil_reg_control], time=           230505000, rdma2, OUTCNPPKTCNT    (addr=0x00020178)= 0x00000000
INFO: [axil_reg_control], time=           230715000, rdma2, OUTRDRSPPKTCNT  (addr=0x0002017c)= 0x00000001
INFO: [axil_reg_control], time=           230925000, rdma2, INTSTS          (addr=0x00020184)= 0x00000000
INFO: [axil_reg_control], time=           231135000, rdma2, RQINTSTS1       (addr=0x00020190)= 0x00000000
INFO: [axil_reg_control], time=           231345000, rdma2, RQINTSTS2       (addr=0x00020194)= 0x00000000
INFO: [axil_reg_control], time=           231555000, rdma2, RQINTSTS3       (addr=0x00020198)= 0x00000000
INFO: [axil_reg_control], time=           231765000, rdma2, RQINTSTS4       (addr=0x0002019c)= 0x00000000
INFO: [axil_reg_control], time=           231975000, rdma2, RQINTSTS5       (addr=0x000201a0)= 0x00000000
INFO: [axil_reg_control], time=           232185000, rdma2, RQINTSTS6       (addr=0x000201a4)= 0x00000000
INFO: [axil_reg_control], time=           232395000, rdma2, RQINTSTS7       (addr=0x000201a8)= 0x00000000
INFO: [axil_reg_control], time=           232605000, rdma2, RQINTSTS8       (addr=0x000201ac)= 0x00000000
INFO: [axil_reg_control], time=           232815000, rdma2, CQINTSTS1       (addr=0x000201b0)= 0x00000000
INFO: [axil_reg_control], time=           233025000, rdma2, CQINTSTS2       (addr=0x000201b4)= 0x00000000
INFO: [axil_reg_control], time=           233235000, rdma2, CQINTSTS3       (addr=0x000201b8)= 0x00000000
INFO: [axil_reg_control], time=           233445000, rdma2, CQINTSTS4       (addr=0x000201bc)= 0x00000000
INFO: [axil_reg_control], time=           233655000, rdma2, CQINTSTS5       (addr=0x000201c0)= 0x00000000
INFO: [axil_reg_control], time=           233865000, rdma2, CQINTSTS6       (addr=0x000201c4)= 0x00000000
INFO: [axil_reg_control], time=           234075000, rdma2, CQINTSTS7       (addr=0x000201c8)= 0x00000000
INFO: [axil_reg_control], time=           234285000, rdma2, CQINTSTS8       (addr=0x000201cc)= 0x00000000
INFO: [axil_reg_control], time=           234495000, rdma2, CQHEADi         (addr=0x00020330)= 0x00000000
INFO: [axil_reg_control], time=           234705000, rdma2, STATSSNi        (addr=0x00020380)= 0x00000000
INFO: [axil_reg_control], time=           234915000, rdma2, STATMSNi        (addr=0x00020384)= 0x00000001
INFO: [axil_reg_control], time=           235125000, rdma2, STATQPi         (addr=0x00020388)= 0x00000600
INFO: [axil_reg_control], time=           235335000, rdma2, STATCURSQPTRi   (addr=0x0002038c)= 0x00000000
INFO: [axil_reg_control], time=           235545000, rdma2, STATRESPSNi     (addr=0x00020390)= 0x00000009
INFO: [axil_reg_control], time=           235755000, rdma2, STATRQBUFCAi    (addr=0x00020394)= 0x00070000
INFO: [axil_reg_control], time=           235965000, rdma2, STATRQBUFCAMSBi (addr=0x000203d8)= 0x00000000
INFO: [axil_reg_control], time=           236175000, rdma2, STATWQEi        (addr=0x00020398)= 0x00000000
INFO: [axil_reg_control], time=           236385000, rdma2, STATRQPIDBi     (addr=0x0002039c)= 0x00000000
INFO: [axil_reg_control | statistics] time=           236415000, Finished reading rdma2_stat_reg_config.txt file

INFO: [rn_tb_2rdma_top], time=           236415000, Simulation completed
$finish called at time : 236415 ns : File "/home/gexl/Desktop/test2/RecoNIC/sim/src/rn_tb_2rdma_top.sv" Line 3659
run: Time (s): cpu = 00:00:03 ; elapsed = 00:04:19 . Memory (MB): peak = 2833.141 ; gain = 8.004 ; free physical = 2282 ; free virtual = 69760
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:04:20 . Memory (MB): peak = 2833.141 ; gain = 844.395 ; free physical = 2282 ; free virtual = 69760
xsim% 