#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 29 09:52:17 2025
# Process ID: 23264
# Current directory: C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_axis_dwidth_converter_0_1_synth_1
# Command line: vivado.exe -log prac_bd_axis_dwidth_converter_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source prac_bd_axis_dwidth_converter_0_1.tcl
# Log file: C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_axis_dwidth_converter_0_1_synth_1/prac_bd_axis_dwidth_converter_0_1.vds
# Journal file: C:/Desktop/Coding/Verilog/practice_lab/practice_lab.runs/prac_bd_axis_dwidth_converter_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source prac_bd_axis_dwidth_converter_0_1.tcl -notrace
