#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ca76b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ca7840 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1cb13e0 .functor NOT 1, L_0x1cdb200, C4<0>, C4<0>, C4<0>;
L_0x1cdaf90 .functor XOR 1, L_0x1cdae50, L_0x1cdaef0, C4<0>, C4<0>;
L_0x1cdb0f0 .functor XOR 1, L_0x1cdaf90, L_0x1cdb050, C4<0>, C4<0>;
v0x1cd76a0_0 .net *"_ivl_10", 0 0, L_0x1cdb050;  1 drivers
v0x1cd77a0_0 .net *"_ivl_12", 0 0, L_0x1cdb0f0;  1 drivers
v0x1cd7880_0 .net *"_ivl_2", 0 0, L_0x1cda400;  1 drivers
v0x1cd7940_0 .net *"_ivl_4", 0 0, L_0x1cdae50;  1 drivers
v0x1cd7a20_0 .net *"_ivl_6", 0 0, L_0x1cdaef0;  1 drivers
v0x1cd7b50_0 .net *"_ivl_8", 0 0, L_0x1cdaf90;  1 drivers
v0x1cd7c30_0 .net "a", 0 0, v0x1cd5290_0;  1 drivers
v0x1cd7cd0_0 .net "b", 0 0, v0x1cd5330_0;  1 drivers
v0x1cd7d70_0 .net "c", 0 0, v0x1cd53d0_0;  1 drivers
v0x1cd7e10_0 .var "clk", 0 0;
v0x1cd7eb0_0 .net "d", 0 0, v0x1cd5540_0;  1 drivers
v0x1cd7f50_0 .net "out_dut", 0 0, L_0x1cda9f0;  1 drivers
v0x1cd7ff0_0 .net "out_ref", 0 0, L_0x1cd8fc0;  1 drivers
v0x1cd8090_0 .var/2u "stats1", 159 0;
v0x1cd8130_0 .var/2u "strobe", 0 0;
v0x1cd81d0_0 .net "tb_match", 0 0, L_0x1cdb200;  1 drivers
v0x1cd8290_0 .net "tb_mismatch", 0 0, L_0x1cb13e0;  1 drivers
v0x1cd8460_0 .net "wavedrom_enable", 0 0, v0x1cd5630_0;  1 drivers
v0x1cd8500_0 .net "wavedrom_title", 511 0, v0x1cd56d0_0;  1 drivers
L_0x1cda400 .concat [ 1 0 0 0], L_0x1cd8fc0;
L_0x1cdae50 .concat [ 1 0 0 0], L_0x1cd8fc0;
L_0x1cdaef0 .concat [ 1 0 0 0], L_0x1cda9f0;
L_0x1cdb050 .concat [ 1 0 0 0], L_0x1cd8fc0;
L_0x1cdb200 .cmp/eeq 1, L_0x1cda400, L_0x1cdb0f0;
S_0x1ca79d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1ca7840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ca8150 .functor NOT 1, v0x1cd53d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb1c80 .functor NOT 1, v0x1cd5330_0, C4<0>, C4<0>, C4<0>;
L_0x1cd8710 .functor AND 1, L_0x1ca8150, L_0x1cb1c80, C4<1>, C4<1>;
L_0x1cd87b0 .functor NOT 1, v0x1cd5540_0, C4<0>, C4<0>, C4<0>;
L_0x1cd88e0 .functor NOT 1, v0x1cd5290_0, C4<0>, C4<0>, C4<0>;
L_0x1cd89e0 .functor AND 1, L_0x1cd87b0, L_0x1cd88e0, C4<1>, C4<1>;
L_0x1cd8ac0 .functor OR 1, L_0x1cd8710, L_0x1cd89e0, C4<0>, C4<0>;
L_0x1cd8b80 .functor AND 1, v0x1cd5290_0, v0x1cd53d0_0, C4<1>, C4<1>;
L_0x1cd8c40 .functor AND 1, L_0x1cd8b80, v0x1cd5540_0, C4<1>, C4<1>;
L_0x1cd8d00 .functor OR 1, L_0x1cd8ac0, L_0x1cd8c40, C4<0>, C4<0>;
L_0x1cd8e70 .functor AND 1, v0x1cd5330_0, v0x1cd53d0_0, C4<1>, C4<1>;
L_0x1cd8ee0 .functor AND 1, L_0x1cd8e70, v0x1cd5540_0, C4<1>, C4<1>;
L_0x1cd8fc0 .functor OR 1, L_0x1cd8d00, L_0x1cd8ee0, C4<0>, C4<0>;
v0x1cb1650_0 .net *"_ivl_0", 0 0, L_0x1ca8150;  1 drivers
v0x1cb16f0_0 .net *"_ivl_10", 0 0, L_0x1cd89e0;  1 drivers
v0x1cd3a80_0 .net *"_ivl_12", 0 0, L_0x1cd8ac0;  1 drivers
v0x1cd3b40_0 .net *"_ivl_14", 0 0, L_0x1cd8b80;  1 drivers
v0x1cd3c20_0 .net *"_ivl_16", 0 0, L_0x1cd8c40;  1 drivers
v0x1cd3d50_0 .net *"_ivl_18", 0 0, L_0x1cd8d00;  1 drivers
v0x1cd3e30_0 .net *"_ivl_2", 0 0, L_0x1cb1c80;  1 drivers
v0x1cd3f10_0 .net *"_ivl_20", 0 0, L_0x1cd8e70;  1 drivers
v0x1cd3ff0_0 .net *"_ivl_22", 0 0, L_0x1cd8ee0;  1 drivers
v0x1cd40d0_0 .net *"_ivl_4", 0 0, L_0x1cd8710;  1 drivers
v0x1cd41b0_0 .net *"_ivl_6", 0 0, L_0x1cd87b0;  1 drivers
v0x1cd4290_0 .net *"_ivl_8", 0 0, L_0x1cd88e0;  1 drivers
v0x1cd4370_0 .net "a", 0 0, v0x1cd5290_0;  alias, 1 drivers
v0x1cd4430_0 .net "b", 0 0, v0x1cd5330_0;  alias, 1 drivers
v0x1cd44f0_0 .net "c", 0 0, v0x1cd53d0_0;  alias, 1 drivers
v0x1cd45b0_0 .net "d", 0 0, v0x1cd5540_0;  alias, 1 drivers
v0x1cd4670_0 .net "out", 0 0, L_0x1cd8fc0;  alias, 1 drivers
S_0x1cd47d0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1ca7840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1cd5290_0 .var "a", 0 0;
v0x1cd5330_0 .var "b", 0 0;
v0x1cd53d0_0 .var "c", 0 0;
v0x1cd54a0_0 .net "clk", 0 0, v0x1cd7e10_0;  1 drivers
v0x1cd5540_0 .var "d", 0 0;
v0x1cd5630_0 .var "wavedrom_enable", 0 0;
v0x1cd56d0_0 .var "wavedrom_title", 511 0;
S_0x1cd4a70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1cd47d0;
 .timescale -12 -12;
v0x1cd4cd0_0 .var/2s "count", 31 0;
E_0x1ca2550/0 .event negedge, v0x1cd54a0_0;
E_0x1ca2550/1 .event posedge, v0x1cd54a0_0;
E_0x1ca2550 .event/or E_0x1ca2550/0, E_0x1ca2550/1;
E_0x1ca2780 .event negedge, v0x1cd54a0_0;
E_0x1c8a9f0 .event posedge, v0x1cd54a0_0;
S_0x1cd4dd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1cd47d0;
 .timescale -12 -12;
v0x1cd4fd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cd50b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1cd47d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cd5830 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ca7840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1cd9120 .functor AND 1, v0x1cd5290_0, L_0x1cd9190, L_0x1cd9250, L_0x1cd9310;
L_0x1cd9190 .functor NOT 1, v0x1cd5330_0, C4<0>, C4<0>, C4<0>;
L_0x1cd9250 .functor NOT 1, v0x1cd53d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cd9310 .functor NOT 1, v0x1cd5540_0, C4<0>, C4<0>, C4<0>;
L_0x1cd9400 .functor AND 1, L_0x1cd95b0, L_0x1cd96b0, L_0x1cd9770, v0x1cd5540_0;
L_0x1cd95b0 .functor NOT 1, v0x1cd5290_0, C4<0>, C4<0>, C4<0>;
L_0x1cd96b0 .functor NOT 1, v0x1cd5330_0, C4<0>, C4<0>, C4<0>;
L_0x1cd9770 .functor NOT 1, v0x1cd53d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cd9990 .functor AND 1, L_0x1cd9b10, v0x1cd5330_0, L_0x1cd9d40, v0x1cd5540_0;
L_0x1cd9b10 .functor NOT 1, v0x1cd5290_0, C4<0>, C4<0>, C4<0>;
L_0x1cd9d40 .functor NOT 1, v0x1cd53d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cd9db0 .functor AND 1, L_0x1cd9ef0, v0x1cd5330_0, v0x1cd53d0_0, L_0x1cd9fb0;
L_0x1cd9ef0 .functor NOT 1, v0x1cd5290_0, C4<0>, C4<0>, C4<0>;
L_0x1cd9fb0 .functor NOT 1, v0x1cd5540_0, C4<0>, C4<0>, C4<0>;
L_0x1cd9e80 .functor AND 1, v0x1cd5290_0, v0x1cd5330_0, L_0x1cda120, v0x1cd5540_0;
L_0x1cda120 .functor NOT 1, v0x1cd53d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cda270 .functor AND 1, v0x1cd5290_0, v0x1cd5330_0, v0x1cd53d0_0, L_0x1cda340;
L_0x1cda340 .functor NOT 1, v0x1cd5540_0, C4<0>, C4<0>, C4<0>;
L_0x1cda4a0 .functor AND 1, L_0x1cda5a0, L_0x1cda710, v0x1cd53d0_0, v0x1cd5540_0;
L_0x1cda5a0 .functor NOT 1, v0x1cd5290_0, C4<0>, C4<0>, C4<0>;
L_0x1cda710 .functor NOT 1, v0x1cd5330_0, C4<0>, C4<0>, C4<0>;
L_0x1cda7d0 .functor AND 1, v0x1cd5290_0, L_0x1cda930, v0x1cd53d0_0, v0x1cd5540_0;
L_0x1cda930 .functor NOT 1, v0x1cd5330_0, C4<0>, C4<0>, C4<0>;
L_0x1cda9f0/0/0 .functor OR 1, L_0x1cd9120, L_0x1cd9400, L_0x1cd9990, L_0x1cd9db0;
L_0x1cda9f0/0/4 .functor OR 1, L_0x1cd9e80, L_0x1cda270, L_0x1cda4a0, L_0x1cda7d0;
L_0x1cda9f0 .functor OR 1, L_0x1cda9f0/0/0, L_0x1cda9f0/0/4, C4<0>, C4<0>;
v0x1cd5b20_0 .net *"_ivl_0", 0 0, L_0x1cd9190;  1 drivers
v0x1cd5c00_0 .net *"_ivl_10", 0 0, L_0x1cd9770;  1 drivers
v0x1cd5ce0_0 .net *"_ivl_12", 0 0, L_0x1cd9b10;  1 drivers
v0x1cd5dd0_0 .net *"_ivl_14", 0 0, L_0x1cd9d40;  1 drivers
v0x1cd5eb0_0 .net *"_ivl_16", 0 0, L_0x1cd9ef0;  1 drivers
v0x1cd5fe0_0 .net *"_ivl_18", 0 0, L_0x1cd9fb0;  1 drivers
v0x1cd60c0_0 .net *"_ivl_2", 0 0, L_0x1cd9250;  1 drivers
v0x1cd61a0_0 .net *"_ivl_20", 0 0, L_0x1cda120;  1 drivers
v0x1cd6280_0 .net *"_ivl_22", 0 0, L_0x1cda340;  1 drivers
v0x1cd6360_0 .net *"_ivl_24", 0 0, L_0x1cda5a0;  1 drivers
v0x1cd6440_0 .net *"_ivl_26", 0 0, L_0x1cda710;  1 drivers
v0x1cd6520_0 .net *"_ivl_28", 0 0, L_0x1cda930;  1 drivers
v0x1cd6600_0 .net *"_ivl_4", 0 0, L_0x1cd9310;  1 drivers
v0x1cd66e0_0 .net *"_ivl_6", 0 0, L_0x1cd95b0;  1 drivers
v0x1cd67c0_0 .net *"_ivl_8", 0 0, L_0x1cd96b0;  1 drivers
v0x1cd68a0_0 .net "a", 0 0, v0x1cd5290_0;  alias, 1 drivers
v0x1cd6940_0 .net "b", 0 0, v0x1cd5330_0;  alias, 1 drivers
v0x1cd6b40_0 .net "c", 0 0, v0x1cd53d0_0;  alias, 1 drivers
v0x1cd6c30_0 .net "d", 0 0, v0x1cd5540_0;  alias, 1 drivers
v0x1cd6d20_0 .net "out", 0 0, L_0x1cda9f0;  alias, 1 drivers
v0x1cd6de0_0 .net "w1", 0 0, L_0x1cd9120;  1 drivers
v0x1cd6ea0_0 .net "w2", 0 0, L_0x1cd9400;  1 drivers
v0x1cd6f60_0 .net "w3", 0 0, L_0x1cd9990;  1 drivers
v0x1cd7020_0 .net "w4", 0 0, L_0x1cd9db0;  1 drivers
v0x1cd70e0_0 .net "w5", 0 0, L_0x1cd9e80;  1 drivers
v0x1cd71a0_0 .net "w6", 0 0, L_0x1cda270;  1 drivers
v0x1cd7260_0 .net "w7", 0 0, L_0x1cda4a0;  1 drivers
v0x1cd7320_0 .net "w8", 0 0, L_0x1cda7d0;  1 drivers
S_0x1cd7480 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1ca7840;
 .timescale -12 -12;
E_0x1ca22f0 .event anyedge, v0x1cd8130_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cd8130_0;
    %nor/r;
    %assign/vec4 v0x1cd8130_0, 0;
    %wait E_0x1ca22f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cd47d0;
T_3 ;
    %fork t_1, S_0x1cd4a70;
    %jmp t_0;
    .scope S_0x1cd4a70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cd4cd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cd5540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd53d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd5330_0, 0;
    %assign/vec4 v0x1cd5290_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c8a9f0;
    %load/vec4 v0x1cd4cd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1cd4cd0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cd5540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd53d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd5330_0, 0;
    %assign/vec4 v0x1cd5290_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ca2780;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cd50b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ca2550;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1cd5290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd5330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd53d0_0, 0;
    %assign/vec4 v0x1cd5540_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1cd47d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1ca7840;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd7e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd8130_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ca7840;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cd7e10_0;
    %inv;
    %store/vec4 v0x1cd7e10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ca7840;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cd54a0_0, v0x1cd8290_0, v0x1cd7c30_0, v0x1cd7cd0_0, v0x1cd7d70_0, v0x1cd7eb0_0, v0x1cd7ff0_0, v0x1cd7f50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ca7840;
T_7 ;
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ca7840;
T_8 ;
    %wait E_0x1ca2550;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd8090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd8090_0, 4, 32;
    %load/vec4 v0x1cd81d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd8090_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd8090_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd8090_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cd7ff0_0;
    %load/vec4 v0x1cd7ff0_0;
    %load/vec4 v0x1cd7f50_0;
    %xor;
    %load/vec4 v0x1cd7ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd8090_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cd8090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd8090_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/kmap2/iter0/response29/top_module.sv";
