# This content is about DMA features, configurations, and interrupts.

**Source**: Page 15, Chunk 131  
**Category**: This content is about DMA features, configurations, and interrupts.  
**Chunk Index**: 131

---

15.3.14 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 647
15.3.15 DMA transfer completion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 650
15.3.16 DMA transfer suspension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 651
15.3.17 Flow controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 652
15.3.18 Summary of the possible DMA configurations . . . . . . . . . . . . . . . . . . . 653
15.3.19 Stream configuration procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 653
15.3.20 Error management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 654
15.4 DMA interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 655
15.5 DMA registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 656
15.5.1 DMA low interrupt status register (DMA_LISR) . . . . . . . . . . . . . . . . . . 656
15.5.2 DMA high interrupt status register (DMA_HISR) . . . . . . . . . . . . . . . . . 657
RM0433 Rev 8 15/3353
70

---

**AI Reasoning**: The content chunk primarily discusses various aspects of DMA (Direct Memory Access) including FIFO, transfer completion, suspension, flow control, configurations, and interrupts. These are all features related to the DMA functionality of the microcontroller. Grouping them under 'features' makes it easy to locate information related to DMA capabilities and operations.
