// Seed: 3455728563
module module_0 (
    input tri1 id_0,
    input wor  id_1,
    input tri  id_2
);
  tri  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  always_ff @(id_16 < 1'b0 or posedge 1 | id_16 == 1'b0) begin
    id_18 = id_11;
  end
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  module_0(
      id_3, id_1, id_1
  );
  wire id_10;
endmodule
