=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.001565 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000352/0 sec (9.2e-05/0 sec, 0.00026/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 9.7e-05/0 sec (3.3e-05/3.3e-05 sec, 6.4e-05/6.4e-05 sec )
[LOG] Total clause minimization time: 0.000164/0 sec (3.4e-05/3.4e-05 sec, 0.00013/0.00013 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.002183 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001431 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000332/0 sec (8.3e-05/0 sec, 0.000249/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 9.9e-05/0 sec (3.1e-05/3.1e-05 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause minimization time: 0.000142/0 sec (3.1e-05/3.1e-05 sec, 0.000111/0.000111 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.001916 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.00894 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 89 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006788/0 sec (0.000149/0 sec, 0.000499/0 sec, 0.001594/0 sec, 0.004546/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.00141/0 sec (5.2e-05/5.2e-05 sec, 0.000117/0.000117 sec, 0.000369/0.000369 sec, 0.000872/0.000872 sec )
[LOG] Total clause minimization time: 0.004646/0 sec (7.2e-05/7.2e-05 sec, 0.00031/0.00031 sec, 0.00104/0.00104 sec, 0.003224/0.003224 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.009652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 163 8 2 1 150
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.007865 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00618/0 sec (0.000126/0 sec, 0.000382/0 sec, 0.001371/0 sec, 0.004301/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.001485/0 sec (4.5e-05/4.5e-05 sec, 9.7e-05/9.7e-05 sec, 0.000322/0.000322 sec, 0.001021/0.001021 sec )
[LOG] Total clause minimization time: 0.00397/0 sec (5.5e-05/5.5e-05 sec, 0.000225/0.000225 sec, 0.000862/0.000862 sec, 0.002828/0.002828 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.008496 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 136 8 2 1 124
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.08773 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 631 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 629 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.084478/0 sec (0.000217/0 sec, 0.000673/0 sec, 0.002157/0 sec, 0.006471/0 sec, 0.018521/0 sec, 0.056439/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.014928/0 sec (8.3e-05/8.3e-05 sec, 0.00016/0.00016 sec, 0.000458/0.000458 sec, 0.001197/0.001197 sec, 0.003142/0.003142 sec, 0.009888/0.009888 sec )
[LOG] Total clause minimization time: 0.065447/0 sec (0.000107/0.000107 sec, 0.000439/0.000439 sec, 0.001504/0.001504 sec, 0.004854/0.004854 sec, 0.014323/0.014323 sec, 0.04422/0.04422 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.08862 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 748 12 2 1 730
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.081544 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 592 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 590 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.078563/0 sec (0.000174/0 sec, 0.000534/0 sec, 0.001863/0 sec, 0.005625/0 sec, 0.016794/0 sec, 0.053573/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.016053/0 sec (6.9e-05/6.9e-05 sec, 0.000132/0.000132 sec, 0.000433/0.000433 sec, 0.000982/0.000982 sec, 0.002774/0.002774 sec, 0.011663/0.011663 sec )
[LOG] Total clause minimization time: 0.058478/0 sec (7.9e-05/7.9e-05 sec, 0.000342/0.000342 sec, 0.001255/0.001255 sec, 0.004193/0.004193 sec, 0.012991/0.012991 sec, 0.039618/0.039618 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.082336 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 683 12 2 1 665
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.995308 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3149 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3147 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.986243/1 sec (0.000248/0 sec, 0.000853/0 sec, 0.002756/0 sec, 0.008088/0 sec, 0.022001/0 sec, 0.065642/0 sec, 0.202855/0 sec, 0.6838/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.163584/0 sec (8.6e-05/8.6e-05 sec, 0.000204/0.000204 sec, 0.000575/0.000575 sec, 0.001519/0.001519 sec, 0.00372/0.00372 sec, 0.011244/0.011244 sec, 0.033499/0.033499 sec, 0.112737/0.112737 sec )
[LOG] Total clause minimization time: 0.801939/1 sec (0.000136/0.000136 sec, 0.000588/0.000588 sec, 0.002006/0.002006 sec, 0.006117/0.006117 sec, 0.017256/0.017256 sec, 0.052076/0.052076 sec, 0.164127/0.164127 sec, 0.559633/0.559633 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 0.996432 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.59 sec (Real time) / 1.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.87 sec (Real time) / 3.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3310 16 2 1 3286
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.944476 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3158 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3156 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.935827/0 sec (0.000205/0 sec, 0.000694/0 sec, 0.002384/0 sec, 0.006701/0 sec, 0.019063/0 sec, 0.058393/0 sec, 0.183157/0 sec, 0.66523/0 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.166225/0 sec (7.4e-05/7.4e-05 sec, 0.000156/0.000156 sec, 0.000526/0.000526 sec, 0.001147/0.001147 sec, 0.003165/0.003165 sec, 0.009774/0.009774 sec, 0.029812/0.029812 sec, 0.121571/0.121571 sec )
[LOG] Total clause minimization time: 0.749115/0 sec (0.000102/0.000102 sec, 0.000482/0.000482 sec, 0.001682/0.001682 sec, 0.005122/0.005122 sec, 0.014874/0.014874 sec, 0.046357/0.046357 sec, 0.148239/0.148239 sec, 0.532257/0.532257 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 0.945453 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.54 sec (Real time) / 1.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.59 sec (Real time) / 3.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3283 16 2 1 3259
=====================  add10n.aag =====================
[LOG] Relation determinization time: 14.3803 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 14162 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 14161 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 14.3399/14 sec (0.000298/0 sec, 0.001029/0 sec, 0.003407/0 sec, 0.009398/0 sec, 0.025858/0 sec, 0.073951/0 sec, 0.230936/0 sec, 0.74808/1 sec, 2.76643/3 sec, 10.4805/10 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.12553/2 sec (0.000104/0.000104 sec, 0.000255/0.000255 sec, 0.000654/0.000654 sec, 0.001624/0.001624 sec, 0.004436/0.004436 sec, 0.011696/0.011696 sec, 0.036046/0.036046 sec, 0.11624/0.11624 sec, 0.463753/0.463753 sec, 1.49072/1.49072 sec )
[LOG] Total clause minimization time: 12.1067/12 sec (0.000168/0.000168 sec, 0.000715/0.000715 sec, 0.002559/0.002559 sec, 0.007331/0.007331 sec, 0.02038/0.02038 sec, 0.059952/0.059952 sec, 0.189594/0.189594 sec, 0.620449/0.620449 sec, 2.27627/2.27627 sec, 8.92927/8.92927 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 14.3818 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.92 sec (Real time) / 16.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.14 sec (Real time) / 8.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.42 sec (Real time) / 6.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 14368 20 2 1 14337
=====================  add10y.aag =====================
[LOG] Relation determinization time: 13.9232 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 13741 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 13739 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 13.8838/14 sec (0.000259/0 sec, 0.00092/0 sec, 0.002947/0 sec, 0.008438/0 sec, 0.022969/0 sec, 0.067278/0 sec, 0.207792/0 sec, 0.709313/1 sec, 2.57509/2 sec, 10.2888/11 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.06899/0 sec (0.000106/0.000106 sec, 0.000214/0.000214 sec, 0.000563/0.000563 sec, 0.001433/0.001433 sec, 0.003804/0.003804 sec, 0.010567/0.010567 sec, 0.032038/0.032038 sec, 0.108176/0.108176 sec, 0.389578/0.389578 sec, 1.52251/1.52251 sec )
[LOG] Total clause minimization time: 11.7074/14 sec (0.000127/0.000127 sec, 0.000642/0.000642 sec, 0.002204/0.002204 sec, 0.00653/0.00653 sec, 0.018101/0.018101 sec, 0.054403/0.054403 sec, 0.170543/0.170543 sec, 0.589784/0.589784 sec, 2.15932/2.15932 sec, 8.70579/8.70579 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 13.9245 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.39 sec (Real time) / 15.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.70 sec (Real time) / 8.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.29 sec (Real time) / 5.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 13900 20 2 1 13870
=====================  add12n.aag =====================
[LOG] Relation determinization time: 316.218 sec CPU time.
[LOG] Relation determinization time: 324 sec real time.
[LOG] Final circuit size: 66018 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66016 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 315.996/317 sec (0.000425/0 sec, 0.001243/0 sec, 0.004103/0 sec, 0.011372/0 sec, 0.03191/0 sec, 0.086614/0 sec, 0.252861/1 sec, 0.809859/0 sec, 2.79696/3 sec, 10.8615/11 sec, 45.5632/46 sec, 255.576/256 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 48.4261/55 sec (0.000167/0.000167 sec, 0.000307/0.000307 sec, 0.000859/0.000859 sec, 0.002001/0.002001 sec, 0.005107/0.005107 sec, 0.013033/0.013033 sec, 0.039102/0.039102 sec, 0.122519/0.122519 sec, 0.398103/0.398103 sec, 1.58429/1.58429 sec, 7.02509/7.02509 sec, 39.2355/39.2355 sec )
[LOG] Total clause minimization time: 266.934/262 sec (0.000231/0.000231 sec, 0.000878/0.000878 sec, 0.003054/0.003054 sec, 0.008902/0.008902 sec, 0.025771/0.025771 sec, 0.071085/0.071085 sec, 0.208492/0.208492 sec, 0.675937/0.675937 sec, 2.37219/2.37219 sec, 9.2167/9.2167 sec, 38.4001/38.4001 sec, 215.951/215.951 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 316.219 sec CPU time.
[LOG] Overall execution time: 324 sec real time.
Synthesis time: 324.23 sec (Real time) / 321.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.92 sec (Real time) / 20.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 114.05 sec (Real time) / 113.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 66267 24 2 1 66231
=====================  add12y.aag =====================
[LOG] Relation determinization time: 364.181 sec CPU time.
[LOG] Relation determinization time: 372 sec real time.
[LOG] Final circuit size: 61383 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 61382 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 363.959/364 sec (0.000282/0 sec, 0.000969/0 sec, 0.003261/0 sec, 0.009222/0 sec, 0.025752/0 sec, 0.072998/0 sec, 0.219306/0 sec, 0.744351/1 sec, 2.78125/3 sec, 10.7232/10 sec, 60.2456/61 sec, 289.133/289 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 48.7495/46 sec (0.000112/0.000112 sec, 0.000255/0.000255 sec, 0.000696/0.000696 sec, 0.001644/0.001644 sec, 0.004244/0.004244 sec, 0.011812/0.011812 sec, 0.033349/0.033349 sec, 0.115733/0.115733 sec, 0.413358/0.413358 sec, 1.57054/1.57054 sec, 6.25415/6.25415 sec, 40.3436/40.3436 sec )
[LOG] Total clause minimization time: 314.562/317 sec (0.000147/0.000147 sec, 0.000656/0.000656 sec, 0.002359/0.002359 sec, 0.007125/0.007125 sec, 0.020461/0.020461 sec, 0.058832/0.058832 sec, 0.180622/0.180622 sec, 0.61707/0.61707 sec, 2.34088/2.34088 sec, 9.09158/9.09158 sec, 53.8517/53.8517 sec, 248.391/248.391 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 364.182 sec CPU time.
[LOG] Overall execution time: 372 sec real time.
Synthesis time: 371.81 sec (Real time) / 369.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.58 sec (Real time) / 20.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 105.26 sec (Real time) / 104.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 61577 24 2 1 61540
=====================  add14n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9975.95 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9973.63 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9972.67 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9973.53 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9972.31 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9972.25 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9973.44 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9972.76 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001181 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7e-05/0 sec (2.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001886 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.000984 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.5e-05/0 sec (1.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001557 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001236 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3e-05/0 sec (3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001901 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001063 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.6e-05/0 sec (1.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001646 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001568 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.7e-05/0 sec (3.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002325 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001019 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.7e-05/0 sec (1.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001649 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.9e-05/0 sec (3.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.3e-05/0 sec (3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002618 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001086 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.8e-05/0 sec (1.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001764 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.001859 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.5e-05/0 sec (4.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002777 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001168 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.8e-05/0 sec (1.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001921 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002011 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.6e-05/0 sec (9.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8.9e-05/0 sec (8.9e-05/8.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003015 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001198 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2e-05/0 sec (2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001901 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002129 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.2e-05/0 sec (5.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.6e-05/0 sec (4.6e-05/4.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003186 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001338 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.2e-05/0 sec (2.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00214 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002229 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.4e-05/0 sec (5.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.7e-05/0 sec (4.7e-05/4.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003413 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001476 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.2e-05/0 sec (2.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002322 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002401 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.9e-05/0 sec (5.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.4e-05/0 sec (5.4e-05/5.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003696 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.70 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001373 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.3e-05/0 sec (2.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002224 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.002585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6e-05/0 sec (6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.5e-05/0 sec (5.5e-05/5.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004038 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.25 sec (Real time) / 5.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001527 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.4e-05/0 sec (2.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002422 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.94 sec (Real time) / 3.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.003479 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.6e-05/0 sec (7.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7e-05/0 sec (7e-05/7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005468 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 703.59 sec (Real time) / 693.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.001969 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7e-05/0 sec (2.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003113 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 446.65 sec (Real time) / 437.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.004414 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.8e-05/0 sec (9.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9e-05/0 sec (9e-05/9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007179 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.23 sec (Real time) / 9915.86 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002188 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.2e-05/0 sec (3.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003569 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.33 sec (Real time) / 9914.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.005093 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000202/0 sec (0.000202/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000196/0 sec (0.000196/0.000196 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008789 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.36 sec (Real time) / 9923.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.5e-05/0 sec (3.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004277 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.42 sec (Real time) / 9920.64 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.005769 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000117/0 sec (0.000117/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000111/0 sec (0.000111/0.000111 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010512 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.29 sec (Real time) / 9921.16 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002842 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.1e-05/0 sec (4.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004985 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9894.03 sec (Real time) / 9806.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001075 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7e-05/0 sec (2.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001653 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.000968 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.8e-05/0 sec (2.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.00109 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.1e-05/0 sec (4.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00167 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.000922 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.3e-05/0 sec (2.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00145 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.00192 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000408/0 sec (0.000336/0 sec, 6.9e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000176/0 sec (0.00011/0.00011 sec, 6.5e-05/6.5e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000203/0 sec (0.000203/0.000203 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002711 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.001493 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000237/0 sec (0.000217/0 sec, 1.8e-05/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 8.3e-05/0 sec (6.9e-05/6.9e-05 sec, 1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000124/0 sec (0.000124/0.000124 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00218 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.001702 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000309/0 sec (0.000248/0 sec, 5.8e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000142/0 sec (8.8e-05/8.8e-05 sec, 5.4e-05/5.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000136/0 sec (0.000136/0.000136 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001282 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000168/0 sec (0.000156/0 sec, 1e-05/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 5.7e-05/0 sec (5e-05/5e-05 sec, 6e-06/6e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 8.7e-05/0 sec (8.7e-05/8.7e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001916 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.015621 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012606/0 sec (0.012412/0 sec, 0.00018/0 sec, 4e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002149/0 sec (0.001971/0.001971 sec, 0.000175/0.000175 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.009984/0 sec (0.009984/0.009984 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017001 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.010184 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008021/0 sec (0.007852/0 sec, 0.00015/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001442/0 sec (0.001296/0.001296 sec, 0.000144/0.000144 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.006105/0 sec (0.006105/0.006105 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011309 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.009697 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007327/0 sec (0.007085/0 sec, 0.000227/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001251/0 sec (0.001027/0.001027 sec, 0.000221/0.000221 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.005619/0 sec (0.005619/0.005619 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01083 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.006739 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004971/0 sec (0.004752/0 sec, 0.000204/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000946/0 sec (0.000748/0.000748 sec, 0.000197/0.000197 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003551/0 sec (0.003551/0.003551 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007614 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.464994 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.458743/0 sec (0.434391/0 sec, 0.024273/0 sec, 1.8e-05/0 sec, 1.4e-05/0 sec, 8e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 9e-06/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.067109/0 sec (0.042875/0.042875 sec, 0.024232/0.024232 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.381015/0 sec (0.381015/0.381015 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.467201 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.288073 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.283079/0 sec (0.268409/0 sec, 0.014601/0 sec, 1.7e-05/0 sec, 1.3e-05/0 sec, 8e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 9e-06/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.043683/0 sec (0.029108/0.029108 sec, 0.01457/0.01457 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.228818/0 sec (0.228818/0.228818 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.289798 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.272125 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.266729/0 sec (0.244037/0 sec, 0.022617/0 sec, 1.9e-05/0 sec, 1.3e-05/0 sec, 8e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 9e-06/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.052968/0 sec (0.030381/0.030381 sec, 0.022582/0.022582 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.203402/0 sec (0.203402/0.203402 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.27373 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.180612 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.176136/0 sec (0.159328/0 sec, 0.016728/0 sec, 2e-05/0 sec, 1.4e-05/0 sec, 8e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 6e-06/0 sec, 9e-06/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.033026/0 sec (0.016329/0.016329 sec, 0.016695/0.016695 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.132804/0 sec (0.132804/0.132804 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.181809 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 32.7099 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.633/33 sec (11.0807/11 sec, 21.5507/22 sec, 0.000591/0 sec, 0.000255/0 sec, 0.000155/0 sec, 9.4e-05/0 sec, 6.7e-05/0 sec, 5.3e-05/0 sec, 4.2e-05/0 sec, 3.8e-05/0 sec, 3.9e-05/0 sec, 3.5e-05/0 sec, 3.7e-05/0 sec, 3.5e-05/0 sec, 0.000124/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 22.5712/22 sec (1.02174/1.02174 sec, 21.5494/21.5494 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.79709/11 sec (9.79709/9.79709 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 32.7131 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.92 sec (Real time) / 32.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 93.122 sec CPU time.
[LOG] Relation determinization time: 93 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 93.046/93 sec (7.68857/8 sec, 85.3558/85 sec, 0.000574/0 sec, 0.000256/0 sec, 0.000177/0 sec, 0.000104/0 sec, 7.2e-05/0 sec, 5.3e-05/0 sec, 5.1e-05/0 sec, 3.8e-05/0 sec, 3.6e-05/0 sec, 3.5e-05/0 sec, 4.1e-05/0 sec, 3.2e-05/0 sec, 0.000132/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 86.0765/86 sec (0.722113/0.722113 sec, 85.3544/85.3544 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.69571/6 sec (6.69571/6.69571 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 93.1246 sec CPU time.
[LOG] Overall execution time: 93 sec real time.
Synthesis time: 93.45 sec (Real time) / 93.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 23.278 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.2042/23 sec (6.84971/6 sec, 16.353/17 sec, 0.000541/0 sec, 0.000233/0 sec, 0.000143/0 sec, 0.00011/0 sec, 6.6e-05/0 sec, 4.9e-05/0 sec, 4.4e-05/0 sec, 4e-05/0 sec, 5.2e-05/0 sec, 4.9e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 0.000122/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 17.0199/17 sec (0.668242/0.668242 sec, 16.3517/16.3517 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.92247/6 sec (5.92247/5.92247 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 23.2802 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.48 sec (Real time) / 23.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 8.91715 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.84636/9 sec (4.5153/5 sec, 4.3296/4 sec, 0.000573/0 sec, 0.000237/0 sec, 0.000133/0 sec, 8.9e-05/0 sec, 6.3e-05/0 sec, 5e-05/0 sec, 4.2e-05/0 sec, 3.6e-05/0 sec, 3.6e-05/0 sec, 3.5e-05/0 sec, 3.4e-05/0 sec, 3.2e-05/0 sec, 0.000105/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 4.73387/5 sec (0.40541/0.40541 sec, 4.32846/4.32846 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3.84482/3 sec (3.84482/3.84482 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 8.9187 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.08 sec (Real time) / 8.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 354.72 sec CPU time.
[LOG] Relation determinization time: 356 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 354.279/354 sec (36.1947/36 sec, 318.075/318 sec, 0.003449/0 sec, 0.001564/0 sec, 0.000781/0 sec, 0.000442/0 sec, 0.000286/0 sec, 0.000217/0 sec, 0.000168/0 sec, 0.000145/0 sec, 0.000137/0 sec, 0.000128/0 sec, 0.000124/0 sec, 0.000124/0 sec, 0.000125/0 sec, 0.000123/0 sec, 0.000801/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 322.047/322 sec (3.98471/3.98471 sec, 318.062/318.062 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 30.9876/31 sec (30.9876/30.9876 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 354.722 sec CPU time.
[LOG] Overall execution time: 356 sec real time.
Synthesis time: 355.54 sec (Real time) / 354.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1208.12 sec CPU time.
[LOG] Relation determinization time: 1210 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1207.68/1210 sec (24.1613/24 sec, 1183.51/1186 sec, 0.002816/0 sec, 0.001574/0 sec, 0.00076/0 sec, 0.000435/0 sec, 0.000274/0 sec, 0.000197/0 sec, 0.000161/0 sec, 0.000154/0 sec, 0.000176/0 sec, 0.000167/0 sec, 0.000183/0 sec, 0.000159/0 sec, 0.000122/0 sec, 0.000224/0 sec, 0.000761/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1186.46/1188 sec (2.97034/2.97034 sec, 1183.49/1183.49 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 19.9731/21 sec (19.9731/19.9731 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736704 --> 524288 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9725 --> 15.9917 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1208.12 sec CPU time.
[LOG] Overall execution time: 1210 sec real time.
Synthesis time: 1210.34 sec (Real time) / 1206.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.37 sec (Real time) / 9975.47 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9968.68 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 7154.03 sec (Real time) / 7129.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20y.aag =====================
Synthesis time: 10000.32 sec (Real time) / 9969.04 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 3322.95 sec (Real time) / 3310.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 3485.20 sec (Real time) / 3470.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9974.72 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9975.78 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9975.58 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9970.65 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.00175 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000457/0 sec (7.5e-05/0 sec, 0.000188/0 sec, 0.000104/0 sec, 9e-05/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.000165/0 sec (3.2e-05/3.2e-05 sec, 6.1e-05/6.1e-05 sec, 3.4e-05/3.4e-05 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0.000183/0 sec (2.8e-05/2.8e-05 sec, 8.1e-05/8.1e-05 sec, 3.6e-05/3.6e-05 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0.002454 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.079474 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 415 new AND gates.
[LOG] Size before ABC: 907 AND gates.
[LOG] Size after ABC: 413 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.076079/0 sec (0.000218/0 sec, 0.0009/0 sec, 0.002363/0 sec, 0.011389/0 sec, 0.019421/0 sec, 0.022244/0 sec, 0.015297/0 sec, 0.004247/0 sec )
[LOG] Nr of iterations: 194 (3, 6, 13, 36, 47, 47, 30, 12 )
[LOG] Total clause computation time: 0.011432/0 sec (0.000107/0.000107 sec, 0.000185/0.000185 sec, 0.000438/0.000438 sec, 0.001629/0.001629 sec, 0.002701/0.002701 sec, 0.003137/0.003137 sec, 0.002288/0.002288 sec, 0.000947/0.000947 sec )
[LOG] Total clause minimization time: 0.062213/0 sec (9.1e-05/9.1e-05 sec, 0.000643/0.000643 sec, 0.001806/0.001806 sec, 0.009271/0.009271 sec, 0.016026/0.016026 sec, 0.018506/0.018506 sec, 0.01267/0.01267 sec, 0.0032/0.0032 sec )
[LOG] Total clause size reduction: 2177 --> 907 (32 --> 2, 75 --> 12, 168 --> 42, 455 --> 192, 552 --> 256, 506 --> 239, 290 --> 134, 99 --> 30 )
[LOG] Average clause size reduction: 11.2216 --> 4.67526 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6389 --> 5.33333, 11.7447 --> 5.44681, 10.766 --> 5.08511, 9.66667 --> 4.46667, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.080585 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 557 8 0 1 543
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.802793 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1838 new AND gates.
[LOG] Size before ABC: 4461 AND gates.
[LOG] Size after ABC: 1838 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.795885/0 sec (0.000409/0 sec, 0.000991/0 sec, 0.003077/0 sec, 0.014378/0 sec, 0.078254/0 sec, 0.164152/0 sec, 0.220362/0 sec, 0.180138/0 sec, 0.096596/0 sec, 0.037528/0 sec )
[LOG] Nr of iterations: 679 (3, 6, 13, 37, 123, 159, 153, 102, 54, 29 )
[LOG] Total clause computation time: 0.099898/0 sec (0.000173/0.000173 sec, 0.000273/0.000273 sec, 0.000642/0.000642 sec, 0.002184/0.002184 sec, 0.010025/0.010025 sec, 0.020931/0.020931 sec, 0.025427/0.025427 sec, 0.021853/0.021853 sec, 0.012207/0.012207 sec, 0.006183/0.006183 sec )
[LOG] Total clause minimization time: 0.685759/0 sec (0.000216/0.000216 sec, 0.000671/0.000671 sec, 0.002289/0.002289 sec, 0.011734/0.011734 sec, 0.066229/0.066229 sec, 0.140561/0.140561 sec, 0.192562/0.192562 sec, 0.15682/0.15682 sec, 0.083588/0.083588 sec, 0.031089/0.031089 sec )
[LOG] Total clause size reduction: 9670 --> 4461 (40 --> 2, 95 --> 12, 216 --> 42, 612 --> 194, 1952 --> 889, 2370 --> 1165, 2128 --> 1085, 1313 --> 656, 636 --> 310, 308 --> 106 )
[LOG] Average clause size reduction: 14.2415 --> 6.56996 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.23077, 16.5405 --> 5.24324, 15.8699 --> 7.22764, 14.9057 --> 7.32704, 13.9085 --> 7.0915, 12.8725 --> 6.43137, 11.7778 --> 5.74074, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 0.804382 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.19 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.24 sec (Real time) / 3.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2075 10 0 1 2055
=====================  mult6.aag =====================
[LOG] Relation determinization time: 12.0724 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 7897 new AND gates.
[LOG] Size before ABC: 23026 AND gates.
[LOG] Size after ABC: 7896 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.0483/12 sec (0.001796/0 sec, 0.001452/0 sec, 0.004096/0 sec, 0.020689/0 sec, 0.107947/0 sec, 0.686153/0 sec, 1.84463/2 sec, 3.10594/3 sec, 2.9557/3 sec, 2.0899/2 sec, 0.965517/1 sec, 0.264492/1 sec )
[LOG] Nr of iterations: 2692 (3, 6, 11, 36, 122, 446, 617, 602, 418, 264, 123, 44 )
[LOG] Total clause computation time: 1.21499/0 sec (0.000688/0.000688 sec, 0.00042/0.00042 sec, 0.000968/0.000968 sec, 0.003383/0.003383 sec, 0.013724/0.013724 sec, 0.067188/0.067188 sec, 0.186332/0.186332 sec, 0.299184/0.299184 sec, 0.282668/0.282668 sec, 0.212555/0.212555 sec, 0.109332/0.109332 sec, 0.038546/0.038546 sec )
[LOG] Total clause minimization time: 10.7815/12 sec (0.001086/0.001086 sec, 0.000992/0.000992 sec, 0.003029/0.003029 sec, 0.016835/0.016835 sec, 0.092203/0.092203 sec, 0.609898/0.609898 sec, 1.64613/1.64613 sec, 2.79378/2.79378 sec, 2.66529/2.66529 sec, 1.87271/1.87271 sec, 0.854212/0.854212 sec, 0.225309/0.225309 sec )
[LOG] Total clause size reduction: 46182 --> 23026 (48 --> 2, 115 --> 12, 220 --> 36, 735 --> 188, 2420 --> 881, 8455 --> 4034, 11088 --> 5714, 10217 --> 5499, 6672 --> 3563, 3945 --> 2053, 1708 --> 838, 559 --> 206 )
[LOG] Average clause size reduction: 17.1553 --> 8.55349 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4167 --> 5.22222, 19.8361 --> 7.22131, 18.9574 --> 9.04484, 17.9708 --> 9.26094, 16.9718 --> 9.13455, 15.9617 --> 8.52392, 14.9432 --> 7.77652, 13.8862 --> 6.81301, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 12.0747 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.37 sec (Real time) / 13.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.51 sec (Real time) / 12.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.86 sec (Real time) / 3.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8242 12 0 1 8219
=====================  mult7.aag =====================
[LOG] Relation determinization time: 288.472 sec CPU time.
[LOG] Relation determinization time: 295 sec real time.
[LOG] Final circuit size: 31118 new AND gates.
[LOG] Size before ABC: 107881 AND gates.
[LOG] Size after ABC: 31117 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 288.365/289 sec (0.003067/0 sec, 0.002088/0 sec, 0.006307/0 sec, 0.029019/0 sec, 0.153465/1 sec, 0.889115/0 sec, 6.73981/7 sec, 25.7831/26 sec, 57.9628/58 sec, 76.9905/77 sec, 62.3925/63 sec, 36.4263/36 sec, 16.0909/17 sec, 4.89615/4 sec )
[LOG] Nr of iterations: 10390 (3, 6, 12, 36, 128, 459, 1675, 2255, 2211, 1695, 1038, 536, 240, 96 )
[LOG] Total clause computation time: 27.6762/17 sec (0.001585/0.001585 sec, 0.000615/0.000615 sec, 0.001488/0.001488 sec, 0.004648/0.004648 sec, 0.019705/0.019705 sec, 0.089105/0.089105 sec, 0.577791/0.577791 sec, 2.54866/2.54866 sec, 6.32811/6.32811 sec, 7.49844/7.49844 sec, 5.47855/5.47855 sec, 3.12088/3.12088 sec, 1.4451/1.4451 sec, 0.561545/0.561545 sec )
[LOG] Total clause minimization time: 260.391/272 sec (0.001466/0.001466 sec, 0.001431/0.001431 sec, 0.004692/0.004692 sec, 0.023839/0.023839 sec, 0.131794/0.131794 sec, 0.790828/0.790828 sec, 6.12134/6.12134 sec, 23.1777/23.1777 sec, 51.5644/51.5644 sec, 69.4337/69.4337 sec, 56.8808/56.8808 sec, 33.2888/33.2888 sec, 14.6385/14.6385 sec, 4.33206/4.33206 sec )
[LOG] Total clause size reduction: 208492 --> 107881 (56 --> 2, 135 --> 12, 286 --> 39, 875 --> 190, 3048 --> 921, 10534 --> 4147, 36828 --> 18228, 47334 --> 25062, 44200 --> 24290, 32186 --> 17820, 18666 --> 9973, 9095 --> 4714, 3824 --> 1941, 1425 --> 542 )
[LOG] Average clause size reduction: 20.0666 --> 10.3832 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3056 --> 5.27778, 23.8125 --> 7.19531, 22.9499 --> 9.03486, 21.9869 --> 10.8824, 20.9907 --> 11.114, 19.991 --> 10.986, 18.9888 --> 10.5133, 17.9827 --> 9.6079, 16.9683 --> 8.79478, 15.9333 --> 8.0875, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 288.475 sec CPU time.
[LOG] Overall execution time: 295 sec real time.
Synthesis time: 295.13 sec (Real time) / 293.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 39.10 sec (Real time) / 38.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.42 sec (Real time) / 46.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31600 14 0 1 31573
=====================  mult8.aag =====================
[LOG] Relation determinization time: 8572.79 sec CPU time.
[LOG] Relation determinization time: 8609 sec real time.
[LOG] Final circuit size: 131111 new AND gates.
[LOG] Size before ABC: 504406 AND gates.
[LOG] Size after ABC: 131110 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 8572.19/8590 sec (0.005134/0 sec, 0.002857/0 sec, 0.008486/0 sec, 0.037366/0 sec, 0.183934/0 sec, 1.03304/1 sec, 7.44513/8 sec, 85.9815/86 sec, 638.956/641 sec, 1808.85/1813 sec, 2280.26/2285 sec, 1825.21/1828 sec, 1055.05/1057 sec, 566.113/567 sec, 238.179/239 sec, 64.8721/65 sec )
[LOG] Nr of iterations: 41106 (3, 6, 12, 36, 123, 441, 1657, 6220, 8791, 8704, 6733, 4216, 2222, 1216, 545, 181 )
[LOG] Total clause computation time: 518.138/524 sec (0.001704/0.001704 sec, 0.000848/0.000848 sec, 0.001977/0.001977 sec, 0.00603/0.00603 sec, 0.023318/0.023318 sec, 0.101637/0.101637 sec, 0.635092/0.635092 sec, 7.70746/7.70746 sec, 51.3855/51.3855 sec, 108.183/108.183 sec, 131.832/131.832 sec, 103.339/103.339 sec, 60.4656/60.4656 sec, 33.7072/33.7072 sec, 15.7913/15.7913 sec, 4.95583/4.95583 sec )
[LOG] Total clause minimization time: 8052.32/8064 sec (0.003403/0.003403 sec, 0.001957/0.001957 sec, 0.006396/0.006396 sec, 0.030878/0.030878 sec, 0.158435/0.158435 sec, 0.922347/0.922347 sec, 6.76933/6.76933 sec, 78.0451/78.0451 sec, 587.185/587.185 sec, 1700.26/1700.26 sec, 2148.13/2148.13 sec, 1721.68/1721.68 sec, 994.499/994.499 sec, 532.356/532.356 sec, 222.369/222.369 sec, 59.9101/59.9101 sec )
[LOG] Total clause size reduction: 943496 --> 504406 (64 --> 2, 155 --> 12, 330 --> 39, 1015 --> 188, 3416 --> 889, 11880 --> 3992, 43056 --> 18027, 155475 --> 79442, 210960 --> 114457, 200169 --> 112159, 148104 --> 83676, 88515 --> 49307, 44420 --> 24041, 23085 --> 12053, 9792 --> 4914, 3060 --> 1208 )
[LOG] Average clause size reduction: 22.9528 --> 12.2709 (21.3333 --> 0.666667, 25.8333 --> 2, 27.5 --> 3.25, 28.1944 --> 5.22222, 27.7724 --> 7.22764, 26.9388 --> 9.05215, 25.9843 --> 10.8793, 24.996 --> 12.772, 23.9973 --> 13.0198, 22.9974 --> 12.8859, 21.9967 --> 12.4277, 20.995 --> 11.6952, 19.991 --> 10.8195, 18.9844 --> 9.91201, 17.967 --> 9.01651, 16.9061 --> 6.67403 )
[LOG] Overall execution time: 8572.79 sec CPU time.
[LOG] Overall execution time: 8609 sec real time.
Synthesis time: 8608.98 sec (Real time) / 8587.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 385.72 sec (Real time) / 383.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1493.56 sec (Real time) / 1489.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 131746 16 0 1 131715
=====================  mult9.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9972.76 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9973.27 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9977.60 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9974.73 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9976.19 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9976.03 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9977.02 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9977.32 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.00174 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.3e-05/0 sec (7.3e-05/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.00268 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.00169 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.7e-05/0 sec (7.7e-05/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 4.3e-05/0 sec (4.3e-05/4.3e-05 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.002517 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.00368 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000148/0 sec (0.000148/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 7.7e-05/0 sec (7.7e-05/7.7e-05 sec )
[LOG] Total clause minimization time: 5.8e-05/0 sec (5.8e-05/5.8e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.005562 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.003702 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000164/0 sec (0.000164/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000103/0 sec (0.000103/0.000103 sec )
[LOG] Total clause minimization time: 5.3e-05/0 sec (5.3e-05/5.3e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.005564 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.007455 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.0003/0 sec (0.0003/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000171/0 sec (0.000171/0.000171 sec )
[LOG] Total clause minimization time: 0.000116/0 sec (0.000116/0.000116 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.011986 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.007494 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000335/0 sec (0.000335/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000218/0 sec (0.000218/0.000218 sec )
[LOG] Total clause minimization time: 0.000108/0 sec (0.000108/0.000108 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.012039 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.016638 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000669/0 sec (0.000669/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000401/0 sec (0.000401/0.000401 sec )
[LOG] Total clause minimization time: 0.000247/0 sec (0.000247/0.000247 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.030078 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.016758 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000766/0 sec (0.000766/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000508/0 sec (0.000508/0.000508 sec )
[LOG] Total clause minimization time: 0.000242/0 sec (0.000242/0.000242 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.030005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.038503 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001859/0 sec (0.001859/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001167/0 sec (0.001167/0.001167 sec )
[LOG] Total clause minimization time: 0.00065/0 sec (0.00065/0.00065 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.084723 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.038714 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002085/0 sec (0.002085/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001422/0 sec (0.001422/0.001422 sec )
[LOG] Total clause minimization time: 0.000636/0 sec (0.000636/0.000636 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.084351 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.001208 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7e-05/0 sec (2.7e-05/0 sec, 4e-06/0 sec, 3.9e-05/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 3.1e-05/0 sec (2.2e-05/2.2e-05 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 2.1e-05/0 sec (0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.001856 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001036 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.1e-05/0 sec (1.4e-05/0 sec, 4e-06/0 sec, 3.3e-05/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 1.4e-05/0 sec (7e-06/7e-06 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 1.8e-05/0 sec (0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.001634 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.12 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.00192 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000127/0 sec (3.9e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 5e-06/0 sec, 7.6e-05/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 5.4e-05/0 sec (3.3e-05/3.3e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-05/5e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.00287 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.001483 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.6e-05/0 sec (1.7e-05/0 sec, 4e-06/0 sec, 3e-06/0 sec, 5e-06/0 sec, 5.7e-05/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 2.6e-05/0 sec (1e-05/1e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 3.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.002283 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.003088 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000154/0 sec (5.6e-05/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 6e-06/0 sec, 7.7e-05/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 9.1e-05/0 sec (5.1e-05/5.1e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 3.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.004567 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.002402 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000148/0 sec (2.4e-05/0 sec, 5e-06/0 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 7e-06/0 sec, 0.000101/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 4.9e-05/0 sec (1.5e-05/1.5e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 6.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.3e-05/6.3e-05 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.003595 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.004966 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000249/0 sec (9.1e-05/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 8e-06/0 sec, 0.00013/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000155/0 sec (8.5e-05/8.5e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 6.5e-05/6.5e-05 sec )
[LOG] Total clause minimization time: 5.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.007469 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.003498 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000154/0 sec (3.1e-05/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 3e-06/0 sec, 8e-06/0 sec, 9e-05/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 7.9e-05/0 sec (2.2e-05/2.2e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 5.2e-05/5.2e-05 sec )
[LOG] Total clause minimization time: 3.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.005301 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.007475 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000326/0 sec (0.000102/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1e-05/0 sec, 0.000186/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000211/0 sec (9.5e-05/9.5e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000109/0.000109 sec )
[LOG] Total clause minimization time: 7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-05/7e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.011438 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.005055 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000234/0 sec (4.3e-05/0 sec, 5e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 8e-06/0 sec, 0.000149/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000134/0 sec (3.3e-05/3.3e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 9.4e-05/9.4e-05 sec )
[LOG] Total clause minimization time: 4.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.007825 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.010785 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000437/0 sec (0.000132/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1e-05/0 sec, 0.000256/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000277/0 sec (0.000124/0.000124 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000149/0.000149 sec )
[LOG] Total clause minimization time: 9.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.9e-05/9.9e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.01701 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.006901 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000305/0 sec (5.7e-05/0 sec, 5e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 5e-06/0 sec, 1e-05/0 sec, 0.00019/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000177/0 sec (4.6e-05/4.6e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000125/0.000125 sec )
[LOG] Total clause minimization time: 5.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.010984 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.014913 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000571/0 sec (0.000168/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 1.2e-05/0 sec, 0.000348/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000377/0 sec (0.00016/0.00016 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000212/0.000212 sec )
[LOG] Total clause minimization time: 0.000128/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000128/0.000128 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.024212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.009293 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000408/0 sec (7.3e-05/0 sec, 6e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 7e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 1.3e-05/0 sec, 0.00026/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000245/0 sec (6e-05/6e-05 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000177/0.000177 sec )
[LOG] Total clause minimization time: 7.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.3e-05/7.3e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.015212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.019804 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000756/0 sec (0.000208/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1.3e-05/0 sec, 0.000477/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000504/0 sec (0.000197/0.000197 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000298/0.000298 sec )
[LOG] Total clause minimization time: 0.000166/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000166/0.000166 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.033008 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.012239 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000583/0 sec (9.3e-05/0 sec, 7e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 6e-06/0 sec, 1.3e-05/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1.1e-05/0 sec, 0.000394/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000371/0 sec (7.8e-05/7.8e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000286/0.000286 sec )
[LOG] Total clause minimization time: 9.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.9e-05/9.9e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.020554 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.025552 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000968/0 sec (0.000275/0 sec, 7e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1.5e-05/0 sec, 0.000609/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00067/0 sec (0.000263/0.000263 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000396/0.000396 sec )
[LOG] Total clause minimization time: 0.000201/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000201/0.000201 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.044102 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.015488 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000656/0 sec (0.000109/0 sec, 7e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 1.3e-05/0 sec, 0.000436/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000406/0 sec (9.1e-05/9.1e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000309/0.000309 sec )
[LOG] Total clause minimization time: 0.000117/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000117/0.000117 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.0266 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.032441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001302/0 sec (0.000368/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2.1e-05/0 sec, 0.000812/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000917/0 sec (0.000353/0.000353 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000554/0.000554 sec )
[LOG] Total clause minimization time: 0.000242/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000242/0.000242 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.057218 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.019342 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000845/0 sec (0.000162/0 sec, 8e-06/0 sec, 1e-05/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 1e-05/0 sec, 8e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 2.4e-05/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 1.4e-05/0 sec, 3e-06/0 sec, 1.4e-05/0 sec, 0.000518/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000496/0 sec (0.000149/0.000149 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000333/0.000333 sec )
[LOG] Total clause minimization time: 0.000144/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000144/0.000144 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.03423 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.039768 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001667/0 sec (0.000457/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2.2e-05/0 sec, 0.001067/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001193/0 sec (0.000441/0.000441 sec, 2e-06/2e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000739/0.000739 sec )
[LOG] Total clause minimization time: 0.000309/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000309/0.000309 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.072057 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.023608 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001031/0 sec (0.000171/0 sec, 8e-06/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 1.3e-05/0 sec, 9e-06/0 sec, 1.1e-05/0 sec, 8e-06/0 sec, 1e-05/0 sec, 7e-06/0 sec, 9e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 8e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1.7e-05/0 sec, 0.000683/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000658/0 sec (0.000148/0.000148 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.0005/0.0005 sec )
[LOG] Total clause minimization time: 0.000169/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000169/0.000169 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.042979 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.048765 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002114/0 sec (0.000561/0 sec, 1e-05/0 sec, 1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 5e-06/0 sec, 6e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-05/0 sec, 0.001358/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001532/0 sec (0.000541/0.000541 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000976/0.000976 sec )
[LOG] Total clause minimization time: 0.000363/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000363/0.000363 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.090466 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.027891 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001322/0 sec (0.000215/0 sec, 9e-06/0 sec, 1.4e-05/0 sec, 1.4e-05/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.3e-05/0 sec, 9e-06/0 sec, 2.6e-05/0 sec, 1.2e-05/0 sec, 1.1e-05/0 sec, 8e-06/0 sec, 7e-06/0 sec, 9e-06/0 sec, 8e-06/0 sec, 6e-06/0 sec, 8e-06/0 sec, 5e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 4e-06/0 sec, 2e-05/0 sec, 0.000869/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000853/0 sec (0.000185/0.000185 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000655/0.000655 sec )
[LOG] Total clause minimization time: 0.0002/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0002/0.0002 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.05274 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.06267 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 85 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.045744/0 sec (0.007618/0 sec, 0.008799/0 sec, 0.005402/0 sec, 0.011347/0 sec, 0.010007/0 sec, 0.002571/0 sec )
[LOG] Nr of iterations: 50 (10, 11, 6, 2, 15, 6 )
[LOG] Total clause computation time: 0.014047/0 sec (0.002186/0.002186 sec, 0.0041/0.0041 sec, 0.002128/0.002128 sec, 0.002439/0.002439 sec, 0.002388/0.002388 sec, 0.000806/0.000806 sec )
[LOG] Total clause minimization time: 0.031379/0 sec (0.005373/0.005373 sec, 0.004629/0.004629 sec, 0.003238/0.003238 sec, 0.0089/0.0089 sec, 0.007505/0.007505 sec, 0.001734/0.001734 sec )
[LOG] Total clause size reduction: 1304 --> 84 (288 --> 16, 310 --> 18, 150 --> 9, 29 --> 0, 392 --> 32, 135 --> 9 )
[LOG] Average clause size reduction: 26.08 --> 1.68 (28.8 --> 1.6, 28.1818 --> 1.63636, 25 --> 1.5, 14.5 --> 0, 26.1333 --> 2.13333, 22.5 --> 1.5 )
[LOG] Overall execution time: 0.064313 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 214 5 21 1 183
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.202906 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 110 new AND gates.
[LOG] Size before ABC: 180 AND gates.
[LOG] Size after ABC: 110 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.155149/0 sec (0.038927/0 sec, 0.029305/0 sec, 0.016188/0 sec, 0.012192/0 sec, 0.006609/0 sec, 0.047225/0 sec, 0.004703/0 sec )
[LOG] Nr of iterations: 81 (16, 18, 5, 6, 5, 23, 8 )
[LOG] Total clause computation time: 0.04385/0 sec (0.014898/0.014898 sec, 0.008041/0.008041 sec, 0.001054/0.001054 sec, 0.000919/0.000919 sec, 0.001506/0.001506 sec, 0.015804/0.015804 sec, 0.001628/0.001628 sec )
[LOG] Total clause minimization time: 0.11071/0 sec (0.023872/0.023872 sec, 0.021125/0.021125 sec, 0.015109/0.015109 sec, 0.011241/0.011241 sec, 0.005081/0.005081 sec, 0.031251/0.031251 sec, 0.003031/0.003031 sec )
[LOG] Total clause size reduction: 2530 --> 180 (555 --> 45, 612 --> 48, 140 --> 6, 170 --> 8, 132 --> 5, 704 --> 55, 217 --> 13 )
[LOG] Average clause size reduction: 31.2346 --> 2.22222 (34.6875 --> 2.8125, 34 --> 2.66667, 28 --> 1.2, 28.3333 --> 1.33333, 26.4 --> 1, 30.6087 --> 2.3913, 27.125 --> 1.625 )
[LOG] Overall execution time: 0.205071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 316 6 24 1 279
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.696172 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 164 new AND gates.
[LOG] Size before ABC: 282 AND gates.
[LOG] Size after ABC: 163 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.581166/0 sec (0.070609/0 sec, 0.076639/0 sec, 0.042172/0 sec, 0.03566/0 sec, 0.029168/0 sec, 0.025008/0 sec, 0.182807/0 sec, 0.110818/0 sec, 0.008285/0 sec )
[LOG] Nr of iterations: 108 (12, 16, 10, 6, 6, 6, 10, 33, 9 )
[LOG] Total clause computation time: 0.170621/0 sec (0.036092/0.036092 sec, 0.021428/0.021428 sec, 0.002871/0.002871 sec, 0.001379/0.001379 sec, 0.001413/0.001413 sec, 0.012844/0.012844 sec, 0.064076/0.064076 sec, 0.028125/0.028125 sec, 0.002393/0.002393 sec )
[LOG] Total clause minimization time: 0.40967/0 sec (0.034417/0.034417 sec, 0.055071/0.055071 sec, 0.039245/0.039245 sec, 0.034246/0.034246 sec, 0.027724/0.027724 sec, 0.012094/0.012094 sec, 0.118614/0.118614 sec, 0.082423/0.082423 sec, 0.005836/0.005836 sec )
[LOG] Total clause size reduction: 3822 --> 282 (473 --> 30, 630 --> 50, 369 --> 16, 200 --> 9, 195 --> 8, 190 --> 11, 333 --> 44, 1152 --> 98, 280 --> 16 )
[LOG] Average clause size reduction: 35.3889 --> 2.61111 (39.4167 --> 2.5, 39.375 --> 3.125, 36.9 --> 1.6, 33.3333 --> 1.5, 32.5 --> 1.33333, 31.6667 --> 1.83333, 33.3 --> 4.4, 34.9091 --> 2.9697, 31.1111 --> 1.77778 )
[LOG] Overall execution time: 0.699076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.92 sec (Real time) / 0.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 408 7 27 1 366
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.71842 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 299 new AND gates.
[LOG] Size before ABC: 581 AND gates.
[LOG] Size after ABC: 299 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.43122/1 sec (0.166355/0 sec, 0.271908/0 sec, 0.141903/0 sec, 0.109035/0 sec, 0.073771/1 sec, 0.078885/0 sec, 0.136962/0 sec, 0.180436/0 sec, 0.249787/0 sec, 0.022175/0 sec )
[LOG] Nr of iterations: 164 (12, 16, 8, 12, 7, 5, 22, 29, 43, 10 )
[LOG] Total clause computation time: 0.384532/0 sec (0.084513/0.084513 sec, 0.082208/0.082208 sec, 0.004133/0.004133 sec, 0.005919/0.005919 sec, 0.003101/0.003101 sec, 0.011012/0.011012 sec, 0.061786/0.061786 sec, 0.071754/0.071754 sec, 0.056026/0.056026 sec, 0.00408/0.00408 sec )
[LOG] Total clause minimization time: 1.04493/1 sec (0.081716/0.081716 sec, 0.189522/0.189522 sec, 0.137715/0.137715 sec, 0.102998/0.102998 sec, 0.070602/0.070602 sec, 0.067835/0.067835 sec, 0.074891/0.074891 sec, 0.108309/0.108309 sec, 0.193327/0.193327 sec, 0.018011/0.018011 sec )
[LOG] Total clause size reduction: 6547 --> 581 (528 --> 37, 705 --> 59, 322 --> 11, 495 --> 26, 264 --> 10, 172 --> 7, 882 --> 107, 1148 --> 155, 1680 --> 142, 351 --> 27 )
[LOG] Average clause size reduction: 39.9207 --> 3.54268 (44 --> 3.08333, 44.0625 --> 3.6875, 40.25 --> 1.375, 41.25 --> 2.16667, 37.7143 --> 1.42857, 34.4 --> 1.4, 40.0909 --> 4.86364, 39.5862 --> 5.34483, 39.0698 --> 3.30233, 35.1 --> 2.7 )
[LOG] Overall execution time: 1.72275 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.90 sec (Real time) / 1.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.20 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 589 8 30 1 541
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 5.77811 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 604 new AND gates.
[LOG] Size before ABC: 1211 AND gates.
[LOG] Size after ABC: 603 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.25992/6 sec (0.021701/0 sec, 0.033987/0 sec, 0.395092/1 sec, 0.177735/0 sec, 0.115773/0 sec, 0.125868/0 sec, 0.118566/0 sec, 0.422804/1 sec, 0.628433/0 sec, 1.68221/2 sec, 0.781366/1 sec, 0.756382/1 sec )
[LOG] Nr of iterations: 289 (10, 14, 41, 15, 7, 9, 9, 13, 23, 97, 29, 22 )
[LOG] Total clause computation time: 1.03556/2 sec (0.005333/0.005333 sec, 0.006452/0.006452 sec, 0.023555/0.023555 sec, 0.008899/0.008899 sec, 0.004304/0.004304 sec, 0.005072/0.005072 sec, 0.004507/0.004507 sec, 0.21464/0.21464 sec, 0.172754/0.172754 sec, 0.336389/0.336389 sec, 0.090523/0.090523 sec, 0.163131/0.163131 sec )
[LOG] Total clause minimization time: 4.22064/4 sec (0.016283/0.016283 sec, 0.027416/0.027416 sec, 0.371151/0.371151 sec, 0.168694/0.168694 sec, 0.111402/0.111402 sec, 0.120716/0.120716 sec, 0.113977/0.113977 sec, 0.207991/0.207991 sec, 0.455361/0.455361 sec, 1.34425/1.34425 sec, 0.690463/0.690463 sec, 0.592932/0.592932 sec )
[LOG] Total clause size reduction: 13076 --> 1211 (486 --> 18, 689 --> 40, 2080 --> 129, 714 --> 45, 300 --> 11, 392 --> 14, 384 --> 16, 564 --> 46, 1012 --> 112, 4320 --> 583, 1232 --> 97, 903 --> 100 )
[LOG] Average clause size reduction: 45.2457 --> 4.19031 (48.6 --> 1.8, 49.2143 --> 2.85714, 50.7317 --> 3.14634, 47.6 --> 3, 42.8571 --> 1.57143, 43.5556 --> 1.55556, 42.6667 --> 1.77778, 43.3846 --> 3.53846, 44 --> 4.86957, 44.5361 --> 6.01031, 42.4828 --> 3.34483, 41.0455 --> 4.54545 )
[LOG] Overall execution time: 5.78387 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.02 sec (Real time) / 5.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.65 sec (Real time) / 2.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 941 9 33 1 888
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 11.0421 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1047 new AND gates.
[LOG] Size before ABC: 2085 AND gates.
[LOG] Size after ABC: 1046 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.2973/11 sec (0.034894/0 sec, 0.059737/0 sec, 0.793867/1 sec, 0.482241/1 sec, 0.295623/0 sec, 0.167021/0 sec, 0.171783/0 sec, 0.153995/1 sec, 0.505068/0 sec, 0.996472/1 sec, 2.93906/3 sec, 2.12854/2 sec, 1.569/2 sec )
[LOG] Nr of iterations: 386 (10, 15, 37, 8, 8, 6, 6, 6, 14, 23, 109, 128, 16 )
[LOG] Total clause computation time: 1.71197/1 sec (0.006968/0.006968 sec, 0.008407/0.008407 sec, 0.034421/0.034421 sec, 0.006578/0.006578 sec, 0.005315/0.005315 sec, 0.003467/0.003467 sec, 0.003949/0.003949 sec, 0.003485/0.003485 sec, 0.280415/0.280415 sec, 0.150786/0.150786 sec, 0.308409/0.308409 sec, 0.368922/0.368922 sec, 0.530851/0.530851 sec )
[LOG] Total clause minimization time: 8.57882/10 sec (0.027841/0.027841 sec, 0.051178/0.051178 sec, 0.759084/0.759084 sec, 0.475581/0.475581 sec, 0.290228/0.290228 sec, 0.163499/0.163499 sec, 0.167764/0.167764 sec, 0.150453/0.150453 sec, 0.224429/0.224429 sec, 0.845263/0.845263 sec, 2.62889/2.62889 sec, 1.75685/1.75685 sec, 1.03776/1.03776 sec )
[LOG] Total clause size reduction: 18450 --> 2085 (522 --> 16, 798 --> 59, 2016 --> 107, 385 --> 12, 378 --> 15, 265 --> 8, 260 --> 9, 255 --> 8, 650 --> 63, 1078 --> 128, 5184 --> 640, 5969 --> 933, 690 --> 87 )
[LOG] Average clause size reduction: 47.7979 --> 5.40155 (52.2 --> 1.6, 53.2 --> 3.93333, 54.4865 --> 2.89189, 48.125 --> 1.5, 47.25 --> 1.875, 44.1667 --> 1.33333, 43.3333 --> 1.5, 42.5 --> 1.33333, 46.4286 --> 4.5, 46.8696 --> 5.56522, 47.5596 --> 5.87156, 46.6328 --> 7.28906, 43.125 --> 5.4375 )
[LOG] Overall execution time: 11.049 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.35 sec (Real time) / 11.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.12 sec (Real time) / 4.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1427 10 35 1 1370
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 16.0029 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 1526 new AND gates.
[LOG] Size before ABC: 2961 AND gates.
[LOG] Size after ABC: 1526 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.9718/15 sec (0.042102/0 sec, 0.117555/0 sec, 0.992239/1 sec, 0.262378/0 sec, 0.281178/0 sec, 0.171186/0 sec, 0.250904/1 sec, 0.160792/0 sec, 1.48796/1 sec, 0.22856/1 sec, 1.27612/1 sec, 2.59975/2 sec, 2.88508/3 sec, 4.216/5 sec )
[LOG] Nr of iterations: 515 (10, 23, 44, 9, 9, 9, 8, 7, 21, 7, 32, 179, 128, 29 )
[LOG] Total clause computation time: 3.75548/5 sec (0.009082/0.009082 sec, 0.017216/0.017216 sec, 0.0492/0.0492 sec, 0.007231/0.007231 sec, 0.01004/0.01004 sec, 0.007155/0.007155 sec, 0.009738/0.009738 sec, 0.005776/0.005776 sec, 0.648852/0.648852 sec, 0.006909/0.006909 sec, 0.323767/0.323767 sec, 0.58365/0.58365 sec, 0.703451/0.703451 sec, 1.37341/1.37341 sec )
[LOG] Total clause minimization time: 11.2074/10 sec (0.032935/0.032935 sec, 0.100052/0.100052 sec, 0.942601/0.942601 sec, 0.255037/0.255037 sec, 0.27103/0.27103 sec, 0.163947/0.163947 sec, 0.241071/0.241071 sec, 0.154949/0.154949 sec, 0.838664/0.838664 sec, 0.221571/0.221571 sec, 0.951641/0.951641 sec, 2.01289/2.01289 sec, 2.17914/2.17914 sec, 2.8419/2.8419 sec )
[LOG] Total clause size reduction: 26404 --> 2961 (558 --> 17, 1342 --> 99, 2580 --> 119, 472 --> 15, 464 --> 16, 456 --> 14, 392 --> 17, 330 --> 10, 1080 --> 123, 318 --> 11, 1612 --> 210, 9078 --> 1298, 6350 --> 857, 1372 --> 155 )
[LOG] Average clause size reduction: 51.2699 --> 5.74951 (55.8 --> 1.7, 58.3478 --> 4.30435, 58.6364 --> 2.70455, 52.4444 --> 1.66667, 51.5556 --> 1.77778, 50.6667 --> 1.55556, 49 --> 2.125, 47.1429 --> 1.42857, 51.4286 --> 5.85714, 45.4286 --> 1.57143, 50.375 --> 6.5625, 50.7151 --> 7.2514, 49.6094 --> 6.69531, 47.3103 --> 5.34483 )
[LOG] Overall execution time: 16.0112 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.39 sec (Real time) / 16.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.86 sec (Real time) / 7.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1949 11 37 1 1887
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 47.449 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 998 new AND gates.
[LOG] Size before ABC: 1933 AND gates.
[LOG] Size after ABC: 998 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 44.4811/45 sec (0.077934/0 sec, 0.082028/1 sec, 3.6495/3 sec, 1.2433/1 sec, 1.36611/2 sec, 1.57309/1 sec, 1.57497/2 sec, 1.07883/1 sec, 4.00776/4 sec, 1.27391/1 sec, 6.26565/7 sec, 1.18555/1 sec, 5.40597/5 sec, 10.2227/11 sec, 5.47376/5 sec )
[LOG] Nr of iterations: 415 (9, 9, 38, 7, 8, 6, 7, 11, 17, 8, 29, 7, 115, 95, 49 )
[LOG] Total clause computation time: 6.06335/7 sec (0.01923/0.01923 sec, 0.012741/0.012741 sec, 0.16093/0.16093 sec, 0.012461/0.012461 sec, 0.158795/0.158795 sec, 0.266445/0.266445 sec, 0.148196/0.148196 sec, 0.020488/0.020488 sec, 1.07685/1.07685 sec, 0.017833/0.017833 sec, 0.617028/0.617028 sec, 0.014143/0.014143 sec, 1.45025/1.45025 sec, 1.47034/1.47034 sec, 0.617618/0.617618 sec )
[LOG] Total clause minimization time: 38.4089/38 sec (0.058596/0.058596 sec, 0.06919/0.06919 sec, 3.48804/3.48804 sec, 1.23076/1.23076 sec, 1.2072/1.2072 sec, 1.30657/1.30657 sec, 1.42668/1.42668 sec, 1.05821/1.05821 sec, 2.93045/2.93045 sec, 1.25597/1.25597 sec, 5.6477/5.6477 sec, 1.1713/1.1713 sec, 3.95312/3.95312 sec, 8.75016/8.75016 sec, 4.85497/4.85497 sec )
[LOG] Total clause size reduction: 22742 --> 1933 (536 --> 22, 528 --> 28, 2405 --> 98, 384 --> 8, 441 --> 12, 310 --> 7, 366 --> 9, 600 --> 17, 944 --> 99, 406 --> 11, 1596 --> 216, 336 --> 10, 6270 --> 735, 5076 --> 446, 2544 --> 215 )
[LOG] Average clause size reduction: 54.8 --> 4.65783 (59.5556 --> 2.44444, 58.6667 --> 3.11111, 63.2895 --> 2.57895, 54.8571 --> 1.14286, 55.125 --> 1.5, 51.6667 --> 1.16667, 52.2857 --> 1.28571, 54.5455 --> 1.54545, 55.5294 --> 5.82353, 50.75 --> 1.375, 55.0345 --> 7.44828, 48 --> 1.42857, 54.5217 --> 6.3913, 53.4316 --> 4.69474, 51.9184 --> 4.38776 )
[LOG] Overall execution time: 47.4644 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.85 sec (Real time) / 47.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.59 sec (Real time) / 4.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1471 12 40 1 1404
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 31.9111 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 1806 new AND gates.
[LOG] Size before ABC: 3778 AND gates.
[LOG] Size after ABC: 1806 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.3898/30 sec (0.094318/0 sec, 0.095804/0 sec, 1.26001/1 sec, 0.491788/1 sec, 0.475327/0 sec, 0.311348/1 sec, 0.332697/0 sec, 0.233225/0 sec, 1.54432/2 sec, 0.492881/0 sec, 2.05158/2 sec, 0.260655/0 sec, 0.248164/1 sec, 6.93609/7 sec, 6.72045/6 sec, 5.24307/6 sec, 3.59802/3 sec )
[LOG] Nr of iterations: 630 (11, 23, 37, 11, 12, 11, 17, 11, 17, 12, 35, 10, 11, 176, 147, 64, 25 )
[LOG] Total clause computation time: 5.70854/6 sec (0.023055/0.023055 sec, 0.0189/0.0189 sec, 0.048049/0.048049 sec, 0.008899/0.008899 sec, 0.01825/0.01825 sec, 0.009551/0.009551 sec, 0.015286/0.015286 sec, 0.00919/0.00919 sec, 0.764118/0.764118 sec, 0.01212/0.01212 sec, 0.422631/0.422631 sec, 0.009805/0.009805 sec, 0.009884/0.009884 sec, 2.09117/2.09117 sec, 0.816204/0.816204 sec, 0.543382/0.543382 sec, 0.888045/0.888045 sec )
[LOG] Total clause minimization time: 24.6696/24 sec (0.071157/0.071157 sec, 0.076656/0.076656 sec, 1.21154/1.21154 sec, 0.482758/0.482758 sec, 0.456942/0.456942 sec, 0.301689/0.301689 sec, 0.317254/0.317254 sec, 0.223923/0.223923 sec, 0.779776/0.779776 sec, 0.480612/0.480612 sec, 1.62813/1.62813 sec, 0.250725/0.250725 sec, 0.238181/0.238181 sec, 4.84121/4.84121 sec, 5.90111/5.90111 sec, 4.69843/4.69843 sec, 2.70946/2.70946 sec )
[LOG] Total clause size reduction: 37931 --> 3778 (730 --> 26, 1584 --> 98, 2556 --> 110, 700 --> 18, 759 --> 25, 680 --> 18, 1072 --> 31, 660 --> 19, 1040 --> 110, 704 --> 20, 2142 --> 286, 558 --> 27, 610 --> 18, 10500 --> 1455, 8614 --> 1113, 3654 --> 307, 1368 --> 97 )
[LOG] Average clause size reduction: 60.2079 --> 5.99683 (66.3636 --> 2.36364, 68.8696 --> 4.26087, 69.0811 --> 2.97297, 63.6364 --> 1.63636, 63.25 --> 2.08333, 61.8182 --> 1.63636, 63.0588 --> 1.82353, 60 --> 1.72727, 61.1765 --> 6.47059, 58.6667 --> 1.66667, 61.2 --> 8.17143, 55.8 --> 2.7, 55.4545 --> 1.63636, 59.6591 --> 8.26705, 58.5986 --> 7.57143, 57.0938 --> 4.79688, 54.72 --> 3.88 )
[LOG] Overall execution time: 31.9214 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.39 sec (Real time) / 32.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.48 sec (Real time) / 15.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2342 13 43 1 2269
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 47.257 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 1813 new AND gates.
[LOG] Size before ABC: 3849 AND gates.
[LOG] Size after ABC: 1813 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 45.3109/45 sec (0.099277/0 sec, 0.12814/0 sec, 0.973811/1 sec, 0.323912/0 sec, 0.216678/1 sec, 0.262777/0 sec, 0.249365/0 sec, 0.171128/0 sec, 2.79375/3 sec, 0.319209/0 sec, 3.66121/4 sec, 0.340955/0 sec, 0.311832/1 sec, 0.240285/0 sec, 11.9609/12 sec, 9.21725/9 sec, 8.25806/9 sec, 5.7824/5 sec )
[LOG] Nr of iterations: 657 (8, 25, 36, 17, 8, 19, 14, 8, 19, 13, 51, 11, 14, 9, 142, 164, 66, 33 )
[LOG] Total clause computation time: 9.61313/12 sec (0.043512/0.043512 sec, 0.023307/0.023307 sec, 0.056656/0.056656 sec, 0.016099/0.016099 sec, 0.00805/0.00805 sec, 0.018986/0.018986 sec, 0.016413/0.016413 sec, 0.008031/0.008031 sec, 1.08372/1.08372 sec, 0.015981/0.015981 sec, 0.65962/0.65962 sec, 0.013213/0.013213 sec, 0.015615/0.015615 sec, 0.009856/0.009856 sec, 2.09567/2.09567 sec, 4.00809/4.00809 sec, 0.574073/0.574073 sec, 0.946234/0.946234 sec )
[LOG] Total clause minimization time: 35.685/33 sec (0.055681/0.055681 sec, 0.104537/0.104537 sec, 0.916733/0.916733 sec, 0.307578/0.307578 sec, 0.208541/0.208541 sec, 0.243552/0.243552 sec, 0.232805/0.232805 sec, 0.163002/0.163002 sec, 1.70949/1.70949 sec, 0.303073/0.303073 sec, 3.00027/3.00027 sec, 0.327606/0.327606 sec, 0.296035/0.296035 sec, 0.230316/0.230316 sec, 9.86209/9.86209 sec, 5.20554/5.20554 sec, 7.68266/7.68266 sec, 4.83548/4.83548 sec )
[LOG] Total clause size reduction: 41691 --> 3849 (539 --> 11, 1824 --> 115, 2625 --> 109, 1184 --> 67, 511 --> 13, 1296 --> 67, 923 --> 25, 490 --> 12, 1242 --> 141, 816 --> 22, 3350 --> 506, 660 --> 19, 845 --> 43, 512 --> 15, 8883 --> 1040, 10106 --> 1215, 3965 --> 294, 1920 --> 135 )
[LOG] Average clause size reduction: 63.4566 --> 5.85845 (67.375 --> 1.375, 72.96 --> 4.6, 72.9167 --> 3.02778, 69.6471 --> 3.94118, 63.875 --> 1.625, 68.2105 --> 3.52632, 65.9286 --> 1.78571, 61.25 --> 1.5, 65.3684 --> 7.42105, 62.7692 --> 1.69231, 65.6863 --> 9.92157, 60 --> 1.72727, 60.3571 --> 3.07143, 56.8889 --> 1.66667, 62.5563 --> 7.32394, 61.622 --> 7.40854, 60.0758 --> 4.45455, 58.1818 --> 4.09091 )
[LOG] Overall execution time: 47.2689 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.78 sec (Real time) / 47.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.67 sec (Real time) / 14.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2384 14 45 1 2307
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 53.4477 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 932 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 932 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 50.8949/50 sec (4.43626/4 sec, 7.59395/8 sec, 0.025692/0 sec, 1.58328/2 sec, 3.14663/3 sec, 1.72738/1 sec, 1.35864/2 sec, 1.04854/1 sec, 0.811649/1 sec, 0.754456/0 sec, 0.70806/1 sec, 0.694843/1 sec, 0.684314/0 sec, 1.29431/1 sec, 0.803659/1 sec, 0.918512/1 sec, 2.09219/2 sec, 11.8506/11 sec, 9.36196/10 sec )
[LOG] Nr of iterations: 416 (20, 10, 7, 20, 29, 10, 12, 9, 9, 13, 12, 10, 14, 27, 11, 22, 100, 39, 42 )
[LOG] Total clause computation time: 13.5956/15 sec (4.31041/4.31041 sec, 1.12459/1.12459 sec, 0.007012/0.007012 sec, 0.885989/0.885989 sec, 0.551289/0.551289 sec, 0.029861/0.029861 sec, 0.012599/0.012599 sec, 0.008656/0.008656 sec, 0.010696/0.010696 sec, 0.101498/0.101498 sec, 0.067015/0.067015 sec, 0.083907/0.083907 sec, 0.04052/0.04052 sec, 0.113088/0.113088 sec, 0.142199/0.142199 sec, 0.173421/0.173421 sec, 0.152911/0.152911 sec, 3.17642/3.17642 sec, 2.60353/2.60353 sec )
[LOG] Total clause minimization time: 37.2908/35 sec (0.125517/0.125517 sec, 6.46912/6.46912 sec, 0.018604/0.018604 sec, 0.696635/0.696635 sec, 2.59447/2.59447 sec, 1.6974/1.6974 sec, 1.3459/1.3459 sec, 1.03979/1.03979 sec, 0.800836/0.800836 sec, 0.652684/0.652684 sec, 0.640841/0.640841 sec, 0.610756/0.610756 sec, 0.643564/0.643564 sec, 1.18071/1.18071 sec, 0.661259/0.661259 sec, 0.744674/0.744674 sec, 1.93749/1.93749 sec, 8.67312/8.67312 sec, 6.75744/6.75744 sec )
[LOG] Total clause size reduction: 27502 --> 1914 (1539 --> 66, 720 --> 19, 474 --> 10, 1482 --> 175, 2156 --> 254, 684 --> 15, 825 --> 20, 592 --> 13, 584 --> 13, 864 --> 54, 781 --> 33, 630 --> 31, 897 --> 31, 1768 --> 125, 670 --> 36, 1386 --> 103, 6435 --> 528, 2432 --> 205, 2583 --> 183 )
[LOG] Average clause size reduction: 66.1106 --> 4.60096 (76.95 --> 3.3, 72 --> 1.9, 67.7143 --> 1.42857, 74.1 --> 8.75, 74.3448 --> 8.75862, 68.4 --> 1.5, 68.75 --> 1.66667, 65.7778 --> 1.44444, 64.8889 --> 1.44444, 66.4615 --> 4.15385, 65.0833 --> 2.75, 63 --> 3.1, 64.0714 --> 2.21429, 65.4815 --> 4.62963, 60.9091 --> 3.27273, 63 --> 4.68182, 64.35 --> 5.28, 62.359 --> 5.25641, 61.5 --> 4.35714 )
[LOG] Overall execution time: 53.4611 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 53.86 sec (Real time) / 53.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.88 sec (Real time) / 6.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1544 15 47 1 1463
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 36.0981 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 1645 new AND gates.
[LOG] Size before ABC: 3374 AND gates.
[LOG] Size after ABC: 1645 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.0673/35 sec (0.192114/1 sec, 3.71681/3 sec, 0.062494/0 sec, 2.26892/3 sec, 1.36283/1 sec, 0.808615/1 sec, 0.397618/0 sec, 0.43719/1 sec, 0.334778/0 sec, 0.651592/1 sec, 0.576619/0 sec, 0.567169/1 sec, 0.548284/0 sec, 0.673557/1 sec, 0.522177/1 sec, 0.467419/0 sec, 2.80889/3 sec, 0.761345/1 sec, 8.74559/8 sec, 8.16326/9 sec )
[LOG] Nr of iterations: 633 (14, 13, 12, 38, 28, 9, 12, 9, 17, 33, 14, 17, 11, 13, 10, 11, 224, 32, 70, 46 )
[LOG] Total clause computation time: 4.7576/4 sec (0.048527/0.048527 sec, 0.422762/0.422762 sec, 0.010182/0.010182 sec, 0.240674/0.240674 sec, 0.194283/0.194283 sec, 0.015339/0.015339 sec, 0.00988/0.00988 sec, 0.007403/0.007403 sec, 0.014957/0.014957 sec, 0.075827/0.075827 sec, 0.113833/0.113833 sec, 0.046466/0.046466 sec, 0.078704/0.078704 sec, 0.110204/0.110204 sec, 0.11856/0.11856 sec, 0.098109/0.098109 sec, 0.286624/0.286624 sec, 0.091557/0.091557 sec, 1.44543/1.44543 sec, 1.32828/1.32828 sec )
[LOG] Total clause minimization time: 29.2985/31 sec (0.143401/0.143401 sec, 3.29383/3.29383 sec, 0.052141/0.052141 sec, 2.0273/2.0273 sec, 1.16771/1.16771 sec, 0.793165/0.793165 sec, 0.387514/0.387514 sec, 0.429705/0.429705 sec, 0.319649/0.319649 sec, 0.575362/0.575362 sec, 0.462569/0.462569 sec, 0.520347/0.520347 sec, 0.46944/0.46944 sec, 0.563138/0.563138 sec, 0.403462/0.403462 sec, 0.369151/0.369151 sec, 2.51859/2.51859 sec, 0.669343/0.669343 sec, 7.29869/7.29869 sec, 6.83399/6.83399 sec )
[LOG] Total clause size reduction: 44224 --> 3374 (1105 --> 59, 1008 --> 37, 913 --> 53, 3034 --> 290, 2187 --> 283, 640 --> 14, 869 --> 19, 624 --> 13, 1232 --> 30, 2432 --> 118, 975 --> 50, 1184 --> 62, 730 --> 24, 864 --> 50, 639 --> 28, 700 --> 29, 15387 --> 1454, 2108 --> 89, 4623 --> 447, 2970 --> 225 )
[LOG] Average clause size reduction: 69.8641 --> 5.33017 (78.9286 --> 4.21429, 77.5385 --> 2.84615, 76.0833 --> 4.41667, 79.8421 --> 7.63158, 78.1071 --> 10.1071, 71.1111 --> 1.55556, 72.4167 --> 1.58333, 69.3333 --> 1.44444, 72.4706 --> 1.76471, 73.697 --> 3.57576, 69.6429 --> 3.57143, 69.6471 --> 3.64706, 66.3636 --> 2.18182, 66.4615 --> 3.84615, 63.9 --> 2.8, 63.6364 --> 2.63636, 68.692 --> 6.49107, 65.875 --> 2.78125, 66.0429 --> 6.38571, 64.5652 --> 4.8913 )
[LOG] Overall execution time: 36.1103 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 36.57 sec (Real time) / 36.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.41 sec (Real time) / 16.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2291 16 49 1 2206
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 54.8799 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 2111 new AND gates.
[LOG] Size before ABC: 4264 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 51.7898/52 sec (0.270237/1 sec, 0.137892/0 sec, 0.040794/0 sec, 1.5337/1 sec, 3.79934/4 sec, 0.539116/1 sec, 0.475562/0 sec, 0.478941/1 sec, 0.294049/0 sec, 0.637718/0 sec, 0.692013/1 sec, 0.368584/1 sec, 0.537853/0 sec, 1.05498/1 sec, 0.906509/1 sec, 0.724954/1 sec, 5.85236/6 sec, 0.940244/1 sec, 0.937828/1 sec, 17.8493/17 sec, 13.7178/14 sec )
[LOG] Nr of iterations: 759 (21, 15, 8, 20, 29, 11, 9, 10, 9, 13, 16, 10, 11, 14, 25, 17, 354, 39, 33, 64, 31 )
[LOG] Total clause computation time: 11.1004/10 sec (0.086731/0.086731 sec, 0.065235/0.065235 sec, 0.007889/0.007889 sec, 0.777796/0.777796 sec, 0.55435/0.55435 sec, 0.017333/0.017333 sec, 0.012042/0.012042 sec, 0.013111/0.013111 sec, 0.011176/0.011176 sec, 0.301841/0.301841 sec, 0.108276/0.108276 sec, 0.098295/0.098295 sec, 0.104542/0.104542 sec, 0.163871/0.163871 sec, 0.197623/0.197623 sec, 0.162727/0.162727 sec, 0.825983/0.825983 sec, 0.128505/0.128505 sec, 0.189132/0.189132 sec, 3.41867/3.41867 sec, 3.85528/3.85528 sec )
[LOG] Total clause minimization time: 40.6741/42 sec (0.183253/0.183253 sec, 0.072514/0.072514 sec, 0.032827/0.032827 sec, 0.755315/0.755315 sec, 3.24418/3.24418 sec, 0.521663/0.521663 sec, 0.463426/0.463426 sec, 0.465724/0.465724 sec, 0.282765/0.282765 sec, 0.335627/0.335627 sec, 0.583429/0.583429 sec, 0.270125/0.270125 sec, 0.433154/0.433154 sec, 0.890858/0.890858 sec, 0.708514/0.708514 sec, 0.56192/0.56192 sec, 5.01922/5.01922 sec, 0.811068/0.811068 sec, 0.748109/0.748109 sec, 14.4288/14.4288 sec, 9.86161/9.86161 sec )
[LOG] Total clause size reduction: 55371 --> 4264 (1780 --> 67, 1232 --> 36, 609 --> 24, 1634 --> 204, 2380 --> 294, 840 --> 18, 664 --> 12, 738 --> 15, 648 --> 12, 960 --> 47, 1185 --> 66, 702 --> 28, 770 --> 19, 988 --> 43, 1800 --> 80, 1184 --> 68, 25769 --> 2457, 2736 --> 133, 2272 --> 121, 4410 --> 371, 2070 --> 149 )
[LOG] Average clause size reduction: 72.9526 --> 5.61792 (84.7619 --> 3.19048, 82.1333 --> 2.4, 76.125 --> 3, 81.7 --> 10.2, 82.069 --> 10.1379, 76.3636 --> 1.63636, 73.7778 --> 1.33333, 73.8 --> 1.5, 72 --> 1.33333, 73.8462 --> 3.61538, 74.0625 --> 4.125, 70.2 --> 2.8, 70 --> 1.72727, 70.5714 --> 3.07143, 72 --> 3.2, 69.6471 --> 4, 72.7938 --> 6.94068, 70.1538 --> 3.41026, 68.8485 --> 3.66667, 68.9062 --> 5.79688, 66.7742 --> 4.80645 )
[LOG] Overall execution time: 54.8961 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 55.48 sec (Real time) / 54.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.19 sec (Real time) / 27.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2802 17 51 1 2713
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 60.8196 sec CPU time.
[LOG] Relation determinization time: 61 sec real time.
[LOG] Final circuit size: 1945 new AND gates.
[LOG] Size before ABC: 4000 AND gates.
[LOG] Size after ABC: 1945 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 57.0695/57 sec (0.571413/0 sec, 0.111371/0 sec, 0.036745/0 sec, 5.42365/6 sec, 7.13184/7 sec, 2.07929/2 sec, 0.640334/1 sec, 0.529179/0 sec, 0.46906/1 sec, 0.71899/0 sec, 0.899963/1 sec, 1.06861/1 sec, 0.581888/1 sec, 1.23208/1 sec, 1.19725/1 sec, 1.11933/1 sec, 4.42547/5 sec, 0.74227/1 sec, 1.24846/1 sec, 0.979741/1 sec, 13.0749/13 sec, 12.7877/13 sec )
[LOG] Nr of iterations: 753 (40, 20, 9, 25, 32, 11, 9, 14, 11, 18, 10, 10, 8, 21, 12, 18, 229, 35, 47, 8, 118, 48 )
[LOG] Total clause computation time: 10.0148/12 sec (0.118263/0.118263 sec, 0.030172/0.030172 sec, 0.014932/0.014932 sec, 0.861645/0.861645 sec, 0.685408/0.685408 sec, 0.021169/0.021169 sec, 0.019485/0.019485 sec, 0.021019/0.021019 sec, 0.034069/0.034069 sec, 0.279719/0.279719 sec, 0.48755/0.48755 sec, 0.390172/0.390172 sec, 0.172867/0.172867 sec, 0.388085/0.388085 sec, 0.59859/0.59859 sec, 0.305795/0.305795 sec, 0.528866/0.528866 sec, 0.145235/0.145235 sec, 0.172756/0.172756 sec, 0.467929/0.467929 sec, 0.619072/0.619072 sec, 3.65204/3.65204 sec )
[LOG] Total clause minimization time: 47.0388/45 sec (0.452249/0.452249 sec, 0.080612/0.080612 sec, 0.021743/0.021743 sec, 4.56116/4.56116 sec, 6.44535/6.44535 sec, 2.05801/2.05801 sec, 0.620737/0.620737 sec, 0.508025/0.508025 sec, 0.434875/0.434875 sec, 0.43889/0.43889 sec, 0.41223/0.41223 sec, 0.678263/0.678263 sec, 0.408891/0.408891 sec, 0.843599/0.843599 sec, 0.598393/0.598393 sec, 0.813199/0.813199 sec, 3.89215/3.89215 sec, 0.596231/0.596231 sec, 1.07498/1.07498 sec, 0.511655/0.511655 sec, 12.4533/12.4533 sec, 9.1343/9.1343 sec )
[LOG] Total clause size reduction: 57874 --> 4000 (3627 --> 240, 1748 --> 55, 728 --> 15, 2160 --> 265, 2759 --> 340, 880 --> 15, 696 --> 12, 1118 --> 19, 850 --> 17, 1428 --> 76, 747 --> 31, 738 --> 26, 567 --> 13, 1600 --> 75, 869 --> 39, 1326 --> 54, 17556 --> 1559, 2584 --> 112, 3450 --> 168, 518 --> 19, 8541 --> 617, 3384 --> 233 )
[LOG] Average clause size reduction: 76.8579 --> 5.31208 (90.675 --> 6, 87.4 --> 2.75, 80.8889 --> 1.66667, 86.4 --> 10.6, 86.2188 --> 10.625, 80 --> 1.36364, 77.3333 --> 1.33333, 79.8571 --> 1.35714, 77.2727 --> 1.54545, 79.3333 --> 4.22222, 74.7 --> 3.1, 73.8 --> 2.6, 70.875 --> 1.625, 76.1905 --> 3.57143, 72.4167 --> 3.25, 73.6667 --> 3, 76.6638 --> 6.80786, 73.8286 --> 3.2, 73.4043 --> 3.57447, 64.75 --> 2.375, 72.3814 --> 5.22881, 70.5 --> 4.85417 )
[LOG] Overall execution time: 60.8387 sec CPU time.
[LOG] Overall execution time: 61 sec real time.
Synthesis time: 61.43 sec (Real time) / 60.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.83 sec (Real time) / 0.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.18 sec (Real time) / 14.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2677 18 53 1 2584
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 103.603 sec CPU time.
[LOG] Relation determinization time: 105 sec real time.
[LOG] Final circuit size: 5434 new AND gates.
[LOG] Size before ABC: 10875 AND gates.
[LOG] Size after ABC: 5434 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 99.3403/99 sec (0.359145/0 sec, 0.140966/0 sec, 0.021709/0 sec, 4.84989/5 sec, 11.4977/11 sec, 1.82707/2 sec, 0.642062/1 sec, 0.687027/1 sec, 0.824638/0 sec, 0.987532/1 sec, 1.07608/2 sec, 0.559287/0 sec, 0.954215/1 sec, 1.46273/2 sec, 1.00761/1 sec, 0.899424/0 sec, 8.72514/9 sec, 1.90625/2 sec, 2.89553/3 sec, 3.29849/3 sec, 2.60501/3 sec, 16.6038/17 sec, 35.509/35 sec )
[LOG] Nr of iterations: 1211 (23, 15, 7, 29, 49, 11, 10, 9, 11, 17, 12, 11, 12, 21, 11, 9, 332, 34, 54, 31, 38, 400, 65 )
[LOG] Total clause computation time: 17.4403/17 sec (0.168106/0.168106 sec, 0.100579/0.100579 sec, 0.008379/0.008379 sec, 1.29241/1.29241 sec, 0.945376/0.945376 sec, 0.0161/0.0161 sec, 0.013253/0.013253 sec, 0.033605/0.033605 sec, 0.028911/0.028911 sec, 0.297892/0.297892 sec, 0.183301/0.183301 sec, 0.155306/0.155306 sec, 0.158247/0.158247 sec, 0.214894/0.214894 sec, 0.259361/0.259361 sec, 0.242742/0.242742 sec, 1.75702/1.75702 sec, 0.178148/0.178148 sec, 0.185765/0.185765 sec, 0.091099/0.091099 sec, 0.593324/0.593324 sec, 3.20654/3.20654 sec, 7.30999/7.30999 sec )
[LOG] Total clause minimization time: 81.8675/82 sec (0.190712/0.190712 sec, 0.040223/0.040223 sec, 0.013268/0.013268 sec, 3.55624/3.55624 sec, 10.5505/10.5505 sec, 1.81086/1.81086 sec, 0.628713/0.628713 sec, 0.653302/0.653302 sec, 0.795573/0.795573 sec, 0.689335/0.689335 sec, 0.892572/0.892572 sec, 0.403779/0.403779 sec, 0.79579/0.79579 sec, 1.24743/1.24743 sec, 0.748046/0.748046 sec, 0.656505/0.656505 sec, 6.95886/6.95886 sec, 1.72745/1.72745 sec, 2.70879/2.70879 sec, 3.20679/3.20679 sec, 2.01099/2.01099 sec, 13.3846/13.3846 sec, 28.1972/28.1972 sec )
[LOG] Total clause size reduction: 95770 --> 10875 (2134 --> 82, 1344 --> 36, 570 --> 12, 2632 --> 357, 4464 --> 692, 920 --> 14, 819 --> 14, 720 --> 12, 890 --> 17, 1408 --> 58, 957 --> 38, 860 --> 35, 935 --> 24, 1680 --> 95, 830 --> 35, 656 --> 22, 26811 --> 3339, 2640 --> 107, 4187 --> 226, 2340 --> 98, 2849 --> 141, 30324 --> 5094, 4800 --> 327 )
[LOG] Average clause size reduction: 79.0834 --> 8.98018 (92.7826 --> 3.56522, 89.6 --> 2.4, 81.4286 --> 1.71429, 90.7586 --> 12.3103, 91.102 --> 14.1224, 83.6364 --> 1.27273, 81.9 --> 1.4, 80 --> 1.33333, 80.9091 --> 1.54545, 82.8235 --> 3.41176, 79.75 --> 3.16667, 78.1818 --> 3.18182, 77.9167 --> 2, 80 --> 4.52381, 75.4545 --> 3.18182, 72.8889 --> 2.44444, 80.756 --> 10.0572, 77.6471 --> 3.14706, 77.537 --> 4.18519, 75.4839 --> 3.16129, 74.9737 --> 3.71053, 75.81 --> 12.735, 73.8462 --> 5.03077 )
[LOG] Overall execution time: 103.623 sec CPU time.
[LOG] Overall execution time: 105 sec real time.
Synthesis time: 104.86 sec (Real time) / 103.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.52 sec (Real time) / 4.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 63.81 sec (Real time) / 63.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 6216 19 55 1 6119
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 58.8658 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 2270 new AND gates.
[LOG] Size before ABC: 4794 AND gates.
[LOG] Size after ABC: 2270 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 53.8829/54 sec (0.446527/0 sec, 0.134006/0 sec, 0.039053/0 sec, 3.44195/4 sec, 8.6331/8 sec, 1.63555/2 sec, 1.43041/1 sec, 0.940143/1 sec, 0.65276/1 sec, 1.09293/1 sec, 1.17445/1 sec, 0.632836/1 sec, 1.0047/1 sec, 0.944369/1 sec, 1.07905/1 sec, 1.10906/1 sec, 3.20893/3 sec, 1.16732/1 sec, 1.20794/2 sec, 1.03461/1 sec, 1.04563/1 sec, 1.27586/1 sec, 12.5177/13 sec, 8.03404/8 sec )
[LOG] Nr of iterations: 752 (30, 20, 5, 26, 40, 12, 15, 12, 15, 15, 15, 10, 11, 15, 15, 12, 129, 13, 38, 11, 14, 10, 172, 97 )
[LOG] Total clause computation time: 11.1719/13 sec (0.156994/0.156994 sec, 0.038776/0.038776 sec, 0.017372/0.017372 sec, 1.36236/1.36236 sec, 0.742365/0.742365 sec, 0.020002/0.020002 sec, 0.281882/0.281882 sec, 0.205117/0.205117 sec, 0.035963/0.035963 sec, 0.238493/0.238493 sec, 0.083208/0.083208 sec, 0.199824/0.199824 sec, 0.074188/0.074188 sec, 0.275358/0.275358 sec, 0.237113/0.237113 sec, 0.551709/0.551709 sec, 0.606545/0.606545 sec, 0.20709/0.20709 sec, 0.253422/0.253422 sec, 0.236233/0.236233 sec, 0.297438/0.297438 sec, 0.325592/0.325592 sec, 3.05926/3.05926 sec, 1.66558/1.66558 sec )
[LOG] Total clause minimization time: 42.6941/41 sec (0.289157/0.289157 sec, 0.095021/0.095021 sec, 0.021628/0.021628 sec, 2.07861/2.07861 sec, 7.8893/7.8893 sec, 1.61541/1.61541 sec, 1.14835/1.14835 sec, 0.734901/0.734901 sec, 0.616338/0.616338 sec, 0.854154/0.854154 sec, 1.09095/1.09095 sec, 0.432832/0.432832 sec, 0.930338/0.930338 sec, 0.668742/0.668742 sec, 0.841668/0.841668 sec, 0.557112/0.557112 sec, 2.59965/2.59965 sec, 0.959975/0.959975 sec, 0.953849/0.953849 sec, 0.798162/0.798162 sec, 0.747906/0.747906 sec, 0.950062/0.950062 sec, 9.45369/9.45369 sec, 6.36632/6.36632 sec )
[LOG] Total clause size reduction: 63115 --> 4794 (2958 --> 103, 1919 --> 67, 400 --> 7, 2475 --> 346, 3822 --> 543, 1067 --> 15, 1344 --> 23, 1045 --> 16, 1316 --> 43, 1302 --> 44, 1288 --> 64, 819 --> 32, 900 --> 21, 1246 --> 53, 1232 --> 49, 957 --> 41, 11008 --> 991, 1020 --> 28, 3108 --> 130, 830 --> 32, 1066 --> 43, 729 --> 20, 13680 --> 1562, 7584 --> 521 )
[LOG] Average clause size reduction: 83.9295 --> 6.375 (98.6 --> 3.43333, 95.95 --> 3.35, 80 --> 1.4, 95.1923 --> 13.3077, 95.55 --> 13.575, 88.9167 --> 1.25, 89.6 --> 1.53333, 87.0833 --> 1.33333, 87.7333 --> 2.86667, 86.8 --> 2.93333, 85.8667 --> 4.26667, 81.9 --> 3.2, 81.8182 --> 1.90909, 83.0667 --> 3.53333, 82.1333 --> 3.26667, 79.75 --> 3.41667, 85.3333 --> 7.68217, 78.4615 --> 2.15385, 81.7895 --> 3.42105, 75.4545 --> 2.90909, 76.1429 --> 3.07143, 72.9 --> 2, 79.5349 --> 9.0814, 78.1856 --> 5.37113 )
[LOG] Overall execution time: 58.8882 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 59.48 sec (Real time) / 58.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.05 sec (Real time) / 1.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.96 sec (Real time) / 20.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 3105 20 58 1 3003
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.057001 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 111 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043541/0 sec (0.008759/0 sec, 0.010632/0 sec, 0.005263/0 sec, 0.007504/0 sec, 0.008632/0 sec, 0.002751/0 sec )
[LOG] Nr of iterations: 56 (10, 15, 6, 2, 15, 8 )
[LOG] Total clause computation time: 0.014568/0 sec (0.004104/0.004104 sec, 0.002596/0.002596 sec, 0.001862/0.001862 sec, 0.002953/0.002953 sec, 0.002254/0.002254 sec, 0.000799/0.000799 sec )
[LOG] Total clause minimization time: 0.028593/0 sec (0.004582/0.004582 sec, 0.00793/0.00793 sec, 0.003358/0.003358 sec, 0.004544/0.004544 sec, 0.006266/0.006266 sec, 0.001913/0.001913 sec )
[LOG] Total clause size reduction: 1582 --> 110 (306 --> 21, 462 --> 34, 160 --> 10, 31 --> 0, 420 --> 33, 203 --> 12 )
[LOG] Average clause size reduction: 28.25 --> 1.96429 (30.6 --> 2.1, 30.8 --> 2.26667, 26.6667 --> 1.66667, 15.5 --> 0, 28 --> 2.2, 25.375 --> 1.5 )
[LOG] Overall execution time: 0.058726 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 246 5 23 1 214
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.103077 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 152 AND gates.
[LOG] Size after ABC: 97 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.078733/0 sec (0.014724/0 sec, 0.009267/0 sec, 0.012159/0 sec, 0.00648/0 sec, 0.006626/0 sec, 0.02703/0 sec, 0.002447/0 sec )
[LOG] Nr of iterations: 70 (9, 9, 7, 5, 8, 26, 6 )
[LOG] Total clause computation time: 0.024897/0 sec (0.006127/0.006127 sec, 0.003282/0.003282 sec, 0.00498/0.00498 sec, 0.000611/0.000611 sec, 0.002184/0.002184 sec, 0.006939/0.006939 sec, 0.000774/0.000774 sec )
[LOG] Total clause minimization time: 0.053367/0 sec (0.008524/0.008524 sec, 0.00593/0.00593 sec, 0.00714/0.00714 sec, 0.005842/0.005842 sec, 0.004401/0.004401 sec, 0.019887/0.019887 sec, 0.001643/0.001643 sec )
[LOG] Total clause size reduction: 2242 --> 152 (312 --> 23, 304 --> 16, 222 --> 11, 144 --> 8, 245 --> 11, 850 --> 74, 165 --> 9 )
[LOG] Average clause size reduction: 32.0286 --> 2.17143 (34.6667 --> 2.55556, 33.7778 --> 1.77778, 31.7143 --> 1.57143, 28.8 --> 1.6, 30.625 --> 1.375, 32.6923 --> 2.84615, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.105033 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 310 6 26 1 272
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.2778 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 232 AND gates.
[LOG] Size after ABC: 140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.226181/1 sec (0.044521/0 sec, 0.025108/0 sec, 0.015258/0 sec, 0.014608/0 sec, 0.010695/0 sec, 0.016504/0 sec, 0.062623/0 sec, 0.034564/1 sec, 0.0023/0 sec )
[LOG] Nr of iterations: 93 (15, 10, 7, 10, 5, 9, 9, 23, 5 )
[LOG] Total clause computation time: 0.07138/0 sec (0.018272/0.018272 sec, 0.009731/0.009731 sec, 0.001256/0.001256 sec, 0.001583/0.001583 sec, 0.00085/0.00085 sec, 0.006934/0.006934 sec, 0.020172/0.020172 sec, 0.011789/0.011789 sec, 0.000793/0.000793 sec )
[LOG] Total clause minimization time: 0.154096/1 sec (0.026082/0.026082 sec, 0.015308/0.015308 sec, 0.013965/0.013965 sec, 0.012966/0.012966 sec, 0.009818/0.009818 sec, 0.009491/0.009491 sec, 0.04239/0.04239 sec, 0.022594/0.022594 sec, 0.001482/0.001482 sec )
[LOG] Total clause size reduction: 3526 --> 232 (644 --> 63, 405 --> 22, 264 --> 10, 387 --> 16, 168 --> 7, 328 --> 23, 320 --> 20, 858 --> 64, 152 --> 7 )
[LOG] Average clause size reduction: 37.914 --> 2.49462 (42.9333 --> 4.2, 40.5 --> 2.2, 37.7143 --> 1.42857, 38.7 --> 1.6, 33.6 --> 1.4, 36.4444 --> 2.55556, 35.5556 --> 2.22222, 37.3043 --> 2.78261, 30.4 --> 1.4 )
[LOG] Overall execution time: 0.280259 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.72 sec (Real time) / 0.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 394 7 30 1 349
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.496671 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 442 new AND gates.
[LOG] Size before ABC: 809 AND gates.
[LOG] Size after ABC: 441 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.430728/0 sec (0.011169/0 sec, 0.003357/0 sec, 0.062539/0 sec, 0.01187/0 sec, 0.017134/0 sec, 0.011396/0 sec, 0.028823/0 sec, 0.073186/0 sec, 0.147088/0 sec, 0.064166/0 sec )
[LOG] Nr of iterations: 219 (9, 3, 39, 6, 7, 9, 7, 26, 74, 39 )
[LOG] Total clause computation time: 0.095076/0 sec (0.003319/0.003319 sec, 0.001046/0.001046 sec, 0.009206/0.009206 sec, 0.001022/0.001022 sec, 0.001223/0.001223 sec, 0.001602/0.001602 sec, 0.013537/0.013537 sec, 0.017511/0.017511 sec, 0.029261/0.029261 sec, 0.017349/0.017349 sec )
[LOG] Total clause minimization time: 0.333636/0 sec (0.00778/0.00778 sec, 0.002289/0.002289 sec, 0.05297/0.05297 sec, 0.010816/0.010816 sec, 0.015874/0.015874 sec, 0.009742/0.009742 sec, 0.015242/0.015242 sec, 0.055395/0.055395 sec, 0.116995/0.116995 sec, 0.046533/0.046533 sec )
[LOG] Total clause size reduction: 9365 --> 809 (408 --> 17, 100 --> 6, 1862 --> 136, 240 --> 7, 282 --> 11, 368 --> 14, 270 --> 15, 1100 --> 127, 3139 --> 370, 1596 --> 106 )
[LOG] Average clause size reduction: 42.7626 --> 3.69406 (45.3333 --> 1.88889, 33.3333 --> 2, 47.7436 --> 3.48718, 40 --> 1.16667, 40.2857 --> 1.57143, 40.8889 --> 1.55556, 38.5714 --> 2.14286, 42.3077 --> 4.88462, 42.4189 --> 5, 40.9231 --> 2.71795 )
[LOG] Overall execution time: 0.499549 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.05 sec (Real time) / 1.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 737 8 33 1 687
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 2.31744 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1828 new AND gates.
[LOG] Size before ABC: 3887 AND gates.
[LOG] Size after ABC: 1827 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.20957/2 sec (0.010715/0 sec, 0.013633/0 sec, 0.065208/0 sec, 0.013445/0 sec, 0.013915/0 sec, 0.015697/0 sec, 0.015197/0 sec, 0.067233/0 sec, 0.057368/0 sec, 1.22707/1 sec, 0.519378/1 sec, 0.19071/0 sec )
[LOG] Nr of iterations: 509 (7, 14, 35, 8, 13, 9, 11, 8, 9, 345, 38, 12 )
[LOG] Total clause computation time: 0.331632/1 sec (0.003551/0.003551 sec, 0.003098/0.003098 sec, 0.010656/0.010656 sec, 0.002059/0.002059 sec, 0.002886/0.002886 sec, 0.001836/0.001836 sec, 0.002284/0.002284 sec, 0.03939/0.03939 sec, 0.030634/0.030634 sec, 0.14033/0.14033 sec, 0.032076/0.032076 sec, 0.062832/0.062832 sec )
[LOG] Total clause minimization time: 1.86962/1 sec (0.007121/0.007121 sec, 0.010415/0.010415 sec, 0.054252/0.054252 sec, 0.011341/0.011341 sec, 0.010949/0.010949 sec, 0.0138/0.0138 sec, 0.012775/0.012775 sec, 0.027772/0.027772 sec, 0.026662/0.026662 sec, 1.07987/1.07987 sec, 0.486956/0.486956 sec, 0.127699/0.127699 sec )
[LOG] Total clause size reduction: 24876 --> 3887 (348 --> 10, 741 --> 43, 1904 --> 108, 385 --> 13, 648 --> 24, 424 --> 17, 520 --> 20, 357 --> 27, 400 --> 27, 16856 --> 3465, 1776 --> 100, 517 --> 33 )
[LOG] Average clause size reduction: 48.8723 --> 7.63654 (49.7143 --> 1.42857, 52.9286 --> 3.07143, 54.4 --> 3.08571, 48.125 --> 1.625, 49.8462 --> 1.84615, 47.1111 --> 1.88889, 47.2727 --> 1.81818, 44.625 --> 3.375, 44.4444 --> 3, 48.858 --> 10.0435, 46.7368 --> 2.63158, 43.0833 --> 2.75 )
[LOG] Overall execution time: 2.32086 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.71 sec (Real time) / 2.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.15 sec (Real time) / 6.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 2167 9 37 1 2110
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 5.45867 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 4027 new AND gates.
[LOG] Size before ABC: 8178 AND gates.
[LOG] Size after ABC: 4027 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.26124/6 sec (0.022474/0 sec, 0.017754/0 sec, 0.123525/1 sec, 0.067296/0 sec, 0.027831/0 sec, 0.027765/0 sec, 0.024797/0 sec, 0.027331/0 sec, 0.1529/0 sec, 0.101152/0 sec, 0.642053/1 sec, 3.39057/3 sec, 0.635796/1 sec )
[LOG] Nr of iterations: 904 (12, 14, 34, 9, 8, 10, 11, 10, 12, 12, 94, 660, 18 )
[LOG] Total clause computation time: 0.754989/1 sec (0.004336/0.004336 sec, 0.003546/0.003546 sec, 0.014691/0.014691 sec, 0.002559/0.002559 sec, 0.002219/0.002219 sec, 0.002778/0.002778 sec, 0.003044/0.003044 sec, 0.002858/0.002858 sec, 0.062876/0.062876 sec, 0.044575/0.044575 sec, 0.086083/0.086083 sec, 0.323914/0.323914 sec, 0.20151/0.20151 sec )
[LOG] Total clause minimization time: 4.48892/5 sec (0.018029/0.018029 sec, 0.014082/0.014082 sec, 0.108543/0.108543 sec, 0.064678/0.064678 sec, 0.025554/0.025554 sec, 0.024915/0.024915 sec, 0.021687/0.021687 sec, 0.024404/0.024404 sec, 0.089864/0.089864 sec, 0.056435/0.056435 sec, 0.55422/0.55422 sec, 3.05251/3.05251 sec, 0.433999/0.433999 sec )
[LOG] Total clause size reduction: 47264 --> 8178 (693 --> 35, 806 --> 44, 2013 --> 97, 480 --> 15, 413 --> 16, 522 --> 23, 570 --> 19, 504 --> 16, 605 --> 69, 594 --> 57, 4929 --> 661, 34268 --> 7043, 867 --> 83 )
[LOG] Average clause size reduction: 52.2832 --> 9.04646 (57.75 --> 2.91667, 57.5714 --> 3.14286, 59.2059 --> 2.85294, 53.3333 --> 1.66667, 51.625 --> 2, 52.2 --> 2.3, 51.8182 --> 1.72727, 50.4 --> 1.6, 50.4167 --> 5.75, 49.5 --> 4.75, 52.4362 --> 7.03191, 51.9212 --> 10.6712, 48.1667 --> 4.61111 )
[LOG] Overall execution time: 5.46294 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.15 sec (Real time) / 5.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.33 sec (Real time) / 3.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.89 sec (Real time) / 10.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 4412 10 40 1 4349
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 12.649 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 7843 new AND gates.
[LOG] Size before ABC: 17515 AND gates.
[LOG] Size after ABC: 7842 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 12.4482/12 sec (0.017681/0 sec, 0.025762/0 sec, 0.110964/0 sec, 0.025324/0 sec, 0.030225/0 sec, 0.022496/0 sec, 0.032986/0 sec, 0.027058/0 sec, 0.152242/0 sec, 0.056241/0 sec, 0.247564/1 sec, 4.56209/4 sec, 6.0754/6 sec, 1.06216/1 sec )
[LOG] Nr of iterations: 1591 (8, 17, 35, 9, 9, 9, 10, 7, 13, 8, 23, 846, 578, 19 )
[LOG] Total clause computation time: 1.72084/1 sec (0.003837/0.003837 sec, 0.00439/0.00439 sec, 0.016126/0.016126 sec, 0.00249/0.00249 sec, 0.002476/0.002476 sec, 0.0023/0.0023 sec, 0.002793/0.002793 sec, 0.001874/0.001874 sec, 0.068156/0.068156 sec, 0.002373/0.002373 sec, 0.072793/0.072793 sec, 0.376127/0.376127 sec, 0.728771/0.728771 sec, 0.436339/0.436339 sec )
[LOG] Total clause minimization time: 10.6919/11 sec (0.013777/0.013777 sec, 0.021194/0.021194 sec, 0.094559/0.094559 sec, 0.022779/0.022779 sec, 0.027684/0.027684 sec, 0.020137/0.020137 sec, 0.030129/0.030129 sec, 0.025143/0.025143 sec, 0.083902/0.083902 sec, 0.053807/0.053807 sec, 0.174456/0.174456 sec, 4.16546/4.16546 sec, 5.33347/5.33347 sec, 0.625391/0.625391 sec )
[LOG] Total clause size reduction: 90128 --> 17515 (476 --> 18, 1072 --> 61, 2244 --> 94, 520 --> 14, 512 --> 20, 504 --> 17, 558 --> 17, 366 --> 10, 720 --> 84, 413 --> 19, 1276 --> 143, 48165 --> 10210, 32312 --> 6733, 990 --> 75 )
[LOG] Average clause size reduction: 56.6486 --> 11.0088 (59.5 --> 2.25, 63.0588 --> 3.58824, 64.1143 --> 2.68571, 57.7778 --> 1.55556, 56.8889 --> 2.22222, 56 --> 1.88889, 55.8 --> 1.7, 52.2857 --> 1.42857, 55.3846 --> 6.46154, 51.625 --> 2.375, 55.4783 --> 6.21739, 56.9326 --> 12.0686, 55.9031 --> 11.6488, 52.1053 --> 3.94737 )
[LOG] Overall execution time: 12.6537 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.03 sec (Real time) / 13.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.21 sec (Real time) / 6.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.79 sec (Real time) / 34.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 8268 11 43 1 8201
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 5.01597 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 3137 new AND gates.
[LOG] Size before ABC: 6425 AND gates.
[LOG] Size after ABC: 3137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.73998/5 sec (0.021936/0 sec, 0.017817/0 sec, 0.203609/0 sec, 0.023401/0 sec, 0.065051/0 sec, 0.019512/0 sec, 0.01652/0 sec, 0.027786/0 sec, 0.20536/1 sec, 0.049121/0 sec, 0.138058/0 sec, 0.088088/0 sec, 2.42472/2 sec, 0.938923/1 sec, 0.500078/1 sec )
[LOG] Nr of iterations: 827 (8, 11, 76, 7, 15, 8, 7, 7, 16, 7, 13, 6, 437, 136, 73 )
[LOG] Total clause computation time: 0.792563/1 sec (0.006712/0.006712 sec, 0.003494/0.003494 sec, 0.030205/0.030205 sec, 0.002226/0.002226 sec, 0.005234/0.005234 sec, 0.002565/0.002565 sec, 0.002207/0.002207 sec, 0.00214/0.00214 sec, 0.102571/0.102571 sec, 0.003364/0.003364 sec, 0.052102/0.052102 sec, 0.003221/0.003221 sec, 0.225867/0.225867 sec, 0.243345/0.243345 sec, 0.10731/0.10731 sec )
[LOG] Total clause minimization time: 3.93394/4 sec (0.015153/0.015153 sec, 0.014219/0.014219 sec, 0.172576/0.172576 sec, 0.021139/0.021139 sec, 0.05963/0.05963 sec, 0.016906/0.016906 sec, 0.014277/0.014277 sec, 0.025608/0.025608 sec, 0.102529/0.102529 sec, 0.045702/0.045702 sec, 0.0858/0.0858 sec, 0.084807/0.084807 sec, 2.19001/2.19001 sec, 0.693676/0.693676 sec, 0.39191/0.39191 sec )
[LOG] Total clause size reduction: 50585 --> 6425 (511 --> 12, 720 --> 42, 5325 --> 285, 420 --> 8, 966 --> 87, 476 --> 11, 402 --> 9, 396 --> 9, 975 --> 120, 384 --> 10, 756 --> 57, 310 --> 9, 26596 --> 4695, 8100 --> 816, 4248 --> 255 )
[LOG] Average clause size reduction: 61.1669 --> 7.76904 (63.875 --> 1.5, 65.4545 --> 3.81818, 70.0658 --> 3.75, 60 --> 1.14286, 64.4 --> 5.8, 59.5 --> 1.375, 57.4286 --> 1.28571, 56.5714 --> 1.28571, 60.9375 --> 7.5, 54.8571 --> 1.42857, 58.1538 --> 4.38462, 51.6667 --> 1.5, 60.8604 --> 10.7437, 59.5588 --> 6, 58.1918 --> 3.49315 )
[LOG] Overall execution time: 5.02126 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.63 sec (Real time) / 5.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.93 sec (Real time) / 1.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.94 sec (Real time) / 11.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 3605 12 46 1 3532
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 28.6536 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 10974 new AND gates.
[LOG] Size before ABC: 23882 AND gates.
[LOG] Size after ABC: 10974 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 28.2098/28 sec (0.03048/0 sec, 0.049561/0 sec, 0.236122/0 sec, 0.05407/0 sec, 0.050426/0 sec, 0.069709/0 sec, 0.036289/0 sec, 0.060439/0 sec, 0.254151/1 sec, 0.053673/0 sec, 0.200194/0 sec, 0.073902/0 sec, 0.041765/0 sec, 12.9018/13 sec, 7.70804/8 sec, 4.7872/4 sec, 1.60201/2 sec )
[LOG] Nr of iterations: 1914 (9, 23, 77, 12, 11, 9, 11, 7, 8, 9, 9, 10, 9, 1418, 156, 116, 20 )
[LOG] Total clause computation time: 2.41214/2 sec (0.007092/0.007092 sec, 0.009197/0.009197 sec, 0.031076/0.031076 sec, 0.00455/0.00455 sec, 0.003961/0.003961 sec, 0.00367/0.00367 sec, 0.004095/0.004095 sec, 0.002794/0.002794 sec, 0.168814/0.168814 sec, 0.004326/0.004326 sec, 0.089283/0.089283 sec, 0.006179/0.006179 sec, 0.003821/0.003821 sec, 1.00623/1.00623 sec, 0.488317/0.488317 sec, 0.287217/0.287217 sec, 0.291522/0.291522 sec )
[LOG] Total clause minimization time: 25.7482/26 sec (0.023296/0.023296 sec, 0.040116/0.040116 sec, 0.204228/0.204228 sec, 0.049438/0.049438 sec, 0.046382/0.046382 sec, 0.065978/0.065978 sec, 0.032125/0.032125 sec, 0.057594/0.057594 sec, 0.085214/0.085214 sec, 0.04929/0.04929 sec, 0.110801/0.110801 sec, 0.067636/0.067636 sec, 0.037891/0.037891 sec, 11.8537/11.8537 sec, 7.21637/7.21637 sec, 4.49798/4.49798 sec, 1.31007/1.31007 sec )
[LOG] Total clause size reduction: 128348 --> 23882 (640 --> 23, 1738 --> 101, 5928 --> 301, 847 --> 21, 760 --> 18, 600 --> 15, 740 --> 18, 438 --> 11, 504 --> 37, 568 --> 15, 560 --> 31, 621 --> 18, 544 --> 14, 94939 --> 21490, 10230 --> 1057, 7475 --> 652, 1216 --> 60 )
[LOG] Average clause size reduction: 67.0575 --> 12.4775 (71.1111 --> 2.55556, 75.5652 --> 4.3913, 76.987 --> 3.90909, 70.5833 --> 1.75, 69.0909 --> 1.63636, 66.6667 --> 1.66667, 67.2727 --> 1.63636, 62.5714 --> 1.57143, 63 --> 4.625, 63.1111 --> 1.66667, 62.2222 --> 3.44444, 62.1 --> 1.8, 60.4444 --> 1.55556, 66.9528 --> 15.1551, 65.5769 --> 6.77564, 64.4397 --> 5.62069, 60.8 --> 3 )
[LOG] Overall execution time: 28.66 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 30.72 sec (Real time) / 30.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.92 sec (Real time) / 6.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 41.77 sec (Real time) / 41.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 11497 13 50 1 11417
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 15.5511 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 7062 new AND gates.
[LOG] Size before ABC: 18214 AND gates.
[LOG] Size after ABC: 7062 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 15.0193/15 sec (0.246205/1 sec, 0.570005/0 sec, 0.01144/0 sec, 0.170157/0 sec, 0.109811/1 sec, 0.033288/0 sec, 0.041768/0 sec, 0.037376/0 sec, 0.036869/0 sec, 3.97282/4 sec, 0.083473/0 sec, 0.163174/0 sec, 0.115347/0 sec, 3.96558/4 sec, 0.12435/0 sec, 1.08274/1 sec, 3.51991/4 sec, 0.735032/0 sec )
[LOG] Nr of iterations: 1397 (13, 11, 8, 9, 11, 8, 9, 7, 7, 605, 11, 18, 14, 357, 16, 124, 152, 17 )
[LOG] Total clause computation time: 1.81725/2 sec (0.214006/0.214006 sec, 0.116437/0.116437 sec, 0.003417/0.003417 sec, 0.089831/0.089831 sec, 0.03875/0.03875 sec, 0.003313/0.003313 sec, 0.003674/0.003674 sec, 0.002671/0.002671 sec, 0.002637/0.002637 sec, 0.276032/0.276032 sec, 0.029876/0.029876 sec, 0.015012/0.015012 sec, 0.020872/0.020872 sec, 0.254845/0.254845 sec, 0.038753/0.038753 sec, 0.151054/0.151054 sec, 0.360386/0.360386 sec, 0.195689/0.195689 sec )
[LOG] Total clause minimization time: 13.1677/13 sec (0.032056/0.032056 sec, 0.453451/0.453451 sec, 0.007965/0.007965 sec, 0.080176/0.080176 sec, 0.070896/0.070896 sec, 0.029926/0.029926 sec, 0.038023/0.038023 sec, 0.034663/0.034663 sec, 0.034184/0.034184 sec, 3.68035/3.68035 sec, 0.053489/0.053489 sec, 0.14785/0.14785 sec, 0.09426/0.09426 sec, 3.70076/3.70076 sec, 0.085393/0.085393 sec, 0.929093/0.929093 sec, 3.15608/3.15608 sec, 0.53904/0.53904 sec )
[LOG] Total clause size reduction: 101704 --> 18214 (1020 --> 38, 840 --> 23, 581 --> 11, 656 --> 56, 810 --> 71, 560 --> 11, 632 --> 12, 468 --> 10, 462 --> 9, 45904 --> 9655, 750 --> 21, 1258 --> 96, 949 --> 62, 25632 --> 5565, 1065 --> 44, 8610 --> 898, 10419 --> 1582, 1088 --> 50 )
[LOG] Average clause size reduction: 72.8017 --> 13.0379 (78.4615 --> 2.92308, 76.3636 --> 2.09091, 72.625 --> 1.375, 72.8889 --> 6.22222, 73.6364 --> 6.45455, 70 --> 1.375, 70.2222 --> 1.33333, 66.8571 --> 1.42857, 66 --> 1.28571, 75.8744 --> 15.9587, 68.1818 --> 1.90909, 69.8889 --> 5.33333, 67.7857 --> 4.42857, 71.7983 --> 15.5882, 66.5625 --> 2.75, 69.4355 --> 7.24194, 68.5461 --> 10.4079, 64 --> 2.94118 )
[LOG] Overall execution time: 15.5583 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.84 sec (Real time) / 16.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.58 sec (Real time) / 5.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.40 sec (Real time) / 21.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 7622 14 53 1 7537
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 6.76064 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1396 new AND gates.
[LOG] Size before ABC: 2755 AND gates.
[LOG] Size after ABC: 1396 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.99661/6 sec (0.579228/0 sec, 0.217549/0 sec, 0.020679/0 sec, 0.242687/1 sec, 0.323274/0 sec, 0.085764/0 sec, 0.078666/0 sec, 0.077634/0 sec, 0.05702/0 sec, 0.080728/0 sec, 0.062148/0 sec, 0.141109/1 sec, 0.109997/0 sec, 0.105623/0 sec, 0.077108/0 sec, 0.253621/0 sec, 0.796545/1 sec, 1.88017/2 sec, 0.807059/1 sec )
[LOG] Nr of iterations: 478 (19, 13, 11, 9, 17, 11, 8, 9, 7, 13, 10, 21, 10, 11, 13, 32, 123, 105, 36 )
[LOG] Total clause computation time: 1.66535/2 sec (0.519335/0.519335 sec, 0.198058/0.198058 sec, 0.004991/0.004991 sec, 0.096158/0.096158 sec, 0.049921/0.049921 sec, 0.007941/0.007941 sec, 0.003818/0.003818 sec, 0.004302/0.004302 sec, 0.003576/0.003576 sec, 0.028765/0.028765 sec, 0.023614/0.023614 sec, 0.01521/0.01521 sec, 0.025546/0.025546 sec, 0.007312/0.007312 sec, 0.026906/0.026906 sec, 0.026952/0.026952 sec, 0.089999/0.089999 sec, 0.273797/0.273797 sec, 0.259153/0.259153 sec )
[LOG] Total clause minimization time: 4.32446/4 sec (0.059591/0.059591 sec, 0.019354/0.019354 sec, 0.01559/0.01559 sec, 0.146405/0.146405 sec, 0.273127/0.273127 sec, 0.077747/0.077747 sec, 0.074785/0.074785 sec, 0.073276/0.073276 sec, 0.053405/0.053405 sec, 0.051857/0.051857 sec, 0.038445/0.038445 sec, 0.125588/0.125588 sec, 0.084338/0.084338 sec, 0.098221/0.098221 sec, 0.050085/0.050085 sec, 0.226112/0.226112 sec, 0.704434/0.704434 sec, 1.60471/1.60471 sec, 0.54739/0.54739 sec )
[LOG] Total clause size reduction: 35355 --> 2755 (1620 --> 102, 1068 --> 37, 880 --> 39, 696 --> 43, 1376 --> 63, 850 --> 18, 588 --> 10, 664 --> 13, 492 --> 9, 972 --> 32, 720 --> 17, 1580 --> 131, 702 --> 26, 770 --> 24, 912 --> 33, 2325 --> 274, 9028 --> 1032, 7592 --> 727, 2520 --> 125 )
[LOG] Average clause size reduction: 73.9644 --> 5.7636 (85.2632 --> 5.36842, 82.1538 --> 2.84615, 80 --> 3.54545, 77.3333 --> 4.77778, 80.9412 --> 3.70588, 77.2727 --> 1.63636, 73.5 --> 1.25, 73.7778 --> 1.44444, 70.2857 --> 1.28571, 74.7692 --> 2.46154, 72 --> 1.7, 75.2381 --> 6.2381, 70.2 --> 2.6, 70 --> 2.18182, 70.1538 --> 2.53846, 72.6562 --> 8.5625, 73.3984 --> 8.39024, 72.3048 --> 6.92381, 70 --> 3.47222 )
[LOG] Overall execution time: 6.76869 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.11 sec (Real time) / 7.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.29 sec (Real time) / 4.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1996 15 56 1 1906
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 16.3305 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 5164 new AND gates.
[LOG] Size before ABC: 12364 AND gates.
[LOG] Size after ABC: 5164 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.6395/16 sec (0.08487/1 sec, 0.8483/0 sec, 0.016228/0 sec, 0.283765/1 sec, 0.259985/0 sec, 0.087538/0 sec, 0.087195/0 sec, 0.102653/0 sec, 0.065157/0 sec, 0.130947/0 sec, 0.124099/1 sec, 0.093633/0 sec, 0.120201/0 sec, 0.10873/0 sec, 1.37833/1 sec, 2.81147/3 sec, 2.55986/3 sec, 0.436529/0 sec, 4.16949/4 sec, 1.87047/2 sec )
[LOG] Nr of iterations: 1245 (20, 12, 8, 8, 13, 9, 9, 8, 9, 9, 23, 15, 27, 16, 163, 302, 349, 42, 156, 47 )
[LOG] Total clause computation time: 2.35607/0 sec (0.021007/0.021007 sec, 0.197271/0.197271 sec, 0.005127/0.005127 sec, 0.141691/0.141691 sec, 0.123373/0.123373 sec, 0.005116/0.005116 sec, 0.004375/0.004375 sec, 0.010069/0.010069 sec, 0.004321/0.004321 sec, 0.007785/0.007785 sec, 0.015072/0.015072 sec, 0.013232/0.013232 sec, 0.018217/0.018217 sec, 0.014/0.014 sec, 0.111597/0.111597 sec, 0.21606/0.21606 sec, 0.307712/0.307712 sec, 0.059771/0.059771 sec, 0.678915/0.678915 sec, 0.401361/0.401361 sec )
[LOG] Total clause minimization time: 13.2582/16 sec (0.063663/0.063663 sec, 0.650886/0.650886 sec, 0.011027/0.011027 sec, 0.141962/0.141962 sec, 0.13629/0.13629 sec, 0.082354/0.082354 sec, 0.082766/0.082766 sec, 0.092513/0.092513 sec, 0.060785/0.060785 sec, 0.123078/0.123078 sec, 0.108822/0.108822 sec, 0.080256/0.080256 sec, 0.10171/0.10171 sec, 0.094535/0.094535 sec, 1.26263/1.26263 sec, 2.58731/2.58731 sec, 2.24653/2.24653 sec, 0.37624/0.37624 sec, 3.48663/3.48663 sec, 1.4682/1.4682 sec )
[LOG] Total clause size reduction: 98415 --> 12364 (1805 --> 66, 1034 --> 32, 651 --> 23, 644 --> 33, 1092 --> 123, 720 --> 13, 712 --> 12, 616 --> 11, 696 --> 12, 688 --> 15, 1870 --> 67, 1176 --> 30, 2158 --> 86, 1230 --> 44, 13122 --> 2418, 24080 --> 4600, 27492 --> 2469, 3198 --> 149, 11935 --> 1876, 3496 --> 285 )
[LOG] Average clause size reduction: 79.0482 --> 9.93092 (90.25 --> 3.3, 86.1667 --> 2.66667, 81.375 --> 2.875, 80.5 --> 4.125, 84 --> 9.46154, 80 --> 1.44444, 79.1111 --> 1.33333, 77 --> 1.375, 77.3333 --> 1.33333, 76.4444 --> 1.66667, 81.3043 --> 2.91304, 78.4 --> 2, 79.9259 --> 3.18519, 76.875 --> 2.75, 80.5031 --> 14.8344, 79.7351 --> 15.2318, 78.7736 --> 7.0745, 76.1429 --> 3.54762, 76.5064 --> 12.0256, 74.383 --> 6.06383 )
[LOG] Overall execution time: 16.3387 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.32 sec (Real time) / 17.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.60 sec (Real time) / 3.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.67 sec (Real time) / 14.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 5806 16 59 1 5711
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 29.5663 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 9478 new AND gates.
[LOG] Size before ABC: 22799 AND gates.
[LOG] Size after ABC: 9478 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 28.6528/29 sec (0.100109/0 sec, 0.020319/0 sec, 0.006395/0 sec, 0.390089/1 sec, 0.33464/0 sec, 0.160084/0 sec, 0.115923/0 sec, 0.107556/1 sec, 0.105558/0 sec, 0.120805/0 sec, 0.104304/0 sec, 0.079778/0 sec, 0.110311/0 sec, 0.164472/0 sec, 0.309279/1 sec, 0.252622/0 sec, 5.30589/5 sec, 0.555926/1 sec, 0.706502/0 sec, 16.5289/17 sec, 3.07336/3 sec )
[LOG] Nr of iterations: 1958 (25, 13, 6, 16, 12, 10, 9, 8, 9, 11, 10, 14, 18, 24, 33, 22, 715, 78, 72, 801, 52 )
[LOG] Total clause computation time: 3.04399/3 sec (0.029709/0.029709 sec, 0.006691/0.006691 sec, 0.002312/0.002312 sec, 0.210304/0.210304 sec, 0.125114/0.125114 sec, 0.00643/0.00643 sec, 0.00498/0.00498 sec, 0.004173/0.004173 sec, 0.004767/0.004767 sec, 0.009202/0.009202 sec, 0.008442/0.008442 sec, 0.010695/0.010695 sec, 0.023303/0.023303 sec, 0.020884/0.020884 sec, 0.025452/0.025452 sec, 0.032277/0.032277 sec, 0.480978/0.480978 sec, 0.094736/0.094736 sec, 0.086495/0.086495 sec, 1.38618/1.38618 sec, 0.470864/0.470864 sec )
[LOG] Total clause minimization time: 25.5644/26 sec (0.070118/0.070118 sec, 0.013531/0.013531 sec, 0.004048/0.004048 sec, 0.179522/0.179522 sec, 0.209289/0.209289 sec, 0.153576/0.153576 sec, 0.110864/0.110864 sec, 0.103331/0.103331 sec, 0.100719/0.100719 sec, 0.111511/0.111511 sec, 0.095789/0.095789 sec, 0.06896/0.06896 sec, 0.08683/0.08683 sec, 0.143341/0.143341 sec, 0.283157/0.283157 sec, 0.219876/0.219876 sec, 4.81104/4.81104 sec, 0.460134/0.460134 sec, 0.618794/0.618794 sec, 15.1186/15.1186 sec, 2.6014/2.6014 sec )
[LOG] Total clause size reduction: 161563 --> 22799 (2400 --> 90, 1188 --> 29, 490 --> 9, 1455 --> 112, 1056 --> 79, 855 --> 14, 752 --> 12, 651 --> 11, 736 --> 12, 910 --> 23, 810 --> 17, 1157 --> 29, 1496 --> 48, 2001 --> 70, 2752 --> 305, 1785 --> 208, 59976 --> 7244, 6391 --> 330, 5822 --> 480, 64800 --> 13415, 4080 --> 262 )
[LOG] Average clause size reduction: 82.5143 --> 11.644 (96 --> 3.6, 91.3846 --> 2.23077, 81.6667 --> 1.5, 90.9375 --> 7, 88 --> 6.58333, 85.5 --> 1.4, 83.5556 --> 1.33333, 81.375 --> 1.375, 81.7778 --> 1.33333, 82.7273 --> 2.09091, 81 --> 1.7, 82.6429 --> 2.07143, 83.1111 --> 2.66667, 83.375 --> 2.91667, 83.3939 --> 9.24242, 81.1364 --> 9.45455, 83.8825 --> 10.1315, 81.9359 --> 4.23077, 80.8611 --> 6.66667, 80.8989 --> 16.7478, 78.4615 --> 5.03846 )
[LOG] Overall execution time: 29.5759 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.49 sec (Real time) / 31.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.61 sec (Real time) / 6.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 47.20 sec (Real time) / 47.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 10160 17 62 1 10060
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 24.9297 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 5559 new AND gates.
[LOG] Size before ABC: 11698 AND gates.
[LOG] Size after ABC: 5559 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 23.6298/24 sec (0.089012/0 sec, 0.0538/0 sec, 0.00802/0 sec, 0.443514/1 sec, 0.929918/1 sec, 0.156614/0 sec, 0.248207/0 sec, 0.209698/0 sec, 0.122522/0 sec, 0.290874/1 sec, 0.237028/0 sec, 0.184411/0 sec, 0.106164/0 sec, 0.192235/0 sec, 0.24319/1 sec, 0.157978/0 sec, 3.37655/3 sec, 0.814574/1 sec, 0.662558/1 sec, 1.1513/1 sec, 8.7613/9 sec, 5.19034/5 sec )
[LOG] Nr of iterations: 1534 (15, 19, 6, 7, 15, 9, 8, 9, 9, 19, 20, 11, 11, 25, 23, 14, 454, 105, 84, 78, 491, 102 )
[LOG] Total clause computation time: 3.1743/5 sec (0.02775/0.02775 sec, 0.021296/0.021296 sec, 0.00312/0.00312 sec, 0.223019/0.223019 sec, 0.262896/0.262896 sec, 0.006289/0.006289 sec, 0.005008/0.005008 sec, 0.005247/0.005247 sec, 0.00517/0.00517 sec, 0.016837/0.016837 sec, 0.022045/0.022045 sec, 0.013522/0.013522 sec, 0.033755/0.033755 sec, 0.028817/0.028817 sec, 0.039764/0.039764 sec, 0.047058/0.047058 sec, 0.351922/0.351922 sec, 0.112258/0.112258 sec, 0.105497/0.105497 sec, 0.131022/0.131022 sec, 0.756294/0.756294 sec, 0.955713/0.955713 sec )
[LOG] Total clause minimization time: 20.4262/19 sec (0.061086/0.061086 sec, 0.032337/0.032337 sec, 0.004867/0.004867 sec, 0.22037/0.22037 sec, 0.666673/0.666673 sec, 0.150236/0.150236 sec, 0.243146/0.243146 sec, 0.204377/0.204377 sec, 0.117289/0.117289 sec, 0.273652/0.273652 sec, 0.214458/0.214458 sec, 0.170779/0.170779 sec, 0.072308/0.072308 sec, 0.163192/0.163192 sec, 0.203192/0.203192 sec, 0.110774/0.110774 sec, 3.01488/3.01488 sec, 0.700856/0.700856 sec, 0.556148/0.556148 sec, 1.01847/1.01847 sec, 7.99448/7.99448 sec, 4.23264/4.23264 sec )
[LOG] Total clause size reduction: 133165 --> 11698 (1470 --> 59, 1872 --> 59, 515 --> 9, 612 --> 35, 1414 --> 101, 800 --> 12, 693 --> 9, 784 --> 12, 776 --> 12, 1728 --> 167, 1805 --> 184, 940 --> 22, 930 --> 21, 2208 --> 58, 2002 --> 75, 1170 --> 32, 40317 --> 3381, 9152 --> 574, 7221 --> 333, 6622 --> 942, 41650 --> 5020, 8484 --> 581 )
[LOG] Average clause size reduction: 86.809 --> 7.62581 (98 --> 3.93333, 98.5263 --> 3.10526, 85.8333 --> 1.5, 87.4286 --> 5, 94.2667 --> 6.73333, 88.8889 --> 1.33333, 86.625 --> 1.125, 87.1111 --> 1.33333, 86.2222 --> 1.33333, 90.9474 --> 8.78947, 90.25 --> 9.2, 85.4545 --> 2, 84.5455 --> 1.90909, 88.32 --> 2.32, 87.0435 --> 3.26087, 83.5714 --> 2.28571, 88.804 --> 7.44714, 87.1619 --> 5.46667, 85.9643 --> 3.96429, 84.8974 --> 12.0769, 84.8269 --> 10.224, 83.1765 --> 5.69608 )
[LOG] Overall execution time: 24.941 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.03 sec (Real time) / 25.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.84 sec (Real time) / 3.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.24 sec (Real time) / 40.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 6281 18 65 1 6176
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 7848.01 sec CPU time.
[LOG] Relation determinization time: 7899 sec real time.
[LOG] Final circuit size: 233606 new AND gates.
[LOG] Size before ABC: 915225 AND gates.
[LOG] Size after ABC: 233606 AND gates.
[LOG] Time for optimizing with ABC: 36 seconds.
[LOG] Total time for all control signals: 7845.65/7860 sec (0.174905/1 sec, 0.362563/0 sec, 0.008651/0 sec, 0.845817/1 sec, 0.840548/1 sec, 0.194193/0 sec, 0.157002/0 sec, 0.17699/0 sec, 0.113435/0 sec, 0.335257/1 sec, 0.175514/0 sec, 0.28476/0 sec, 0.123431/0 sec, 0.092882/0 sec, 383.274/384 sec, 3.37061/3 sec, 124.698/125 sec, 14.9571/15 sec, 13.6567/14 sec, 6036.38/6047 sec, 13.9086/14 sec, 1060.99/1063 sec, 190.53/191 sec )
[LOG] Nr of iterations: 46221 (17, 60, 6, 7, 14, 14, 8, 8, 9, 12, 24, 32, 15, 10, 28536, 14, 502, 103, 88, 15115, 24, 1571, 32 )
[LOG] Total clause computation time: 414.835/420 sec (0.086328/0.086328 sec, 0.043433/0.043433 sec, 0.003699/0.003699 sec, 0.54981/0.54981 sec, 0.347588/0.347588 sec, 0.011006/0.011006 sec, 0.005988/0.005988 sec, 0.005913/0.005913 sec, 0.00685/0.00685 sec, 0.01784/0.01784 sec, 0.022507/0.022507 sec, 0.074342/0.074342 sec, 0.015242/0.015242 sec, 0.017612/0.017612 sec, 20.7158/20.7158 sec, 1.1147/1.1147 sec, 9.01993/9.01993 sec, 2.39404/2.39404 sec, 2.03451/2.03451 sec, 254.094/254.094 sec, 1.21771/1.21771 sec, 96.4825/96.4825 sec, 26.5539/26.5539 sec )
[LOG] Total clause minimization time: 7428.5/7438 sec (0.088373/0.088373 sec, 0.317975/0.317975 sec, 0.004916/0.004916 sec, 0.295834/0.295834 sec, 0.492675/0.492675 sec, 0.183089/0.183089 sec, 0.150956/0.150956 sec, 0.170995/0.170995 sec, 0.106513/0.106513 sec, 0.317262/0.317262 sec, 0.152753/0.152753 sec, 0.209892/0.209892 sec, 0.108035/0.108035 sec, 0.075175/0.075175 sec, 361.202/361.202 sec, 2.25551/2.25551 sec, 115.654/115.654 sec, 12.5599/12.5599 sec, 11.6195/11.6195 sec, 5781.44/5781.44 sec, 12.6896/12.6896 sec, 964.433/964.433 sec, 163.975/163.975 sec )
[LOG] Total clause size reduction: 4348187 --> 915225 (1760 --> 54, 6431 --> 608, 540 --> 9, 642 --> 38, 1378 --> 75, 1365 --> 18, 728 --> 9, 721 --> 10, 816 --> 12, 1111 --> 39, 2300 --> 66, 3069 --> 173, 1372 --> 30, 873 --> 19, 2739360 --> 579730, 1235 --> 35, 47094 --> 5543, 9486 --> 426, 8004 --> 364, 1375374 --> 300952, 2070 --> 292, 139730 --> 26540, 2728 --> 183 )
[LOG] Average clause size reduction: 94.0738 --> 19.8011 (103.529 --> 3.17647, 107.183 --> 10.1333, 90 --> 1.5, 91.7143 --> 5.42857, 98.4286 --> 5.35714, 97.5 --> 1.28571, 91 --> 1.125, 90.125 --> 1.25, 90.6667 --> 1.33333, 92.5833 --> 3.25, 95.8333 --> 2.75, 95.9062 --> 5.40625, 91.4667 --> 2, 87.3 --> 1.9, 95.9966 --> 20.3157, 88.2143 --> 2.5, 93.8127 --> 11.0418, 92.0971 --> 4.13592, 90.9545 --> 4.13636, 90.994 --> 19.9108, 86.25 --> 12.1667, 88.9433 --> 16.8937, 85.25 --> 5.71875 )
[LOG] Overall execution time: 7848.03 sec CPU time.
[LOG] Overall execution time: 7899 sec real time.
Synthesis time: 7899.28 sec (Real time) / 7876.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 51.68 sec (Real time) / 51.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6460.90 sec (Real time) / 6446.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 234368 19 68 1 234258
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 862.49 sec CPU time.
[LOG] Relation determinization time: 886 sec real time.
[LOG] Final circuit size: 151937 new AND gates.
[LOG] Size before ABC: 626462 AND gates.
[LOG] Size after ABC: 151937 AND gates.
[LOG] Time for optimizing with ABC: 22 seconds.
[LOG] Total time for all control signals: 860.063/860 sec (0.260211/0 sec, 0.133972/0 sec, 0.008606/0 sec, 0.899338/1 sec, 0.679749/1 sec, 0.380124/0 sec, 0.251986/0 sec, 0.245115/1 sec, 0.168739/0 sec, 0.321401/0 sec, 0.228676/0 sec, 0.254825/1 sec, 0.12176/0 sec, 0.325958/0 sec, 0.1945/0 sec, 0.200137/0 sec, 7.24033/8 sec, 0.313521/0 sec, 0.83075/1 sec, 561.919/562 sec, 4.73644/4 sec, 4.00663/4 sec, 185.732/186 sec, 90.6094/91 sec )
[LOG] Nr of iterations: 29450 (32, 26, 5, 7, 11, 9, 8, 8, 9, 11, 24, 23, 9, 16, 9, 13, 577, 19, 93, 27778, 26, 30, 564, 143 )
[LOG] Total clause computation time: 59.3163/46 sec (0.037371/0.037371 sec, 0.016209/0.016209 sec, 0.003369/0.003369 sec, 0.62855/0.62855 sec, 0.336886/0.336886 sec, 0.012372/0.012372 sec, 0.00626/0.00626 sec, 0.006242/0.006242 sec, 0.00958/0.00958 sec, 0.019912/0.019912 sec, 0.02364/0.02364 sec, 0.031497/0.031497 sec, 0.01178/0.01178 sec, 0.043564/0.043564 sec, 0.018778/0.018778 sec, 0.03886/0.03886 sec, 0.479399/0.479399 sec, 0.055001/0.055001 sec, 0.195395/0.195395 sec, 29.259/29.259 sec, 1.20628/1.20628 sec, 1.07025/1.07025 sec, 21.1889/21.1889 sec, 4.61724/4.61724 sec )
[LOG] Total clause minimization time: 799.272/813 sec (0.222191/0.222191 sec, 0.117386/0.117386 sec, 0.005204/0.005204 sec, 0.270628/0.270628 sec, 0.342593/0.342593 sec, 0.367684/0.367684 sec, 0.245661/0.245661 sec, 0.238817/0.238817 sec, 0.159077/0.159077 sec, 0.301368/0.301368 sec, 0.20477/0.20477 sec, 0.223115/0.223115 sec, 0.109893/0.109893 sec, 0.282222/0.282222 sec, 0.175619/0.175619 sec, 0.16111/0.16111 sec, 6.74485/6.74485 sec, 0.25826/0.25826 sec, 0.634237/0.634237 sec, 531.242/531.242 sec, 3.52706/3.52706 sec, 2.93546/2.93546 sec, 164.516/164.516 sec, 85.9878/85.9878 sec )
[LOG] Total clause size reduction: 2826857 --> 626462 (3565 --> 293, 2850 --> 180, 452 --> 7, 672 --> 40, 1110 --> 100, 880 --> 10, 763 --> 8, 756 --> 9, 856 --> 11, 1060 --> 18, 2415 --> 73, 2288 --> 55, 824 --> 13, 1530 --> 38, 808 --> 17, 1200 --> 33, 57024 --> 8925, 1764 --> 57, 8924 --> 373, 2666592 --> 606409, 2375 --> 80, 2726 --> 84, 52359 --> 8847, 13064 --> 782 )
[LOG] Average clause size reduction: 95.9884 --> 21.2721 (111.406 --> 9.15625, 109.615 --> 6.92308, 90.4 --> 1.4, 96 --> 5.71429, 100.909 --> 9.09091, 97.7778 --> 1.11111, 95.375 --> 1, 94.5 --> 1.125, 95.1111 --> 1.22222, 96.3636 --> 1.63636, 100.625 --> 3.04167, 99.4783 --> 2.3913, 91.5556 --> 1.44444, 95.625 --> 2.375, 89.7778 --> 1.88889, 92.3077 --> 2.53846, 98.8284 --> 15.4679, 92.8421 --> 3, 95.957 --> 4.01075, 95.9965 --> 21.8305, 91.3462 --> 3.07692, 90.8667 --> 2.8, 92.8351 --> 15.6862, 91.3566 --> 5.46853 )
[LOG] Overall execution time: 862.504 sec CPU time.
[LOG] Overall execution time: 886 sec real time.
Synthesis time: 885.61 sec (Real time) / 880.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 33.95 sec (Real time) / 33.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2301.21 sec (Real time) / 2295.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 152739 20 71 1 152624
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.053614 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039916/0 sec (0.008004/0 sec, 0.010001/0 sec, 0.004958/0 sec, 0.005628/0 sec, 0.009171/0 sec, 0.002154/0 sec )
[LOG] Nr of iterations: 53 (10, 18, 5, 2, 12, 6 )
[LOG] Total clause computation time: 0.011728/0 sec (0.003423/0.003423 sec, 0.003125/0.003125 sec, 0.001848/0.001848 sec, 0.00033/0.00033 sec, 0.002233/0.002233 sec, 0.000769/0.000769 sec )
[LOG] Total clause minimization time: 0.027807/0 sec (0.004514/0.004514 sec, 0.006737/0.006737 sec, 0.003074/0.003074 sec, 0.005289/0.005289 sec, 0.00685/0.00685 sec, 0.001343/0.001343 sec )
[LOG] Total clause size reduction: 1501 --> 106 (306 --> 19, 561 --> 43, 128 --> 8, 31 --> 0, 330 --> 27, 145 --> 9 )
[LOG] Average clause size reduction: 28.3208 --> 2 (30.6 --> 1.9, 31.1667 --> 2.38889, 25.6 --> 1.6, 15.5 --> 0, 27.5 --> 2.25, 24.1667 --> 1.5 )
[LOG] Overall execution time: 0.055336 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 239 5 23 1 206
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.128446 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 129 new AND gates.
[LOG] Size before ABC: 215 AND gates.
[LOG] Size after ABC: 128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.100539/0 sec (0.017787/0 sec, 0.026986/0 sec, 0.009686/0 sec, 0.00929/0 sec, 0.009401/0 sec, 0.024949/0 sec, 0.00244/0 sec )
[LOG] Nr of iterations: 84 (12, 24, 7, 9, 8, 18, 6 )
[LOG] Total clause computation time: 0.030113/0 sec (0.007271/0.007271 sec, 0.007859/0.007859 sec, 0.001077/0.001077 sec, 0.001682/0.001682 sec, 0.004018/0.004018 sec, 0.007416/0.007416 sec, 0.00079/0.00079 sec )
[LOG] Total clause minimization time: 0.069771/0 sec (0.010425/0.010425 sec, 0.018933/0.018933 sec, 0.008571/0.008571 sec, 0.007536/0.007536 sec, 0.005308/0.005308 sec, 0.017379/0.017379 sec, 0.001619/0.001619 sec )
[LOG] Total clause size reduction: 2801 --> 215 (429 --> 28, 874 --> 73, 222 --> 9, 288 --> 22, 245 --> 21, 578 --> 53, 165 --> 9 )
[LOG] Average clause size reduction: 33.3452 --> 2.55952 (35.75 --> 2.33333, 36.4167 --> 3.04167, 31.7143 --> 1.28571, 32 --> 2.44444, 30.625 --> 2.625, 32.1111 --> 2.94444, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.130441 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.78 sec (Real time) / 0.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 335 6 26 1 297
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.466616 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 248 new AND gates.
[LOG] Size before ABC: 445 AND gates.
[LOG] Size after ABC: 247 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.404338/1 sec (0.039818/0 sec, 0.064478/1 sec, 0.018885/0 sec, 0.017803/0 sec, 0.017147/0 sec, 0.02331/0 sec, 0.095958/0 sec, 0.123946/0 sec, 0.002993/0 sec )
[LOG] Nr of iterations: 141 (10, 29, 7, 8, 8, 11, 9, 54, 5 )
[LOG] Total clause computation time: 0.118603/0 sec (0.018267/0.018267 sec, 0.010921/0.010921 sec, 0.001196/0.001196 sec, 0.001549/0.001549 sec, 0.003203/0.003203 sec, 0.008691/0.008691 sec, 0.034482/0.034482 sec, 0.039069/0.039069 sec, 0.001225/0.001225 sec )
[LOG] Total clause minimization time: 0.284526/1 sec (0.021479/0.021479 sec, 0.053265/0.053265 sec, 0.017654/0.017654 sec, 0.016204/0.016204 sec, 0.013896/0.013896 sec, 0.014514/0.014514 sec, 0.061391/0.061391 sec, 0.084382/0.084382 sec, 0.001741/0.001741 sec )
[LOG] Total clause size reduction: 5482 --> 445 (414 --> 20, 1260 --> 123, 264 --> 9, 301 --> 13, 294 --> 12, 410 --> 43, 320 --> 29, 2067 --> 189, 152 --> 7 )
[LOG] Average clause size reduction: 38.8794 --> 3.15603 (41.4 --> 2, 43.4483 --> 4.24138, 37.7143 --> 1.28571, 37.625 --> 1.625, 36.75 --> 1.5, 37.2727 --> 3.90909, 35.5556 --> 3.22222, 38.2778 --> 3.5, 30.4 --> 1.4 )
[LOG] Overall execution time: 0.469262 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.55 sec (Real time) / 1.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 493 7 30 1 448
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 1.95021 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 629 new AND gates.
[LOG] Size before ABC: 1205 AND gates.
[LOG] Size after ABC: 629 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.76766/2 sec (0.02121/0 sec, 0.009743/0 sec, 0.389117/0 sec, 0.158428/0 sec, 0.099264/1 sec, 0.075544/0 sec, 0.212569/0 sec, 0.236401/0 sec, 0.238979/0 sec, 0.326408/1 sec )
[LOG] Nr of iterations: 307 (8, 9, 97, 25, 20, 21, 17, 28, 31, 51 )
[LOG] Total clause computation time: 0.460968/1 sec (0.007234/0.007234 sec, 0.002444/0.002444 sec, 0.049992/0.049992 sec, 0.042277/0.042277 sec, 0.02606/0.02606 sec, 0.011365/0.011365 sec, 0.117877/0.117877 sec, 0.07227/0.07227 sec, 0.070887/0.070887 sec, 0.060562/0.060562 sec )
[LOG] Total clause minimization time: 1.30319/1 sec (0.013913/0.013913 sec, 0.007233/0.007233 sec, 0.337883/0.337883 sec, 0.11589/0.11589 sec, 0.073024/0.073024 sec, 0.063992/0.063992 sec, 0.094481/0.094481 sec, 0.163749/0.163749 sec, 0.16777/0.16777 sec, 0.265259/0.265259 sec )
[LOG] Total clause size reduction: 13724 --> 1205 (357 --> 15, 400 --> 23, 4704 --> 459, 1152 --> 79, 893 --> 63, 920 --> 65, 720 --> 72, 1188 --> 153, 1290 --> 112, 2100 --> 164 )
[LOG] Average clause size reduction: 44.7036 --> 3.92508 (44.625 --> 1.875, 44.4444 --> 2.55556, 48.4948 --> 4.73196, 46.08 --> 3.16, 44.65 --> 3.15, 43.8095 --> 3.09524, 42.3529 --> 4.23529, 42.4286 --> 5.46429, 41.6129 --> 3.6129, 41.1765 --> 3.21569 )
[LOG] Overall execution time: 1.95389 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.18 sec (Real time) / 2.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.99 sec (Real time) / 5.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 915 8 33 1 864
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 16.1073 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 2263 new AND gates.
[LOG] Size before ABC: 4637 AND gates.
[LOG] Size after ABC: 2263 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.6187/15 sec (0.04847/0 sec, 0.031138/0 sec, 1.20031/1 sec, 0.25108/0 sec, 0.279533/0 sec, 0.2349/1 sec, 0.220889/0 sec, 0.671999/1 sec, 1.65631/1 sec, 5.16296/5 sec, 3.06815/3 sec, 2.79298/3 sec )
[LOG] Nr of iterations: 814 (8, 14, 166, 20, 29, 21, 28, 14, 165, 209, 116, 24 )
[LOG] Total clause computation time: 3.21154/5 sec (0.011579/0.011579 sec, 0.006653/0.006653 sec, 0.170834/0.170834 sec, 0.037288/0.037288 sec, 0.031333/0.031333 sec, 0.035247/0.035247 sec, 0.025554/0.025554 sec, 0.357179/0.357179 sec, 0.289307/0.289307 sec, 1.31419/1.31419 sec, 0.209934/0.209934 sec, 0.722443/0.722443 sec )
[LOG] Total clause minimization time: 12.395/10 sec (0.036817/0.036817 sec, 0.02435/0.02435 sec, 1.0272/1.0272 sec, 0.213379/0.213379 sec, 0.247896/0.247896 sec, 0.199418/0.199418 sec, 0.195064/0.195064 sec, 0.31457/0.31457 sec, 1.36483/1.36483 sec, 3.84469/3.84469 sec, 2.85676/2.85676 sec, 2.07/2.07 sec )
[LOG] Total clause size reduction: 41064 --> 4637 (406 --> 16, 741 --> 40, 9240 --> 1057, 1045 --> 64, 1512 --> 97, 1060 --> 70, 1404 --> 88, 663 --> 73, 8200 --> 887, 10192 --> 1710, 5520 --> 457, 1081 --> 78 )
[LOG] Average clause size reduction: 50.4472 --> 5.69656 (50.75 --> 2, 52.9286 --> 2.85714, 55.6627 --> 6.36747, 52.25 --> 3.2, 52.1379 --> 3.34483, 50.4762 --> 3.33333, 50.1429 --> 3.14286, 47.3571 --> 5.21429, 49.697 --> 5.37576, 48.7656 --> 8.18182, 47.5862 --> 3.93966, 45.0417 --> 3.25 )
[LOG] Overall execution time: 16.1129 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.60 sec (Real time) / 16.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.10 sec (Real time) / 1.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.05 sec (Real time) / 30.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2593 9 37 1 2535
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 82.3934 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 5156 new AND gates.
[LOG] Size before ABC: 10887 AND gates.
[LOG] Size after ABC: 5156 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 81.0162/81 sec (0.09411/0 sec, 0.051565/0 sec, 5.34502/6 sec, 0.985899/1 sec, 1.94315/2 sec, 1.65683/1 sec, 1.36974/2 sec, 1.28877/1 sec, 4.4583/4 sec, 10.8586/11 sec, 19.1872/20 sec, 22.2784/22 sec, 11.4986/11 sec )
[LOG] Nr of iterations: 1517 (9, 11, 290, 23, 36, 26, 28, 27, 18, 399, 95, 532, 23 )
[LOG] Total clause computation time: 14.6495/12 sec (0.03384/0.03384 sec, 0.012324/0.012324 sec, 0.562164/0.562164 sec, 0.097216/0.097216 sec, 0.277171/0.277171 sec, 0.224619/0.224619 sec, 0.239159/0.239159 sec, 0.103883/0.103883 sec, 2.40643/2.40643 sec, 2.08072/2.08072 sec, 2.33604/2.33604 sec, 3.16246/3.16246 sec, 3.11349/3.11349 sec )
[LOG] Total clause minimization time: 66.3358/69 sec (0.060188/0.060188 sec, 0.039122/0.039122 sec, 4.77759/4.77759 sec, 0.88833/0.88833 sec, 1.66543/1.66543 sec, 1.43182/1.43182 sec, 1.13018/1.13018 sec, 1.1845/1.1845 sec, 2.05141/2.05141 sec, 8.77042/8.77042 sec, 16.8491/16.8491 sec, 19.1032/19.1032 sec, 8.38457/8.38457 sec )
[LOG] Total clause size reduction: 82726 --> 10887 (504 --> 14, 620 --> 42, 17629 --> 2141, 1320 --> 76, 2065 --> 107, 1450 --> 83, 1539 --> 92, 1456 --> 94, 935 --> 107, 21492 --> 2786, 4982 --> 494, 27612 --> 4780, 1122 --> 71 )
[LOG] Average clause size reduction: 54.5326 --> 7.17666 (56 --> 1.55556, 56.3636 --> 3.81818, 60.7897 --> 7.38276, 57.3913 --> 3.30435, 57.3611 --> 2.97222, 55.7692 --> 3.19231, 54.9643 --> 3.28571, 53.9259 --> 3.48148, 51.9444 --> 5.94444, 53.8647 --> 6.98246, 52.4421 --> 5.2, 51.9023 --> 8.98496, 48.7826 --> 3.08696 )
[LOG] Overall execution time: 82.4035 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 83.46 sec (Real time) / 82.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.80 sec (Real time) / 4.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 202.18 sec (Real time) / 201.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 5528 10 40 1 5465
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 348.934 sec CPU time.
[LOG] Relation determinization time: 353 sec real time.
[LOG] Final circuit size: 13542 new AND gates.
[LOG] Size before ABC: 29920 AND gates.
[LOG] Size after ABC: 13542 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 345.431/346 sec (0.313502/0 sec, 0.143849/0 sec, 35.3119/36 sec, 7.9685/8 sec, 5.98948/6 sec, 6.78237/7 sec, 4.95676/5 sec, 3.6817/3 sec, 16.0439/16 sec, 3.77039/4 sec, 54.7369/55 sec, 81.3277/81 sec, 83.2558/84 sec, 41.1479/41 sec )
[LOG] Nr of iterations: 3443 (12, 18, 687, 29, 35, 44, 32, 21, 26, 23, 995, 804, 684, 33 )
[LOG] Total clause computation time: 60.7539/71 sec (0.055354/0.055354 sec, 0.026727/0.026727 sec, 3.77969/3.77969 sec, 0.181671/0.181671 sec, 0.289602/0.289602 sec, 0.350247/0.350247 sec, 0.108175/0.108175 sec, 0.254028/0.254028 sec, 6.16195/6.16195 sec, 0.577014/0.577014 sec, 7.94913/7.94913 sec, 11.9735/11.9735 sec, 13.9641/13.9641 sec, 15.0826/15.0826 sec )
[LOG] Total clause minimization time: 284.584/274 sec (0.257981/0.257981 sec, 0.11691/0.11691 sec, 31.5148/31.5148 sec, 7.78619/7.78619 sec, 5.69915/5.69915 sec, 6.43119/6.43119 sec, 4.84802/4.84802 sec, 3.42731/3.42731 sec, 9.88115/9.88115 sec, 3.19292/3.19292 sec, 46.7618/46.7618 sec, 69.3317/69.3317 sec, 69.271/69.271 sec, 26.0643/26.0643 sec )
[LOG] Total clause size reduction: 203239 --> 29920 (748 --> 38, 1139 --> 70, 45276 --> 6221, 1820 --> 106, 2176 --> 131, 2709 --> 177, 1922 --> 113, 1220 --> 57, 1500 --> 178, 1298 --> 52, 57652 --> 8188, 45771 --> 7617, 38248 --> 6840, 1760 --> 132 )
[LOG] Average clause size reduction: 59.0296 --> 8.6901 (62.3333 --> 3.16667, 63.2778 --> 3.88889, 65.9039 --> 9.05531, 62.7586 --> 3.65517, 62.1714 --> 3.74286, 61.5682 --> 4.02273, 60.0625 --> 3.53125, 58.0952 --> 2.71429, 57.6923 --> 6.84615, 56.4348 --> 2.26087, 57.9417 --> 8.22915, 56.9291 --> 9.47388, 55.9181 --> 10, 53.3333 --> 4 )
[LOG] Overall execution time: 348.954 sec CPU time.
[LOG] Overall execution time: 353 sec real time.
Synthesis time: 352.14 sec (Real time) / 349.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.05 sec (Real time) / 8.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1749.46 sec (Real time) / 1744.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 13954 11 43 1 13886
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 810.316 sec CPU time.
[LOG] Relation determinization time: 814 sec real time.
[LOG] Final circuit size: 9611 new AND gates.
[LOG] Size before ABC: 22607 AND gates.
[LOG] Size after ABC: 9611 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 802.675/804 sec (0.300487/0 sec, 0.183475/0 sec, 157.478/158 sec, 26.5739/27 sec, 24.9593/25 sec, 27.7297/28 sec, 26.9509/27 sec, 19.8276/19 sec, 70.7568/71 sec, 20.8732/21 sec, 68.413/69 sec, 17.636/18 sec, 176.027/176 sec, 96.2061/97 sec, 68.76/68 sec )
[LOG] Nr of iterations: 2563 (6, 10, 1626, 28, 22, 56, 36, 27, 26, 25, 69, 31, 338, 169, 94 )
[LOG] Total clause computation time: 186.05/176 sec (0.062311/0.062311 sec, 0.041855/0.041855 sec, 16.4412/16.4412 sec, 4.39923/4.39923 sec, 4.29861/4.29861 sec, 1.81781/1.81781 sec, 5.64158/5.64158 sec, 2.54181/2.54181 sec, 42.4905/42.4905 sec, 5.54587/5.54587 sec, 24.3048/24.3048 sec, 3.54475/3.54475 sec, 45.6588/45.6588 sec, 14.6058/14.6058 sec, 14.6549/14.6549 sec )
[LOG] Total clause minimization time: 616.548/628 sec (0.238077/0.238077 sec, 0.141425/0.141425 sec, 140.985/140.985 sec, 22.1739/22.1739 sec, 20.6601/20.6601 sec, 25.9106/25.9106 sec, 21.3085/21.3085 sec, 17.2851/17.2851 sec, 28.2653/28.2653 sec, 15.3267/15.3267 sec, 44.1062/44.1062 sec, 14.0905/14.0905 sec, 130.358/130.358 sec, 81.5957/81.5957 sec, 54.1028/54.1028 sec )
[LOG] Total clause size reduction: 175505 --> 22607 (370 --> 7, 657 --> 40, 117000 --> 16998, 1917 --> 120, 1470 --> 80, 3795 --> 229, 2380 --> 154, 1742 --> 99, 1650 --> 187, 1560 --> 92, 4352 --> 457, 1890 --> 77, 20894 --> 2704, 10248 --> 946, 5580 --> 417 )
[LOG] Average clause size reduction: 68.4764 --> 8.82052 (61.6667 --> 1.16667, 65.7 --> 4, 71.9557 --> 10.4539, 68.4643 --> 4.28571, 66.8182 --> 3.63636, 67.7679 --> 4.08929, 66.1111 --> 4.27778, 64.5185 --> 3.66667, 63.4615 --> 7.19231, 62.4 --> 3.68, 63.0725 --> 6.62319, 60.9677 --> 2.48387, 61.8166 --> 8, 60.6391 --> 5.59763, 59.3617 --> 4.43617 )
[LOG] Overall execution time: 810.353 sec CPU time.
[LOG] Overall execution time: 814 sec real time.
Synthesis time: 814.02 sec (Real time) / 809.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.65 sec (Real time) / 6.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1837.48 sec (Real time) / 1832.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 10069 12 47 1 9995
=====================  genbuf9f9y.aag =====================
[LOG] Relation determinization time: 9487.66 sec CPU time.
[LOG] Relation determinization time: 9516 sec real time.
[LOG] Final circuit size: 24016 new AND gates.
[LOG] Size before ABC: 59567 AND gates.
[LOG] Size after ABC: 24016 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 9467.51/9491 sec (1.1144/1 sec, 1.69093/2 sec, 1260.62/1264 sec, 209.524/210 sec, 122.767/123 sec, 98.5285/99 sec, 91.2482/91 sec, 138.356/139 sec, 411.349/412 sec, 153.865/154 sec, 570.132/572 sec, 76.7599/77 sec, 66.928/67 sec, 3519.58/3528 sec, 1319.19/1323 sec, 760.348/762 sec, 665.498/667 sec )
[LOG] Nr of iterations: 5783 (7, 32, 3854, 66, 32, 65, 53, 64, 27, 49, 87, 54, 50, 981, 240, 101, 21 )
[LOG] Total clause computation time: 2060.52/2046 sec (0.317897/0.317897 sec, 0.307768/0.307768 sec, 75.4671/75.4671 sec, 1.74473/1.74473 sec, 7.93646/7.93646 sec, 2.47101/2.47101 sec, 1.61697/1.61697 sec, 2.40306/2.40306 sec, 166.836/166.836 sec, 8.09843/8.09843 sec, 172.637/172.637 sec, 3.0109/3.0109 sec, 3.25641/3.25641 sec, 1180.09/1180.09 sec, 73.9014/73.9014 sec, 55.9202/55.9202 sec, 304.505/304.505 sec )
[LOG] Total clause minimization time: 7406.78/7445 sec (0.796326/0.796326 sec, 1.38242/1.38242 sec, 1185.01/1185.01 sec, 207.777/207.777 sec, 114.83/114.83 sec, 96.0557/96.0557 sec, 89.6298/89.6298 sec, 135.952/135.952 sec, 244.512/244.512 sec, 145.765/145.765 sec, 397.492/397.492 sec, 73.7476/73.7476 sec, 63.6704/63.6704 sec, 2339.45/2339.45 sec, 1245.28/1245.28 sec, 704.425/704.425 sec, 360.993/360.993 sec )
[LOG] Total clause size reduction: 437340 --> 59567 (486 --> 10, 2480 --> 156, 304387 --> 45367, 5070 --> 271, 2387 --> 115, 4864 --> 265, 3900 --> 195, 4662 --> 250, 1898 --> 205, 3456 --> 147, 6106 --> 588, 3710 --> 152, 3381 --> 142, 66640 --> 9627, 16013 --> 1545, 6600 --> 481, 1300 --> 51 )
[LOG] Average clause size reduction: 75.6251 --> 10.3004 (69.4286 --> 1.42857, 77.5 --> 4.875, 78.9795 --> 11.7714, 76.8182 --> 4.10606, 74.5938 --> 3.59375, 74.8308 --> 4.07692, 73.5849 --> 3.67925, 72.8438 --> 3.90625, 70.2963 --> 7.59259, 70.5306 --> 3, 70.1839 --> 6.75862, 68.7037 --> 2.81481, 67.62 --> 2.84, 67.9307 --> 9.81346, 66.7208 --> 6.4375, 65.3465 --> 4.76238, 61.9048 --> 2.42857 )
[LOG] Overall execution time: 9487.73 sec CPU time.
[LOG] Overall execution time: 9516 sec real time.
Synthesis time: 9515.71 sec (Real time) / 9472.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.61 sec (Real time) / 9.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6111.62 sec (Real time) / 6093.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 24530 13 51 1 24449
=====================  genbuf10f10y.aag =====================
Synthesis time: 7482.07 sec (Real time) / 7461.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.49274 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1627 new AND gates.
[LOG] Size before ABC: 3058 AND gates.
[LOG] Size after ABC: 1625 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.45531/1 sec (0.004362/0 sec, 0.038328/0 sec, 0.043358/0 sec, 0.001548/0 sec, 0.049217/0 sec, 0.006539/0 sec, 0.883612/1 sec, 0.428346/0 sec )
[LOG] Nr of iterations: 462 (10, 7, 9, 4, 19, 9, 300, 104 )
[LOG] Total clause computation time: 0.203472/0 sec (0.001222/0.001222 sec, 0.012007/0.012007 sec, 0.012084/0.012084 sec, 0.000543/0.000543 sec, 0.009636/0.009636 sec, 0.001357/0.001357 sec, 0.100204/0.100204 sec, 0.066419/0.066419 sec )
[LOG] Total clause minimization time: 1.24519/1 sec (0.003062/0.003062 sec, 0.026238/0.026238 sec, 0.031211/0.031211 sec, 0.000982/0.000982 sec, 0.039445/0.039445 sec, 0.005089/0.005089 sec, 0.778595/0.778595 sec, 0.360572/0.360572 sec )
[LOG] Total clause size reduction: 16864 --> 3058 (387 --> 20, 252 --> 33, 328 --> 21, 120 --> 5, 702 --> 46, 304 --> 29, 11063 --> 2281, 3708 --> 623 )
[LOG] Average clause size reduction: 36.5022 --> 6.61905 (38.7 --> 2, 36 --> 4.71429, 36.4444 --> 2.33333, 30 --> 1.25, 36.9474 --> 2.42105, 33.7778 --> 3.22222, 36.8767 --> 7.60333, 35.6538 --> 5.99038 )
[LOG] Overall execution time: 1.49494 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.83 sec (Real time) / 1.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.83 sec (Real time) / 4.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1845 7 28 1 1804
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 9.40782 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 3599 new AND gates.
[LOG] Size before ABC: 7362 AND gates.
[LOG] Size after ABC: 3599 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.28811/9 sec (0.004295/0 sec, 0.17351/0 sec, 0.008507/0 sec, 1.15364/2 sec, 0.007993/0 sec, 1.05764/1 sec, 1.52554/1 sec, 1.22154/1 sec, 3.28353/4 sec, 0.851908/0 sec )
[LOG] Nr of iterations: 1072 (5, 15, 9, 288, 7, 167, 166, 120, 231, 64 )
[LOG] Total clause computation time: 1.33614/2 sec (0.001237/0.001237 sec, 0.026147/0.026147 sec, 0.002518/0.002518 sec, 0.186335/0.186335 sec, 0.002284/0.002284 sec, 0.067028/0.067028 sec, 0.249675/0.249675 sec, 0.094194/0.094194 sec, 0.517614/0.517614 sec, 0.189106/0.189106 sec )
[LOG] Total clause minimization time: 7.93493/7 sec (0.003019/0.003019 sec, 0.147151/0.147151 sec, 0.005931/0.005931 sec, 0.961498/0.961498 sec, 0.005666/0.005666 sec, 0.98847/0.98847 sec, 1.27306/1.27306 sec, 1.12585/1.12585 sec, 2.76245/2.76245 sec, 0.661833/0.661833 sec )
[LOG] Total clause size reduction: 50311 --> 7362 (212 --> 9, 728 --> 83, 408 --> 21, 14350 --> 2493, 294 --> 11, 7968 --> 933, 7755 --> 1324, 5474 --> 601, 10350 --> 1452, 2772 --> 435 )
[LOG] Average clause size reduction: 46.9319 --> 6.86754 (42.4 --> 1.8, 48.5333 --> 5.53333, 45.3333 --> 2.33333, 49.8264 --> 8.65625, 42 --> 1.57143, 47.7126 --> 5.58683, 46.7169 --> 7.9759, 45.6167 --> 5.00833, 44.8052 --> 6.28571, 43.3125 --> 6.79688 )
[LOG] Overall execution time: 9.411 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.08 sec (Real time) / 9.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.50 sec (Real time) / 2.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.20 sec (Real time) / 28.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3889 9 34 1 3836
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 313.735 sec CPU time.
[LOG] Relation determinization time: 319 sec real time.
[LOG] Final circuit size: 27253 new AND gates.
[LOG] Size before ABC: 59246 AND gates.
[LOG] Size after ABC: 27252 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 313.406/314 sec (0.01429/0 sec, 0.306243/0 sec, 0.007782/0 sec, 0.555796/1 sec, 0.010308/0 sec, 1.10865/1 sec, 0.047019/0 sec, 13.3543/14 sec, 46.3736/46 sec, 175.263/175 sec, 76.3659/77 sec )
[LOG] Nr of iterations: 6461 (5, 11, 6, 19, 7, 129, 19, 1481, 1633, 2643, 508 )
[LOG] Total clause computation time: 41.3857/39 sec (0.003262/0.003262 sec, 0.288383/0.288383 sec, 0.002165/0.002165 sec, 0.222848/0.222848 sec, 0.00242/0.00242 sec, 0.100504/0.100504 sec, 0.007373/0.007373 sec, 1.17829/1.17829 sec, 2.77142/2.77142 sec, 14.0962/14.0962 sec, 22.7128/22.7128 sec )
[LOG] Total clause minimization time: 271.869/275 sec (0.01098/0.01098 sec, 0.017737/0.017737 sec, 0.00557/0.00557 sec, 0.332659/0.332659 sec, 0.007841/0.007841 sec, 1.00599/1.00599 sec, 0.039427/0.039427 sec, 12.15/12.15 sec, 43.5664/43.5664 sec, 161.093/161.093 sec, 53.6388/53.6388 sec )
[LOG] Total clause size reduction: 333890 --> 59246 (240 --> 9, 590 --> 43, 290 --> 11, 1026 --> 91, 336 --> 14, 7040 --> 1001, 972 --> 93, 78440 --> 12776, 84864 --> 13941, 134742 --> 26869, 25350 --> 4398 )
[LOG] Average clause size reduction: 51.6778 --> 9.16979 (48 --> 1.8, 53.6364 --> 3.90909, 48.3333 --> 1.83333, 54 --> 4.78947, 48 --> 2, 54.5736 --> 7.75969, 51.1579 --> 4.89474, 52.9642 --> 8.6266, 51.9682 --> 8.53705, 50.9807 --> 10.1661, 49.9016 --> 8.65748 )
[LOG] Overall execution time: 313.739 sec CPU time.
[LOG] Overall execution time: 319 sec real time.
Synthesis time: 318.79 sec (Real time) / 316.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.32 sec (Real time) / 10.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1854.86 sec (Real time) / 1851.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 27591 11 38 1 27532
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 56.8032 sec CPU time.
[LOG] Relation determinization time: 59 sec real time.
[LOG] Final circuit size: 8601 new AND gates.
[LOG] Size before ABC: 18342 AND gates.
[LOG] Size after ABC: 8601 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 56.4158/57 sec (4.40351/5 sec, 6.3493/6 sec, 6.81163/7 sec, 1.09823/1 sec, 3.71304/4 sec, 4.0609/4 sec, 5.46749/5 sec, 5.15601/6 sec, 13.9793/14 sec, 0.075717/0 sec, 1.77716/1 sec, 3.40228/4 sec, 0.121264/0 sec )
[LOG] Nr of iterations: 2142 (480, 334, 423, 21, 172, 175, 209, 124, 154, 12, 11, 16, 11 )
[LOG] Total clause computation time: 11.9726/9 sec (0.61417/0.61417 sec, 0.449801/0.449801 sec, 1.00399/1.00399 sec, 0.997218/0.997218 sec, 0.268059/0.268059 sec, 0.279543/0.279543 sec, 0.612748/0.612748 sec, 1.4093/1.4093 sec, 4.19285/4.19285 sec, 0.025941/0.025941 sec, 1.71255/1.71255 sec, 0.380927/0.380927 sec, 0.025547/0.025547 sec )
[LOG] Total clause minimization time: 44.3975/48 sec (3.77707/3.77707 sec, 5.89381/5.89381 sec, 5.79782/5.79782 sec, 0.100599/0.100599 sec, 3.44209/3.44209 sec, 3.7785/3.7785 sec, 4.85099/4.85099 sec, 3.74354/3.74354 sec, 9.78247/9.78247 sec, 0.049621/0.049621 sec, 0.064373/0.064373 sec, 3.02104/3.02104 sec, 0.095543/0.095543 sec )
[LOG] Total clause size reduction: 140293 --> 18342 (33051 --> 5848, 22644 --> 2302, 28274 --> 4658, 1320 --> 92, 11115 --> 1007, 11136 --> 972, 13104 --> 1144, 7626 --> 1067, 9333 --> 1133, 660 --> 23, 590 --> 33, 870 --> 37, 570 --> 26 )
[LOG] Average clause size reduction: 65.4963 --> 8.56303 (68.8563 --> 12.1833, 67.7964 --> 6.89222, 66.8416 --> 11.0118, 62.8571 --> 4.38095, 64.6221 --> 5.85465, 63.6343 --> 5.55429, 62.6986 --> 5.47368, 61.5 --> 8.60484, 60.6039 --> 7.35714, 55 --> 1.91667, 53.6364 --> 3, 54.375 --> 2.3125, 51.8182 --> 2.36364 )
[LOG] Overall execution time: 56.8087 sec CPU time.
[LOG] Overall execution time: 59 sec real time.
Synthesis time: 58.49 sec (Real time) / 58.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.43 sec (Real time) / 6.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 316.87 sec (Real time) / 316.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 9015 13 43 1 8946
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 86.4416 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 12012 new AND gates.
[LOG] Size before ABC: 25970 AND gates.
[LOG] Size after ABC: 12012 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 85.9594/86 sec (4.81513/5 sec, 9.24572/9 sec, 12.6839/13 sec, 3.89199/4 sec, 7.5423/8 sec, 7.34794/7 sec, 6.77304/7 sec, 7.53956/7 sec, 4.63157/5 sec, 17.9671/18 sec, 0.109031/0 sec, 0.180314/0 sec, 3.18929/3 sec, 0.042484/0 sec )
[LOG] Nr of iterations: 2933 (541, 547, 620, 32, 201, 178, 233, 239, 95, 195, 14, 17, 16, 5 )
[LOG] Total clause computation time: 12.9209/16 sec (0.518984/0.518984 sec, 0.612084/0.612084 sec, 1.44499/1.44499 sec, 1.02837/1.02837 sec, 0.405428/0.405428 sec, 0.372196/0.372196 sec, 0.464714/0.464714 sec, 0.69387/0.69387 sec, 1.07963/1.07963 sec, 4.76627/4.76627 sec, 0.035586/0.035586 sec, 0.041836/0.041836 sec, 1.44354/1.44354 sec, 0.013369/0.013369 sec )
[LOG] Total clause minimization time: 72.9735/70 sec (4.28125/4.28125 sec, 8.62364/8.62364 sec, 11.2231/11.2231 sec, 2.86277/2.86277 sec, 7.13292/7.13292 sec, 6.97243/6.97243 sec, 6.30423/6.30423 sec, 6.8413/6.8413 sec, 3.54988/3.54988 sec, 13.1962/13.1962 sec, 0.073237/0.073237 sec, 0.138152/0.138152 sec, 1.74539/1.74539 sec, 0.029034/0.029034 sec )
[LOG] Total clause size reduction: 212188 --> 25970 (41040 --> 6835, 40950 --> 4222, 45806 --> 7504, 2263 --> 198, 14400 --> 1108, 12567 --> 991, 16240 --> 1406, 16422 --> 1366, 6392 --> 725, 12998 --> 1465, 858 --> 28, 1040 --> 63, 960 --> 50, 252 --> 9 )
[LOG] Average clause size reduction: 72.345 --> 8.85442 (75.8595 --> 12.634, 74.8629 --> 7.71846, 73.8806 --> 12.1032, 70.7188 --> 6.1875, 71.6418 --> 5.51244, 70.6011 --> 5.56742, 69.6996 --> 6.03433, 68.7113 --> 5.71548, 67.2842 --> 7.63158, 66.6564 --> 7.51282, 61.2857 --> 2, 61.1765 --> 3.70588, 60 --> 3.125, 50.4 --> 1.8 )
[LOG] Overall execution time: 86.4475 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 88.91 sec (Real time) / 88.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.06 sec (Real time) / 7.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 557.60 sec (Real time) / 556.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 12483 15 47 1 12407
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 121.36 sec CPU time.
[LOG] Relation determinization time: 124 sec real time.
[LOG] Final circuit size: 13875 new AND gates.
[LOG] Size before ABC: 29464 AND gates.
[LOG] Size after ABC: 13874 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 120.607/121 sec (6.86264/7 sec, 14.3173/15 sec, 17.9934/18 sec, 3.22984/3 sec, 9.90279/10 sec, 8.4608/8 sec, 6.36523/7 sec, 7.78315/7 sec, 6.21486/7 sec, 9.88002/9 sec, 29.2535/30 sec, 0.116795/0 sec, 0.04522/0 sec, 0.047852/0 sec, 0.133304/0 sec )
[LOG] Nr of iterations: 3254 (521, 527, 772, 22, 218, 195, 174, 198, 130, 143, 312, 13, 7, 8, 14 )
[LOG] Total clause computation time: 21.3365/23 sec (0.932096/0.932096 sec, 0.874228/0.874228 sec, 2.44558/2.44558 sec, 3.04988/3.04988 sec, 0.545648/0.545648 sec, 0.509461/0.509461 sec, 0.475066/0.475066 sec, 0.539127/0.539127 sec, 0.647946/0.647946 sec, 2.22847/2.22847 sec, 8.99468/8.99468 sec, 0.034441/0.034441 sec, 0.014431/0.014431 sec, 0.014959/0.014959 sec, 0.03048/0.03048 sec )
[LOG] Total clause minimization time: 99.1906/98 sec (5.91512/5.91512 sec, 13.4323/13.4323 sec, 15.5268/15.5268 sec, 0.179413/0.179413 sec, 9.35238/9.35238 sec, 7.94708/7.94708 sec, 5.88672/5.88672 sec, 7.24004/7.24004 sec, 5.56433/5.56433 sec, 7.64776/7.64776 sec, 20.2505/20.2505 sec, 0.082119/0.082119 sec, 0.030672/0.030672 sec, 0.032799/0.032799 sec, 0.102583/0.102583 sec )
[LOG] Total clause size reduction: 259793 --> 29464 (43680 --> 6532, 43658 --> 3993, 63222 --> 9382, 1701 --> 99, 17360 --> 1238, 15326 --> 1196, 13494 --> 1005, 15169 --> 1132, 9804 --> 708, 10650 --> 1358, 23014 --> 2733, 876 --> 25, 432 --> 11, 497 --> 13, 910 --> 39 )
[LOG] Average clause size reduction: 79.838 --> 9.0547 (83.8388 --> 12.5374, 82.8425 --> 7.57685, 81.8938 --> 12.1528, 77.3182 --> 4.5, 79.633 --> 5.6789, 78.5949 --> 6.13333, 77.5517 --> 5.77586, 76.6111 --> 5.71717, 75.4154 --> 5.44615, 74.4755 --> 9.4965, 73.7628 --> 8.75962, 67.3846 --> 1.92308, 61.7143 --> 1.57143, 62.125 --> 1.625, 65 --> 2.78571 )
[LOG] Overall execution time: 121.368 sec CPU time.
[LOG] Overall execution time: 124 sec real time.
Synthesis time: 124.25 sec (Real time) / 123.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.57 sec (Real time) / 7.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 678.78 sec (Real time) / 677.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 14407 17 52 1 14324
=====================  amba8c7y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9944.25 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 463.619 sec CPU time.
[LOG] Relation determinization time: 470 sec real time.
[LOG] Final circuit size: 20417 new AND gates.
[LOG] Size before ABC: 44525 AND gates.
[LOG] Size after ABC: 20417 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 462.042/463 sec (16.1203/16 sec, 34.0663/34 sec, 33.7252/34 sec, 17.9147/18 sec, 18.563/19 sec, 15.0417/15 sec, 14.5952/14 sec, 18.5512/19 sec, 16.9908/17 sec, 13.6692/14 sec, 21.3564/21 sec, 28.9646/29 sec, 150.8/151 sec, 0.149826/1 sec, 6.69992/6 sec, 39.3624/40 sec, 15.3496/15 sec, 0.121247/0 sec )
[LOG] Nr of iterations: 5022 (661, 720, 862, 76, 249, 219, 240, 293, 280, 211, 343, 256, 548, 11, 17, 8, 22, 6 )
[LOG] Total clause computation time: 50.2292/42 sec (2.13062/2.13062 sec, 2.27002/2.27002 sec, 4.96255/4.96255 sec, 1.90573/1.90573 sec, 1.47911/1.47911 sec, 0.846898/0.846898 sec, 1.00585/1.00585 sec, 1.25165/1.25165 sec, 1.16635/1.16635 sec, 0.867633/0.867633 sec, 1.9331/1.9331 sec, 5.14939/5.14939 sec, 17.7505/17.7505 sec, 0.049835/0.049835 sec, 6.17489/6.17489 sec, 0.565069/0.565069 sec, 0.692384/0.692384 sec, 0.027583/0.027583 sec )
[LOG] Total clause minimization time: 411.683/421 sec (13.9709/13.9709 sec, 31.78/31.78 sec, 28.7365/28.7365 sec, 16.0068/16.0068 sec, 17.0782/17.0782 sec, 14.19/14.19 sec, 13.5836/13.5836 sec, 17.2928/17.2928 sec, 15.8179/15.8179 sec, 12.7967/12.7967 sec, 19.4161/19.4161 sec, 23.8077/23.8077 sec, 133.034/133.034 sec, 0.099419/0.099419 sec, 0.524567/0.524567 sec, 38.7971/38.7971 sec, 14.6567/14.6567 sec, 0.093544/0.093544 sec )
[LOG] Total clause size reduction: 474383 --> 44525 (66000 --> 9238, 71181 --> 5479, 84378 --> 10980, 7275 --> 550, 23808 --> 1412, 20710 --> 1230, 22466 --> 1534, 27156 --> 1781, 25668 --> 1642, 19110 --> 1340, 30780 --> 1861, 22695 --> 2441, 48136 --> 4880, 870 --> 19, 1376 --> 50, 595 --> 22, 1764 --> 55, 415 --> 11 )
[LOG] Average clause size reduction: 94.461 --> 8.86599 (99.8487 --> 13.9758, 98.8625 --> 7.60972, 97.8863 --> 12.7378, 95.7237 --> 7.23684, 95.6145 --> 5.67068, 94.5662 --> 5.61644, 93.6083 --> 6.39167, 92.6826 --> 6.0785, 91.6714 --> 5.86429, 90.5687 --> 6.35071, 89.7376 --> 5.42566, 88.6523 --> 9.53516, 87.8394 --> 8.90511, 79.0909 --> 1.72727, 80.9412 --> 2.94118, 74.375 --> 2.75, 80.1818 --> 2.5, 69.1667 --> 1.83333 )
[LOG] Overall execution time: 463.63 sec CPU time.
[LOG] Overall execution time: 470 sec real time.
Synthesis time: 469.52 sec (Real time) / 465.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.97 sec (Real time) / 8.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2139.02 sec (Real time) / 2132.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 21100 21 61 1 21000
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 307.196 sec CPU time.
[LOG] Relation determinization time: 312 sec real time.
[LOG] Final circuit size: 17681 new AND gates.
[LOG] Size before ABC: 39427 AND gates.
[LOG] Size after ABC: 17681 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 305.154/306 sec (17.7317/18 sec, 17.7149/18 sec, 38.7172/38 sec, 10.4558/11 sec, 19.1283/19 sec, 9.68311/10 sec, 12.3813/12 sec, 8.21051/8 sec, 10.9731/11 sec, 11.4332/12 sec, 9.32561/9 sec, 13.5756/14 sec, 26.8072/27 sec, 63.4505/63 sec, 0.439612/1 sec, 5.39449/5 sec, 14.3966/15 sec, 15.2028/15 sec, 0.132073/0 sec )
[LOG] Nr of iterations: 4194 (678, 320, 995, 41, 165, 178, 191, 167, 168, 233, 211, 224, 273, 278, 16, 21, 14, 12, 9 )
[LOG] Total clause computation time: 72.0475/71 sec (2.41101/2.41101 sec, 1.63148/1.63148 sec, 7.94021/7.94021 sec, 10.0114/10.0114 sec, 1.16998/1.16998 sec, 0.821478/0.821478 sec, 0.882733/0.882733 sec, 0.63696/0.63696 sec, 0.701086/0.701086 sec, 0.962462/0.962462 sec, 0.929118/0.929118 sec, 1.59703/1.59703 sec, 7.24654/7.24654 sec, 23.878/23.878 sec, 0.225744/0.225744 sec, 5.13283/5.13283 sec, 2.8676/2.8676 sec, 2.96092/2.96092 sec, 0.040949/0.040949 sec )
[LOG] Total clause minimization time: 232.994/235 sec (15.3003/15.3003 sec, 16.0759/16.0759 sec, 30.7457/30.7457 sec, 0.443477/0.443477 sec, 17.9543/17.9543 sec, 8.85776/8.85776 sec, 11.4946/11.4946 sec, 7.56955/7.56955 sec, 10.2686/10.2686 sec, 10.4658/10.4658 sec, 8.39177/8.39177 sec, 11.9733/11.9733 sec, 19.553/19.553 sec, 39.5639/39.5639 sec, 0.213465/0.213465 sec, 0.261184/0.261184 sec, 11.5287/11.5287 sec, 12.2416/12.2416 sec, 0.090952/0.090952 sec )
[LOG] Total clause size reduction: 424564 --> 39427 (72439 --> 9766, 33814 --> 2209, 104370 --> 13399, 4160 --> 190, 16892 --> 836, 18054 --> 924, 19190 --> 1035, 16600 --> 969, 16533 --> 917, 22736 --> 1363, 20370 --> 1118, 21408 --> 1229, 25840 --> 2546, 26038 --> 2758, 1395 --> 47, 1840 --> 52, 1183 --> 29, 990 --> 21, 712 --> 19 )
[LOG] Average clause size reduction: 101.231 --> 9.40081 (106.842 --> 14.4041, 105.669 --> 6.90313, 104.894 --> 13.4663, 101.463 --> 4.63415, 102.376 --> 5.06667, 101.427 --> 5.19101, 100.471 --> 5.41885, 99.4012 --> 5.8024, 98.4107 --> 5.45833, 97.5794 --> 5.84979, 96.5403 --> 5.29858, 95.5714 --> 5.48661, 94.652 --> 9.32601, 93.6619 --> 9.92086, 87.1875 --> 2.9375, 87.619 --> 2.47619, 84.5 --> 2.07143, 82.5 --> 1.75, 79.1111 --> 2.11111 )
[LOG] Overall execution time: 307.208 sec CPU time.
[LOG] Overall execution time: 312 sec real time.
Synthesis time: 312.24 sec (Real time) / 309.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.29 sec (Real time) / 8.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1801.55 sec (Real time) / 1795.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 18418 23 65 1 18311
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 2.138 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1851 new AND gates.
[LOG] Size before ABC: 3482 AND gates.
[LOG] Size after ABC: 1849 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.08637/2 sec (0.006186/0 sec, 0.023616/0 sec, 0.076947/0 sec, 0.002197/0 sec, 0.117844/1 sec, 0.005484/0 sec, 1.28831/1 sec, 0.565785/0 sec )
[LOG] Nr of iterations: 495 (9, 7, 10, 5, 27, 8, 331, 98 )
[LOG] Total clause computation time: 0.314843/0 sec (0.001454/0.001454 sec, 0.015993/0.015993 sec, 0.029888/0.029888 sec, 0.0007/0.0007 sec, 0.034853/0.034853 sec, 0.001281/0.001281 sec, 0.146539/0.146539 sec, 0.084135/0.084135 sec )
[LOG] Total clause minimization time: 1.76416/2 sec (0.004655/0.004655 sec, 0.007543/0.007543 sec, 0.046968/0.046968 sec, 0.001471/0.001471 sec, 0.082634/0.082634 sec, 0.004136/0.004136 sec, 1.13646/1.13646 sec, 0.480286/0.480286 sec )
[LOG] Total clause size reduction: 19568 --> 3482 (368 --> 22, 270 --> 29, 396 --> 33, 172 --> 7, 1092 --> 141, 287 --> 21, 13200 --> 2615, 3783 --> 614 )
[LOG] Average clause size reduction: 39.5313 --> 7.03434 (40.8889 --> 2.44444, 38.5714 --> 4.14286, 39.6 --> 3.3, 34.4 --> 1.4, 40.4444 --> 5.22222, 35.875 --> 2.625, 39.8792 --> 7.9003, 38.602 --> 6.26531 )
[LOG] Overall execution time: 2.1405 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.52 sec (Real time) / 2.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.15 sec (Real time) / 8.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2084 7 31 1 2040
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 6.56085 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3105 new AND gates.
[LOG] Size before ABC: 6261 AND gates.
[LOG] Size after ABC: 3105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.46017/7 sec (0.005133/0 sec, 0.114105/0 sec, 0.003812/0 sec, 0.709825/1 sec, 0.003426/0 sec, 0.677505/1 sec, 0.955876/1 sec, 1.07519/1 sec, 2.33196/2 sec, 0.583339/1 sec )
[LOG] Nr of iterations: 917 (5, 16, 6, 147, 5, 163, 125, 154, 236, 60 )
[LOG] Total clause computation time: 0.929924/2 sec (0.001558/0.001558 sec, 0.030042/0.030042 sec, 0.001329/0.001329 sec, 0.078423/0.078423 sec, 0.00116/0.00116 sec, 0.078773/0.078773 sec, 0.145445/0.145445 sec, 0.090165/0.090165 sec, 0.368719/0.368719 sec, 0.13431/0.13431 sec )
[LOG] Total clause minimization time: 5.51572/5 sec (0.003531/0.003531 sec, 0.08386/0.08386 sec, 0.00245/0.00245 sec, 0.628703/0.628703 sec, 0.002238/0.002238 sec, 0.596684/0.596684 sec, 0.808376/0.808376 sec, 0.982951/0.982951 sec, 1.95891/1.95891 sec, 0.448018/0.448018 sec )
[LOG] Total clause size reduction: 44370 --> 6261 (220 --> 9, 810 --> 76, 265 --> 9, 7592 --> 1436, 204 --> 7, 8100 --> 887, 6076 --> 994, 7344 --> 836, 11045 --> 1598, 2714 --> 409 )
[LOG] Average clause size reduction: 48.386 --> 6.8277 (44 --> 1.8, 50.625 --> 4.75, 44.1667 --> 1.5, 51.6463 --> 9.76871, 40.8 --> 1.4, 49.6933 --> 5.44172, 48.608 --> 7.952, 47.6883 --> 5.42857, 46.8008 --> 6.77119, 45.2333 --> 6.81667 )
[LOG] Overall execution time: 6.56403 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.18 sec (Real time) / 7.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.79 sec (Real time) / 1.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.00 sec (Real time) / 21.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3391 9 36 1 3336
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 691.047 sec CPU time.
[LOG] Relation determinization time: 700 sec real time.
[LOG] Final circuit size: 37435 new AND gates.
[LOG] Size before ABC: 79879 AND gates.
[LOG] Size after ABC: 37435 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 690.381/692 sec (0.014758/0 sec, 1.78818/1 sec, 0.009049/0 sec, 2.83814/3 sec, 0.008614/0 sec, 1.6114/2 sec, 0.081069/0 sec, 26.5341/27 sec, 81.7922/81 sec, 385.225/387 sec, 190.478/191 sec )
[LOG] Nr of iterations: 7992 (5, 16, 6, 18, 5, 58, 23, 1497, 2160, 3527, 677 )
[LOG] Total clause computation time: 86.5988/92 sec (0.004778/0.004778 sec, 0.077868/0.077868 sec, 0.002658/0.002658 sec, 0.739108/0.739108 sec, 0.003433/0.003433 sec, 0.15979/0.15979 sec, 0.012128/0.012128 sec, 1.94039/1.94039 sec, 4.67124/4.67124 sec, 24.6288/24.6288 sec, 54.3586/54.3586 sec )
[LOG] Total clause minimization time: 603.518/598 sec (0.009904/0.009904 sec, 1.71003/1.71003 sec, 0.006347/0.006347 sec, 2.09867/2.09867 sec, 0.005146/0.005146 sec, 1.45076/1.45076 sec, 0.068556/0.068556 sec, 24.5633/24.5633 sec, 77.0662/77.0662 sec, 360.444/360.444 sec, 136.095/136.095 sec )
[LOG] Total clause size reduction: 444037 --> 79879 (256 --> 9, 945 --> 93, 310 --> 11, 1037 --> 71, 240 --> 7, 3363 --> 285, 1276 --> 116, 85272 --> 13836, 120904 --> 19867, 193930 --> 38816, 36504 --> 6768 )
[LOG] Average clause size reduction: 55.5602 --> 9.99487 (51.2 --> 1.8, 59.0625 --> 5.8125, 51.6667 --> 1.83333, 57.6111 --> 3.94444, 48 --> 1.4, 57.9828 --> 4.91379, 55.4783 --> 5.04348, 56.9619 --> 9.24248, 55.9741 --> 9.19769, 54.9844 --> 11.0054, 53.9202 --> 9.99705 )
[LOG] Overall execution time: 691.054 sec CPU time.
[LOG] Overall execution time: 700 sec real time.
Synthesis time: 700.19 sec (Real time) / 694.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.53 sec (Real time) / 11.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2753.94 sec (Real time) / 2747.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 37785 11 42 1 37721
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 240.643 sec CPU time.
[LOG] Relation determinization time: 250 sec real time.
[LOG] Final circuit size: 28722 new AND gates.
[LOG] Size before ABC: 63486 AND gates.
[LOG] Size after ABC: 28722 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 240.236/241 sec (17.2227/17 sec, 14.7397/15 sec, 49.5047/50 sec, 6.70939/7 sec, 17.5814/17 sec, 17.9958/18 sec, 38.0188/38 sec, 18.8888/19 sec, 41.3626/42 sec, 0.109578/0 sec, 5.67873/5 sec, 12.3555/13 sec, 0.067993/0 sec )
[LOG] Nr of iterations: 5021 (1883, 397, 1504, 24, 236, 210, 385, 153, 177, 9, 15, 23, 5 )
[LOG] Total clause computation time: 34.7161/34 sec (1.27419/1.27419 sec, 0.951655/0.951655 sec, 4.68084/4.68084 sec, 0.792594/0.792594 sec, 0.878822/0.878822 sec, 0.932297/0.932297 sec, 1.48402/1.48402 sec, 3.86654/3.86654 sec, 13.5028/13.5028 sec, 0.045611/0.045611 sec, 5.52874/5.52874 sec, 0.754346/0.754346 sec, 0.023596/0.023596 sec )
[LOG] Total clause minimization time: 205.365/207 sec (15.8883/15.8883 sec, 13.7783/13.7783 sec, 44.7687/44.7687 sec, 5.91614/5.91614 sec, 16.6971/16.6971 sec, 17.0588/17.0588 sec, 36.5267/36.5267 sec, 15.0178/15.0178 sec, 27.8551/27.8551 sec, 0.063826/0.063826 sec, 0.149652/0.149652 sec, 11.6007/11.6007 sec, 0.044291/0.044291 sec )
[LOG] Total clause size reduction: 354850 --> 63486 (137386 --> 30197, 28512 --> 2749, 106713 --> 22905, 1610 --> 118, 16215 --> 1390, 14212 --> 1179, 25728 --> 2180, 10032 --> 1319, 11440 --> 1329, 512 --> 15, 882 --> 38, 1364 --> 60, 244 --> 7 )
[LOG] Average clause size reduction: 70.6732 --> 12.6441 (72.9612 --> 16.0366, 71.8186 --> 6.92443, 70.9528 --> 15.2294, 67.0833 --> 4.91667, 68.7076 --> 5.88983, 67.6762 --> 5.61429, 66.826 --> 5.66234, 65.5686 --> 8.62092, 64.6328 --> 7.50847, 56.8889 --> 1.66667, 58.8 --> 2.53333, 59.3043 --> 2.6087, 48.8 --> 1.4 )
[LOG] Overall execution time: 240.648 sec CPU time.
[LOG] Overall execution time: 250 sec real time.
Synthesis time: 249.81 sec (Real time) / 247.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.65 sec (Real time) / 8.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1106.35 sec (Real time) / 1104.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 29139 13 47 1 29066
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 902.114 sec CPU time.
[LOG] Relation determinization time: 931 sec real time.
[LOG] Final circuit size: 56355 new AND gates.
[LOG] Size before ABC: 132447 AND gates.
[LOG] Size after ABC: 56355 AND gates.
[LOG] Time for optimizing with ABC: 27 seconds.
[LOG] Total time for all control signals: 901.577/903 sec (40.2925/41 sec, 49.1514/49 sec, 231.927/232 sec, 17.125/17 sec, 80.1869/81 sec, 56.0807/56 sec, 109.222/109 sec, 115.364/116 sec, 37.5787/38 sec, 138.065/138 sec, 0.291142/0 sec, 0.324419/0 sec, 25.5302/26 sec, 0.43819/0 sec )
[LOG] Nr of iterations: 8968 (3667, 495, 3158, 21, 364, 295, 439, 269, 71, 152, 9, 11, 9, 8 )
[LOG] Total clause computation time: 152.548/156 sec (2.31811/2.31811 sec, 2.08798/2.08798 sec, 21.8527/21.8527 sec, 2.25074/2.25074 sec, 2.4705/2.4705 sec, 2.23161/2.23161 sec, 3.28242/3.28242 sec, 2.91364/2.91364 sec, 20.2261/20.2261 sec, 81.2547/81.2547 sec, 0.148846/0.148846 sec, 0.178221/0.178221 sec, 11.2718/11.2718 sec, 0.060394/0.060394 sec )
[LOG] Total clause minimization time: 748.69/746 sec (37.8352/37.8352 sec, 47.0484/47.0484 sec, 209.938/209.938 sec, 14.8736/14.8736 sec, 77.7047/77.7047 sec, 53.8417/53.8417 sec, 105.929/105.929 sec, 112.442/112.442 sec, 17.3506/17.3506 sec, 56.8029/56.8029 sec, 0.142079/0.142079 sec, 0.145942/0.145942 sec, 14.2583/14.2583 sec, 0.377546/0.377546 sec )
[LOG] Total clause size reduction: 708684 --> 132447 (296946 --> 64117, 39520 --> 3760, 249403 --> 54636, 1560 --> 102, 27951 --> 2155, 22344 --> 1666, 32850 --> 2461, 19832 --> 1666, 5110 --> 462, 10872 --> 1331, 568 --> 15, 700 --> 19, 552 --> 17, 476 --> 40 )
[LOG] Average clause size reduction: 79.0236 --> 14.7688 (80.9779 --> 17.4849, 79.8384 --> 7.59596, 78.975 --> 17.3008, 74.2857 --> 4.85714, 76.7885 --> 5.92033, 75.7424 --> 5.64746, 74.8292 --> 5.60592, 73.7249 --> 6.19331, 71.9718 --> 6.50704, 71.5263 --> 8.75658, 63.1111 --> 1.66667, 63.6364 --> 1.72727, 61.3333 --> 1.88889, 59.5 --> 5 )
[LOG] Overall execution time: 902.12 sec CPU time.
[LOG] Overall execution time: 931 sec real time.
Synthesis time: 931.55 sec (Real time) / 925.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.43 sec (Real time) / 12.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3755.55 sec (Real time) / 3746.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 56827 15 52 1 56746
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 4374.73 sec CPU time.
[LOG] Relation determinization time: 4399 sec real time.
[LOG] Final circuit size: 130492 new AND gates.
[LOG] Size before ABC: 311497 AND gates.
[LOG] Size after ABC: 130492 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 4373.58/4383 sec (139.161/140 sec, 291.458/292 sec, 1415.49/1418 sec, 144.368/145 sec, 221.095/222 sec, 163.417/164 sec, 425.09/425 sec, 374.724/376 sec, 365.566/366 sec, 224.282/224 sec, 607.008/609 sec, 0.670332/0 sec, 0.49688/1 sec, 0.521851/0 sec, 0.225193/1 sec )
[LOG] Nr of iterations: 18842 (9636, 633, 6150, 23, 452, 225, 442, 392, 400, 220, 241, 7, 8, 8, 5 )
[LOG] Total clause computation time: 473.448/481 sec (8.15194/8.15194 sec, 6.78451/6.78451 sec, 81.131/81.131 sec, 17.1578/17.1578 sec, 7.58678/7.58678 sec, 4.05837/4.05837 sec, 8.62931/8.62931 sec, 8.60269/8.60269 sec, 6.82384/6.82384 sec, 43.9632/43.9632 sec, 279.873/279.873 sec, 0.34188/0.34188 sec, 0.137798/0.137798 sec, 0.129415/0.129415 sec, 0.076533/0.076533 sec )
[LOG] Total clause minimization time: 3899.26/3901 sec (130.569/130.569 sec, 284.653/284.653 sec, 1334.03/1334.03 sec, 127.209/127.209 sec, 213.494/213.494 sec, 159.351/159.351 sec, 416.448/416.448 sec, 366.11/366.11 sec, 358.732/358.732 sec, 180.312/180.312 sec, 327.124/327.124 sec, 0.328277/0.328277 sec, 0.358864/0.358864 sec, 0.392206/0.392206 sec, 0.148527/0.148527 sec )
[LOG] Total clause size reduction: 1646440 --> 311497 (857515 --> 177094, 55616 --> 5117, 534963 --> 113548, 1892 --> 110, 38335 --> 2677, 18816 --> 1391, 36603 --> 2542, 32062 --> 2324, 32319 --> 2247, 17520 --> 1999, 18960 --> 2404, 468 --> 11, 539 --> 13, 532 --> 13, 300 --> 7 )
[LOG] Average clause size reduction: 87.3814 --> 16.5321 (88.9908 --> 18.3784, 87.861 --> 8.08373, 86.9859 --> 18.4631, 82.2609 --> 4.78261, 84.8119 --> 5.92257, 83.6267 --> 6.18222, 82.8122 --> 5.75113, 81.7908 --> 5.92857, 80.7975 --> 5.6175, 79.6364 --> 9.08636, 78.6722 --> 9.9751, 66.8571 --> 1.57143, 67.375 --> 1.625, 66.5 --> 1.625, 60 --> 1.4 )
[LOG] Overall execution time: 4374.74 sec CPU time.
[LOG] Overall execution time: 4399 sec real time.
Synthesis time: 4399.35 sec (Real time) / 4378.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.36 sec (Real time) / 22.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.08 sec (Real time) / 9973.60 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 131019 17 57 1 130930
=====================  amba9b5y.aag =====================
Synthesis time: 5328.17 sec (Real time) / 5312.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 5148.84 sec (Real time) / 5134.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.69513 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1616 new AND gates.
[LOG] Size before ABC: 2965 AND gates.
[LOG] Size after ABC: 1615 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.64997/2 sec (0.005727/0 sec, 0.028434/0 sec, 0.058328/0 sec, 0.006046/0 sec, 0.080837/0 sec, 0.01502/0 sec, 1.1233/1 sec, 0.332273/1 sec )
[LOG] Nr of iterations: 464 (10, 7, 8, 10, 24, 16, 320, 69 )
[LOG] Total clause computation time: 0.268996/1 sec (0.001845/0.001845 sec, 0.011747/0.011747 sec, 0.026581/0.026581 sec, 0.001863/0.001863 sec, 0.019645/0.019645 sec, 0.003353/0.003353 sec, 0.13318/0.13318 sec, 0.070782/0.070782 sec )
[LOG] Total clause minimization time: 1.37408/1 sec (0.003811/0.003811 sec, 0.016615/0.016615 sec, 0.031669/0.031669 sec, 0.004113/0.004113 sec, 0.060997/0.060997 sec, 0.011523/0.011523 sec, 0.984678/0.984678 sec, 0.260672/0.260672 sec )
[LOG] Total clause size reduction: 18372 --> 2965 (414 --> 19, 270 --> 29, 308 --> 30, 387 --> 20, 966 --> 73, 615 --> 58, 12760 --> 2368, 2652 --> 368 )
[LOG] Average clause size reduction: 39.5948 --> 6.39009 (41.4 --> 1.9, 38.5714 --> 4.14286, 38.5 --> 3.75, 38.7 --> 2, 40.25 --> 3.04167, 38.4375 --> 3.625, 39.875 --> 7.4, 38.4348 --> 5.33333 )
[LOG] Overall execution time: 1.69754 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.03 sec (Real time) / 1.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.71 sec (Real time) / 4.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1842 7 31 1 1797
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 46.389 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 9222 new AND gates.
[LOG] Size before ABC: 18624 AND gates.
[LOG] Size after ABC: 9222 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 46.1316/46 sec (0.023987/0 sec, 0.938648/1 sec, 0.015514/0 sec, 1.66094/1 sec, 0.009621/0 sec, 4.17378/5 sec, 4.17386/4 sec, 7.27418/7 sec, 21.2073/21 sec, 6.65383/7 sec )
[LOG] Nr of iterations: 2369 (5, 17, 11, 120, 6, 408, 263, 416, 910, 213 )
[LOG] Total clause computation time: 6.43953/8 sec (0.008801/0.008801 sec, 0.095244/0.095244 sec, 0.006898/0.006898 sec, 0.326088/0.326088 sec, 0.004491/0.004491 sec, 0.440077/0.440077 sec, 0.957793/0.957793 sec, 0.724425/0.724425 sec, 2.24186/2.24186 sec, 1.63385/1.63385 sec )
[LOG] Total clause minimization time: 39.647/38 sec (0.015135/0.015135 sec, 0.843126/0.843126 sec, 0.008541/0.008541 sec, 1.33268/1.33268 sec, 0.005077/0.005077 sec, 3.72638/3.72638 sec, 3.21081/3.21081 sec, 6.54233/6.54233 sec, 18.9477/18.9477 sec, 5.0152/5.0152 sec )
[LOG] Total clause size reduction: 115999 --> 18624 (224 --> 9, 880 --> 99, 540 --> 19, 6307 --> 991, 260 --> 9, 20757 --> 3091, 13100 --> 2460, 20335 --> 2947, 43632 --> 7332, 9964 --> 1667 )
[LOG] Average clause size reduction: 48.9654 --> 7.86154 (44.8 --> 1.8, 51.7647 --> 5.82353, 49.0909 --> 1.72727, 52.5583 --> 8.25833, 43.3333 --> 1.5, 50.875 --> 7.57598, 49.8099 --> 9.35361, 48.8822 --> 7.08413, 47.9473 --> 8.05714, 46.7793 --> 7.82629 )
[LOG] Overall execution time: 46.3933 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.95 sec (Real time) / 47.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.66 sec (Real time) / 6.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 200.12 sec (Real time) / 199.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9507 9 37 1 9451
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 3165.04 sec CPU time.
[LOG] Relation determinization time: 3195 sec real time.
[LOG] Final circuit size: 82103 new AND gates.
[LOG] Size before ABC: 189019 AND gates.
[LOG] Size after ABC: 82103 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 3163.84/3171 sec (0.040305/0 sec, 3.48465/4 sec, 0.017439/0 sec, 14.5571/14 sec, 0.01832/0 sec, 8.53374/9 sec, 0.121867/0 sec, 61.8282/62 sec, 253.031/254 sec, 1739.64/1743 sec, 1082.57/1085 sec )
[LOG] Nr of iterations: 17654 (5, 17, 6, 11, 6, 63, 20, 2232, 3699, 10203, 1392 )
[LOG] Total clause computation time: 437.089/456 sec (0.019691/0.019691 sec, 3.39375/3.39375 sec, 0.0074/0.0074 sec, 4.54877/4.54877 sec, 0.005843/0.005843 sec, 1.06882/1.06882 sec, 0.021718/0.021718 sec, 6.88942/6.88942 sec, 18.3989/18.3989 sec, 114.852/114.852 sec, 287.883/287.883 sec )
[LOG] Total clause minimization time: 2726.14/2715 sec (0.020543/0.020543 sec, 0.090524/0.090524 sec, 0.009985/0.009985 sec, 10.008/10.008 sec, 0.012402/0.012402 sec, 7.46345/7.46345 sec, 0.099762/0.099762 sec, 54.888/54.888 sec, 234.53/234.53 sec, 1624.39/1624.39 sec, 794.634/794.634 sec )
[LOG] Total clause size reduction: 995366 --> 189019 (260 --> 12, 1024 --> 81, 315 --> 11, 620 --> 37, 305 --> 12, 3720 --> 342, 1121 --> 95, 129398 --> 21472, 210786 --> 35446, 571312 --> 117288, 76505 --> 14223 )
[LOG] Average clause size reduction: 56.3819 --> 10.7069 (52 --> 2.4, 60.2353 --> 4.76471, 52.5 --> 1.83333, 56.3636 --> 3.36364, 50.8333 --> 2, 59.0476 --> 5.42857, 56.05 --> 4.75, 57.974 --> 9.62007, 56.9846 --> 9.58259, 55.9945 --> 11.4954, 54.9605 --> 10.2177 )
[LOG] Overall execution time: 3165.05 sec CPU time.
[LOG] Overall execution time: 3195 sec real time.
Synthesis time: 3195.07 sec (Real time) / 3177.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.56 sec (Real time) / 20.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.10 sec (Real time) / 9974.88 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 82450 11 43 1 82385
=====================  amba5f17y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9948.52 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9954.26 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9963.54 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006767 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000293/0 sec (0.000293/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000148/0 sec (0.000148/0.000148 sec )
[LOG] Total clause minimization time: 0.000135/0 sec (0.000135/0.000135 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.009165 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.040477 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008035/0 sec (0.008035/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.003766/0 sec (0.003766/0.003766 sec )
[LOG] Total clause minimization time: 0.004228/0 sec (0.004228/0.004228 sec )
[LOG] Total clause size reduction: 440 --> 9 (440 --> 9 )
[LOG] Average clause size reduction: 73.3333 --> 1.5 (73.3333 --> 1.5 )
[LOG] Overall execution time: 0.044436 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 476
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.078425 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014121/0 sec (0.014121/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.010092/0 sec (0.010092/0.010092 sec )
[LOG] Total clause minimization time: 0.003977/0 sec (0.003977/0.003977 sec )
[LOG] Total clause size reduction: 1096 --> 11 (1096 --> 11 )
[LOG] Average clause size reduction: 121.778 --> 1.22222 (121.778 --> 1.22222 )
[LOG] Overall execution time: 0.085325 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 879 3 133 1 742
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011153 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000951/0 sec (0.000951/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000437/0 sec (0.000437/0.000437 sec )
[LOG] Total clause minimization time: 0.00049/0 sec (0.00049/0.00049 sec )
[LOG] Total clause size reduction: 272 --> 5 (272 --> 5 )
[LOG] Average clause size reduction: 54.4 --> 1 (54.4 --> 1 )
[LOG] Overall execution time: 0.014088 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.08653 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.021182/0 sec (0.021182/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.015109/0 sec (0.015109/0.015109 sec )
[LOG] Total clause minimization time: 0.00601/0 sec (0.00601/0.00601 sec )
[LOG] Total clause size reduction: 1160 --> 14 (1160 --> 14 )
[LOG] Average clause size reduction: 105.455 --> 1.27273 (105.455 --> 1.27273 )
[LOG] Overall execution time: 0.092117 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 728 3 112 1 612
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.115114 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024702/0 sec (0.024702/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.015047/0 sec (0.015047/0.015047 sec )
[LOG] Total clause minimization time: 0.009575/0 sec (0.009575/0.009575 sec )
[LOG] Total clause size reduction: 1815 --> 15 (1815 --> 15 )
[LOG] Average clause size reduction: 151.25 --> 1.25 (151.25 --> 1.25 )
[LOG] Overall execution time: 0.124069 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011941 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00136/0 sec (0.00136/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.00077/0 sec (0.00077/0.00077 sec )
[LOG] Total clause minimization time: 0.000566/0 sec (0.000566/0.000566 sec )
[LOG] Total clause size reduction: 240 --> 4 (240 --> 4 )
[LOG] Average clause size reduction: 48 --> 0.8 (48 --> 0.8 )
[LOG] Overall execution time: 0.014558 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 385 3 56 1 325
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.060624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010511/0 sec (0.010511/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.005254/0 sec (0.005254/0.005254 sec )
[LOG] Total clause minimization time: 0.005192/0 sec (0.005192/0.005192 sec )
[LOG] Total clause size reduction: 1428 --> 15 (1428 --> 15 )
[LOG] Average clause size reduction: 95.2 --> 1 (95.2 --> 1 )
[LOG] Overall execution time: 0.065309 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 654 3 98 1 552
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001483 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.2e-05/0 sec (2.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002259 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001911 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.6e-05/0 sec (2.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002932 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003954 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000358/0 sec (0.000358/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000171/0 sec (0.000171/0.000171 sec )
[LOG] Total clause minimization time: 0.000172/0 sec (0.000172/0.000172 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.005374 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.010262 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001281/0 sec (0.001281/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000407/0 sec (0.000407/0.000407 sec )
[LOG] Total clause minimization time: 0.000858/0 sec (0.000858/0.000858 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.012563 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007203 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000186/0 sec (0.000182/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000162/0 sec (0.000161/0.000161 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010055 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.014339 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000182/0 sec (0.000179/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000138/0 sec (0.000138/0.000138 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019221 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003477 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.6e-05/0 sec (4.4e-05/0 sec, 2e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005033 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.004967 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.9e-05/0 sec (5.6e-05/0 sec, 3e-06/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 4.7e-05/0 sec (4.6e-05/4.6e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007337 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001586 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.4e-05/0 sec (7.4e-05/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.00235 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002084 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.8e-05/0 sec (8.8e-05/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.003049 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009671 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004752/0 sec (0.002625/0 sec, 0.002127/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.00122/0 sec (0.000561/0.000561 sec, 0.000659/0.000659 sec )
[LOG] Total clause minimization time: 0.003377/0 sec (0.001958/0.001958 sec, 0.001419/0.001419 sec )
[LOG] Total clause size reduction: 593 --> 36 (320 --> 23, 273 --> 13 )
[LOG] Average clause size reduction: 34.8824 --> 2.11765 (35.5556 --> 2.55556, 34.125 --> 1.625 )
[LOG] Overall execution time: 0.011217 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 217 2 36 1 177
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025217 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013117/0 sec (0.006982/0 sec, 0.006135/0 sec )
[LOG] Nr of iterations: 26 (12, 14 )
[LOG] Total clause computation time: 0.003069/0 sec (0.001242/0.001242 sec, 0.001827/0.001827 sec )
[LOG] Total clause minimization time: 0.009846/0 sec (0.005627/0.005627 sec, 0.004219/0.004219 sec )
[LOG] Total clause size reduction: 1595 --> 57 (737 --> 32, 858 --> 25 )
[LOG] Average clause size reduction: 61.3462 --> 2.19231 (61.4167 --> 2.66667, 61.2857 --> 1.78571 )
[LOG] Overall execution time: 0.027626 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 360 2 63 1 293
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006201 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002374/0 sec (0.001427/0 sec, 0.000947/0 sec )
[LOG] Nr of iterations: 12 (6, 6 )
[LOG] Total clause computation time: 0.000749/0 sec (0.000434/0.000434 sec, 0.000315/0.000315 sec )
[LOG] Total clause minimization time: 0.001551/0 sec (0.000943/0.000943 sec, 0.000608/0.000608 sec )
[LOG] Total clause size reduction: 315 --> 19 (160 --> 13, 155 --> 6 )
[LOG] Average clause size reduction: 26.25 --> 1.58333 (26.6667 --> 2.16667, 25.8333 --> 1 )
[LOG] Overall execution time: 0.00754 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 193 2 28 1 161
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.013565 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00339/0 sec (0.002811/0 sec, 0.000579/0 sec )
[LOG] Nr of iterations: 6 (4, 2 )
[LOG] Total clause computation time: 0.001513/0 sec (0.001407/0.001407 sec, 0.000106/0.000106 sec )
[LOG] Total clause minimization time: 0.001836/0 sec (0.00137/0.00137 sec, 0.000466/0.000466 sec )
[LOG] Total clause size reduction: 211 --> 8 (159 --> 7, 52 --> 1 )
[LOG] Average clause size reduction: 35.1667 --> 1.33333 (39.75 --> 1.75, 26 --> 0.5 )
[LOG] Overall execution time: 0.015659 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 302 2 49 1 250
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012299 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00613/0 sec (0.00301/0 sec, 0.00226/0 sec, 0.00086/0 sec )
[LOG] Nr of iterations: 18 (7, 9, 2 )
[LOG] Total clause computation time: 0.001713/0 sec (0.000956/0.000956 sec, 0.000671/0.000671 sec, 8.6e-05/8.6e-05 sec )
[LOG] Total clause minimization time: 0.004308/0 sec (0.001996/0.001996 sec, 0.001545/0.001545 sec, 0.000767/0.000767 sec )
[LOG] Total clause size reduction: 620 --> 30 (252 --> 17, 328 --> 12, 40 --> 1 )
[LOG] Average clause size reduction: 34.4444 --> 1.66667 (36 --> 2.42857, 36.4444 --> 1.33333, 20 --> 0.5 )
[LOG] Overall execution time: 0.014028 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 270 3 36 1 229
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.044321 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023385/0 sec (0.012601/0 sec, 0.007537/0 sec, 0.003247/0 sec )
[LOG] Nr of iterations: 20 (10, 8, 2 )
[LOG] Total clause computation time: 0.00584/0 sec (0.003924/0.003924 sec, 0.001641/0.001641 sec, 0.000275/0.000275 sec )
[LOG] Total clause minimization time: 0.017413/0 sec (0.008593/0.008593 sec, 0.005853/0.005853 sec, 0.002967/0.002967 sec )
[LOG] Total clause size reduction: 1164 --> 37 (621 --> 24, 476 --> 12, 67 --> 1 )
[LOG] Average clause size reduction: 58.2 --> 1.85 (62.1 --> 2.4, 59.5 --> 1.5, 33.5 --> 0.5 )
[LOG] Overall execution time: 0.047142 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 432 3 63 1 364
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 4.63262 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 263 new AND gates.
[LOG] Size before ABC: 611 AND gates.
[LOG] Size after ABC: 263 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.30394/4 sec (0.765036/0 sec, 1.52901/2 sec, 2.00989/2 sec )
[LOG] Nr of iterations: 125 (59, 40, 26 )
[LOG] Total clause computation time: 0.283812/0 sec (0.186946/0.186946 sec, 0.069488/0.069488 sec, 0.027378/0.027378 sec )
[LOG] Total clause minimization time: 4.01817/4 sec (0.577284/0.577284 sec, 1.45886/1.45886 sec, 1.98203/1.98203 sec )
[LOG] Total clause size reduction: 6865 --> 611 (3306 --> 329, 2184 --> 180, 1375 --> 102 )
[LOG] Average clause size reduction: 54.92 --> 4.888 (56.0339 --> 5.57627, 54.6 --> 4.5, 52.8846 --> 3.92308 )
[LOG] Overall execution time: 4.63765 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.81 sec (Real time) / 4.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 554 2 52 1 497
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 6213.68 sec CPU time.
[LOG] Relation determinization time: 6222 sec real time.
[LOG] Final circuit size: 1220 new AND gates.
[LOG] Size before ABC: 2682 AND gates.
[LOG] Size after ABC: 1220 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6196.23/6204 sec (346.969/347 sec, 1317.29/1319 sec, 4531.97/4538 sec )
[LOG] Nr of iterations: 457 (72, 90, 295 )
[LOG] Total clause computation time: 142.282/142 sec (56.8902/56.8902 sec, 58.0819/58.0819 sec, 27.3104/27.3104 sec )
[LOG] Total clause minimization time: 6053.93/6062 sec (290.077/290.077 sec, 1259.2/1259.2 sec, 4504.65/4504.65 sec )
[LOG] Total clause size reduction: 42907 --> 2682 (6816 --> 563, 8455 --> 532, 27636 --> 1587 )
[LOG] Average clause size reduction: 93.8884 --> 5.86871 (94.6667 --> 7.81944, 93.9444 --> 5.91111, 93.6814 --> 5.37966 )
[LOG] Overall execution time: 6213.76 sec CPU time.
[LOG] Overall execution time: 6222 sec real time.
Synthesis time: 6222.21 sec (Real time) / 6199.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1706 2 91 1 1610
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 5.48874 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1468 new AND gates.
[LOG] Size before ABC: 3079 AND gates.
[LOG] Size after ABC: 1468 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.73012/5 sec (0.113605/0 sec, 0.915845/1 sec, 2.15977/2 sec, 1.5409/2 sec )
[LOG] Nr of iterations: 411 (21, 116, 169, 105 )
[LOG] Total clause computation time: 0.419917/2 sec (0.04079/0.04079 sec, 0.124322/0.124322 sec, 0.128381/0.128381 sec, 0.126424/0.126424 sec )
[LOG] Total clause minimization time: 4.30286/3 sec (0.072524/0.072524 sec, 0.789284/0.789284 sec, 2.02835/2.02835 sec, 1.4127/1.4127 sec )
[LOG] Total clause size reduction: 56217 --> 3079 (2800 --> 105, 15985 --> 924, 23184 --> 1383, 14248 --> 667 )
[LOG] Average clause size reduction: 136.781 --> 7.49148 (133.333 --> 5, 137.802 --> 7.96552, 137.183 --> 8.18343, 135.695 --> 6.35238 )
[LOG] Overall execution time: 5.49798 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.85 sec (Real time) / 5.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.62 sec (Real time) / 1.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2195 3 133 1 2055
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012848 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.005504/0 sec (0.003275/0 sec, 0.002229/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.001246/0 sec (0.000816/0.000816 sec, 0.00043/0.00043 sec )
[LOG] Total clause minimization time: 0.004133/0 sec (0.002372/0.002372 sec, 0.001761/0.001761 sec )
[LOG] Total clause size reduction: 436 --> 39 (280 --> 26, 156 --> 13 )
[LOG] Average clause size reduction: 33.5385 --> 3 (35 --> 3.25, 31.2 --> 2.6 )
[LOG] Overall execution time: 0.014615 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 256 2 36 1 216
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.073379 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 55 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037661/0 sec (0.022807/0 sec, 0.014854/0 sec )
[LOG] Nr of iterations: 27 (17, 10 )
[LOG] Total clause computation time: 0.006633/0 sec (0.004086/0.004086 sec, 0.002547/0.002547 sec )
[LOG] Total clause minimization time: 0.030666/0 sec (0.018528/0.018528 sec, 0.012138/0.012138 sec )
[LOG] Total clause size reduction: 1666 --> 108 (1072 --> 69, 594 --> 39 )
[LOG] Average clause size reduction: 61.7037 --> 4 (63.0588 --> 4.05882, 59.4 --> 3.9 )
[LOG] Overall execution time: 0.076246 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 444 2 63 1 378
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.054945 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005315/0 sec (0.001152/0 sec, 0.002701/0 sec, 0.001462/0 sec )
[LOG] Nr of iterations: 8 (1, 4, 3 )
[LOG] Total clause computation time: 0.002327/0 sec (0.001076/0.001076 sec, 0.000874/0.000874 sec, 0.000377/0.000377 sec )
[LOG] Total clause minimization time: 0.002845/0 sec (0/0 sec, 0.00178/0.00178 sec, 0.001065/0.001065 sec )
[LOG] Total clause size reduction: 498 --> 14 (0 --> 0, 300 --> 8, 198 --> 6 )
[LOG] Average clause size reduction: 62.25 --> 1.75 (0 --> 0, 75 --> 2, 66 --> 2 )
[LOG] Overall execution time: 0.06146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1113 2 96 1 1014
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.1848 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.010498/0 sec (0.005016/0 sec, 0.003847/0 sec, 0.001635/0 sec )
[LOG] Nr of iterations: 7 (1, 4, 2 )
[LOG] Total clause computation time: 0.006529/0 sec (0.00487/0.00487 sec, 0.00122/0.00122 sec, 0.000439/0.000439 sec )
[LOG] Total clause minimization time: 0.003763/0 sec (0/0 sec, 0.002581/0.002581 sec, 0.001182/0.001182 sec )
[LOG] Total clause size reduction: 687 --> 9 (0 --> 0, 516 --> 6, 171 --> 3 )
[LOG] Average clause size reduction: 98.1429 --> 1.28571 (0 --> 0, 129 --> 1.5, 85.5 --> 1.5 )
[LOG] Overall execution time: 0.197672 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1870 2 168 1 1700
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.022737 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010997/0 sec (0.002801/0 sec, 0.00345/0 sec, 0.001003/0 sec, 0.003743/0 sec )
[LOG] Nr of iterations: 20 (4, 6, 2, 8 )
[LOG] Total clause computation time: 0.002319/0 sec (0.000674/0.000674 sec, 0.000615/0.000615 sec, 0.00011/0.00011 sec, 0.00092/0.00092 sec )
[LOG] Total clause minimization time: 0.008545/0 sec (0.002095/0.002095 sec, 0.002792/0.002792 sec, 0.000882/0.000882 sec, 0.002776/0.002776 sec )
[LOG] Total clause size reduction: 996 --> 32 (192 --> 5, 315 --> 13, 62 --> 2, 427 --> 12 )
[LOG] Average clause size reduction: 49.8 --> 1.6 (48 --> 1.25, 52.5 --> 2.16667, 31 --> 1, 53.375 --> 1.5 )
[LOG] Overall execution time: 0.025402 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 416 4 56 1 353
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.408728 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 296 new AND gates.
[LOG] Size before ABC: 481 AND gates.
[LOG] Size after ABC: 296 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.321647/0 sec (0.148803/0 sec, 0.082714/0 sec, 0.049493/0 sec, 0.040637/0 sec )
[LOG] Nr of iterations: 101 (41, 26, 21, 13 )
[LOG] Total clause computation time: 0.040358/0 sec (0.020666/0.020666 sec, 0.009072/0.009072 sec, 0.006676/0.006676 sec, 0.003944/0.003944 sec )
[LOG] Total clause minimization time: 0.280036/0 sec (0.127581/0.127581 sec, 0.073289/0.073289 sec, 0.042616/0.042616 sec, 0.03655/0.03655 sec )
[LOG] Total clause size reduction: 10181 --> 481 (4240 --> 219, 2625 --> 136, 2080 --> 71, 1236 --> 55 )
[LOG] Average clause size reduction: 100.802 --> 4.76238 (103.415 --> 5.34146, 100.962 --> 5.23077, 99.0476 --> 3.38095, 95.0769 --> 4.23077 )
[LOG] Overall execution time: 0.413733 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 894 4 98 1 788
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.129743 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033386/0 sec (0.033386/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.004778/0 sec (0.004778/0.004778 sec )
[LOG] Total clause minimization time: 0.028471/0 sec (0.028471/0.028471 sec )
[LOG] Total clause size reduction: 1776 --> 43 (1776 --> 43 )
[LOG] Average clause size reduction: 136.615 --> 3.30769 (136.615 --> 3.30769 )
[LOG] Overall execution time: 0.138719 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1251 3 144 1 1103
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.516208 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.116487/0 sec (0.116487/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.019669/0 sec (0.019669/0.019669 sec )
[LOG] Total clause minimization time: 0.09668/0 sec (0.09668/0.09668 sec )
[LOG] Total clause size reduction: 3584 --> 23 (3584 --> 23 )
[LOG] Average clause size reduction: 238.933 --> 1.53333 (238.933 --> 1.53333 )
[LOG] Overall execution time: 0.536174 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2122 3 252 1 1866
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005994 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000581/0 sec (0.000581/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000207/0 sec (0.000207/0.000207 sec )
[LOG] Total clause minimization time: 0.000358/0 sec (0.000358/0.000358 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.007797 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.020514 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002507/0 sec (0.002507/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.001034/0 sec (0.001034/0.001034 sec )
[LOG] Total clause minimization time: 0.001445/0 sec (0.001445/0.001445 sec )
[LOG] Total clause size reduction: 325 --> 5 (325 --> 5 )
[LOG] Average clause size reduction: 54.1667 --> 0.833333 (54.1667 --> 0.833333 )
[LOG] Overall execution time: 0.023479 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.30038 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.106826/0 sec (0.060397/0 sec, 0.046429/0 sec )
[LOG] Nr of iterations: 29 (21, 8 )
[LOG] Total clause computation time: 0.033601/0 sec (0.024757/0.024757 sec, 0.008844/0.008844 sec )
[LOG] Total clause minimization time: 0.072966/0 sec (0.03544/0.03544 sec, 0.037526/0.037526 sec )
[LOG] Total clause size reduction: 4448 --> 81 (3300 --> 64, 1148 --> 17 )
[LOG] Average clause size reduction: 153.379 --> 2.7931 (157.143 --> 3.04762, 143.5 --> 2.125 )
[LOG] Overall execution time: 0.310758 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1411 4 160 1 1243
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 2.89861 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 119 new AND gates.
[LOG] Size before ABC: 181 AND gates.
[LOG] Size after ABC: 119 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.60015/2 sec (0.770652/1 sec, 0.829496/1 sec )
[LOG] Nr of iterations: 54 (40, 14 )
[LOG] Total clause computation time: 0.61084/0 sec (0.456586/0.456586 sec, 0.154254/0.154254 sec )
[LOG] Total clause minimization time: 0.988691/2 sec (0.313658/0.313658 sec, 0.675033/0.675033 sec )
[LOG] Total clause size reduction: 14807 --> 181 (11115 --> 112, 3692 --> 69 )
[LOG] Average clause size reduction: 274.204 --> 3.35185 (277.875 --> 2.8, 263.714 --> 4.92857 )
[LOG] Overall execution time: 2.92339 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.07 sec (Real time) / 3.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2462 4 280 1 2174
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.108667 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 91 new AND gates.
[LOG] Size before ABC: 200 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081161/0 sec (0.026256/0 sec, 0.01278/0 sec, 0.024407/0 sec, 0.000286/0 sec, 0.008669/0 sec, 0.002965/0 sec, 0.003329/0 sec, 0.002469/0 sec )
[LOG] Nr of iterations: 66 (18, 12, 18, 1, 7, 2, 6, 2 )
[LOG] Total clause computation time: 0.018648/0 sec (0.006701/0.006701 sec, 0.003252/0.003252 sec, 0.004659/0.004659 sec, 0.000278/0.000278 sec, 0.002136/0.002136 sec, 0.000265/0.000265 sec, 0.001002/0.001002 sec, 0.000355/0.000355 sec )
[LOG] Total clause minimization time: 0.061904/0 sec (0.01937/0.01937 sec, 0.009416/0.009416 sec, 0.019542/0.019542 sec, 0/0 sec, 0.006485/0.006485 sec, 0.002688/0.002688 sec, 0.002297/0.002297 sec, 0.002106/0.002106 sec )
[LOG] Total clause size reduction: 2441 --> 198 (748 --> 67, 473 --> 32, 714 --> 79, 0 --> 0, 240 --> 12, 39 --> 0, 190 --> 7, 37 --> 1 )
[LOG] Average clause size reduction: 36.9848 --> 3 (41.5556 --> 3.72222, 39.4167 --> 2.66667, 39.6667 --> 4.38889, 0 --> 0, 34.2857 --> 1.71429, 19.5 --> 0, 31.6667 --> 1.16667, 18.5 --> 0.5 )
[LOG] Overall execution time: 0.110518 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 276 13 23 1 235
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.291877 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 115 new AND gates.
[LOG] Size before ABC: 215 AND gates.
[LOG] Size after ABC: 112 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.208753/0 sec (0.056909/0 sec, 0.039358/0 sec, 0.002708/0 sec, 0.018938/0 sec, 0.001436/0 sec, 0.025099/0 sec, 0.031608/0 sec, 0.012237/0 sec, 0.008255/0 sec, 0.012205/0 sec )
[LOG] Nr of iterations: 79 (18, 12, 2, 15, 2, 8, 6, 2, 7, 7 )
[LOG] Total clause computation time: 0.033348/0 sec (0.010211/0.010211 sec, 0.004655/0.004655 sec, 0.000357/0.000357 sec, 0.005292/0.005292 sec, 0.001112/0.001112 sec, 0.003694/0.003694 sec, 0.001937/0.001937 sec, 0.000279/0.000279 sec, 0.002213/0.002213 sec, 0.003598/0.003598 sec )
[LOG] Total clause minimization time: 0.17473/0 sec (0.046504/0.046504 sec, 0.034589/0.034589 sec, 0.002334/0.002334 sec, 0.013515/0.013515 sec, 0.000318/0.000318 sec, 0.021319/0.021319 sec, 0.029642/0.029642 sec, 0.011947/0.011947 sec, 0.006/0.006 sec, 0.008562/0.008562 sec )
[LOG] Total clause size reduction: 3355 --> 213 (884 --> 66, 561 --> 39, 50 --> 0, 686 --> 46, 48 --> 1, 329 --> 30, 230 --> 6, 45 --> 0, 264 --> 13, 258 --> 12 )
[LOG] Average clause size reduction: 42.4684 --> 2.6962 (49.1111 --> 3.66667, 46.75 --> 3.25, 25 --> 0, 45.7333 --> 3.06667, 24 --> 0.5, 41.125 --> 3.75, 38.3333 --> 1, 22.5 --> 0, 37.7143 --> 1.85714, 36.8571 --> 1.71429 )
[LOG] Overall execution time: 0.294447 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 399 15 27 1 350
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 9.56968 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1232 new AND gates.
[LOG] Size before ABC: 2458 AND gates.
[LOG] Size after ABC: 1231 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.99897/9 sec (0.64104/1 sec, 2.00796/2 sec, 0.010375/0 sec, 0.536484/1 sec, 0.157242/0 sec, 1.10585/1 sec, 2.28443/2 sec, 1.45079/2 sec, 0.497397/0 sec, 0.307399/0 sec )
[LOG] Nr of iterations: 447 (41, 146, 2, 69, 21, 35, 81, 33, 10, 9 )
[LOG] Total clause computation time: 1.75843/1 sec (0.167976/0.167976 sec, 0.282754/0.282754 sec, 0.001117/0.001117 sec, 0.114073/0.114073 sec, 0.019344/0.019344 sec, 0.216182/0.216182 sec, 0.413747/0.413747 sec, 0.273688/0.273688 sec, 0.177609/0.177609 sec, 0.091943/0.091943 sec )
[LOG] Total clause minimization time: 7.23315/8 sec (0.4725/0.4725 sec, 1.72268/1.72268 sec, 0.009183/0.009183 sec, 0.421276/0.421276 sec, 0.137501/0.137501 sec, 0.889058/0.889058 sec, 1.86941/1.86941 sec, 1.17662/1.17662 sec, 0.319617/0.319617 sec, 0.215312/0.215312 sec )
[LOG] Total clause size reduction: 23897 --> 2457 (2320 --> 190, 8265 --> 980, 56 --> 0, 3740 --> 429, 1080 --> 164, 1802 --> 190, 4160 --> 372, 1632 --> 84, 450 --> 29, 392 --> 19 )
[LOG] Average clause size reduction: 53.4609 --> 5.49664 (56.5854 --> 4.63415, 56.6096 --> 6.71233, 28 --> 0, 54.2029 --> 6.21739, 51.4286 --> 7.80952, 51.4857 --> 5.42857, 51.358 --> 4.59259, 49.4545 --> 2.54545, 45 --> 2.9, 43.5556 --> 2.11111 )
[LOG] Overall execution time: 9.57524 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.89 sec (Real time) / 9.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.43 sec (Real time) / 10.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1543 18 30 1 1486
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.051555 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00956/0 sec (0.007251/0 sec, 0.002309/0 sec )
[LOG] Nr of iterations: 14 (10, 4 )
[LOG] Total clause computation time: 0.003802/0 sec (0.002833/0.002833 sec, 0.000969/0.000969 sec )
[LOG] Total clause minimization time: 0.005656/0 sec (0.004328/0.004328 sec, 0.001328/0.001328 sec )
[LOG] Total clause size reduction: 1209 --> 20 (909 --> 17, 300 --> 3 )
[LOG] Average clause size reduction: 86.3571 --> 1.42857 (90.9 --> 1.7, 75 --> 0.75 )
[LOG] Overall execution time: 0.059031 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1204 3 96 1 1103
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.445541 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 106 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.172335/0 sec (0.035056/0 sec, 0.056973/0 sec, 0.080306/0 sec )
[LOG] Nr of iterations: 36 (7, 12, 17 )
[LOG] Total clause computation time: 0.045079/0 sec (0.019379/0.019379 sec, 0.012281/0.012281 sec, 0.013419/0.013419 sec )
[LOG] Total clause minimization time: 0.126916/0 sec (0.01559/0.01559 sec, 0.044577/0.044577 sec, 0.066749/0.066749 sec )
[LOG] Total clause size reduction: 4808 --> 106 (882 --> 11, 1606 --> 48, 2320 --> 47 )
[LOG] Average clause size reduction: 133.556 --> 2.94444 (126 --> 1.57143, 133.833 --> 4, 136.471 --> 2.76471 )
[LOG] Overall execution time: 0.459522 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2131 4 140 1 1984
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.219378 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.077571/0 sec (0.053474/0 sec, 0.024097/0 sec )
[LOG] Nr of iterations: 26 (16, 10 )
[LOG] Total clause computation time: 0.020022/0 sec (0.010995/0.010995 sec, 0.009027/0.009027 sec )
[LOG] Total clause minimization time: 0.057315/0 sec (0.042304/0.042304 sec, 0.015011/0.015011 sec )
[LOG] Total clause size reduction: 3759 --> 60 (2355 --> 44, 1404 --> 16 )
[LOG] Average clause size reduction: 144.577 --> 2.30769 (147.188 --> 2.75, 140.4 --> 1.6 )
[LOG] Overall execution time: 0.232426 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1690 3 152 1 1534
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.15796 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 127 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.508684/1 sec (0.203424/0 sec, 0.191333/0 sec, 0.113927/1 sec )
[LOG] Nr of iterations: 47 (16, 18, 13 )
[LOG] Total clause computation time: 0.117153/1 sec (0.036408/0.036408 sec, 0.053582/0.053582 sec, 0.027163/0.027163 sec )
[LOG] Total clause minimization time: 0.391039/0 sec (0.166804/0.166804 sec, 0.13758/0.13758 sec, 0.086655/0.086655 sec )
[LOG] Total clause size reduction: 13291 --> 127 (4545 --> 50, 5134 --> 51, 3612 --> 26 )
[LOG] Average clause size reduction: 282.787 --> 2.70213 (284.062 --> 3.125, 285.222 --> 2.83333, 277.846 --> 2 )
[LOG] Overall execution time: 1.19738 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.34 sec (Real time) / 1.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.60 sec (Real time) / 1.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.89 sec (Real time) / 0.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3541 4 296 1 3239
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.016852 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002813/0 sec (0.002813/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.001189/0 sec (0.001189/0.001189 sec )
[LOG] Total clause minimization time: 0.001596/0 sec (0.001596/0.001596 sec )
[LOG] Total clause size reduction: 165 --> 5 (165 --> 5 )
[LOG] Average clause size reduction: 41.25 --> 1.25 (41.25 --> 1.25 )
[LOG] Overall execution time: 0.019464 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042323 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009368/0 sec (0.009368/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.002634/0 sec (0.002634/0.002634 sec )
[LOG] Total clause minimization time: 0.0067/0 sec (0.0067/0.0067 sec )
[LOG] Total clause size reduction: 288 --> 6 (288 --> 6 )
[LOG] Average clause size reduction: 57.6 --> 1.2 (57.6 --> 1.2 )
[LOG] Overall execution time: 0.045793 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 6.06619 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.73761/1 sec (0.73761/1 sec )
[LOG] Nr of iterations: 21 (21 )
[LOG] Total clause computation time: 0.435421/0 sec (0.435421/0.435421 sec )
[LOG] Total clause minimization time: 0.301838/1 sec (0.301838/0.301838 sec )
[LOG] Total clause size reduction: 7340 --> 57 (7340 --> 57 )
[LOG] Average clause size reduction: 349.524 --> 2.71429 (349.524 --> 2.71429 )
[LOG] Overall execution time: 6.12096 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.26 sec (Real time) / 6.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.08 sec (Real time) / 1.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.51 sec (Real time) / 4.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4557 3 363 1 4190
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 34.9258 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 79 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.3146/14 sec (13.3146/14 sec )
[LOG] Nr of iterations: 28 (28 )
[LOG] Total clause computation time: 4.7609/5 sec (4.7609/4.7609 sec )
[LOG] Total clause minimization time: 8.55305/9 sec (8.55305/8.55305 sec )
[LOG] Total clause size reduction: 13176 --> 79 (13176 --> 79 )
[LOG] Average clause size reduction: 470.571 --> 2.82143 (470.571 --> 2.82143 )
[LOG] Overall execution time: 35.0153 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.21 sec (Real time) / 35.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.72 sec (Real time) / 1.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.21 sec (Real time) / 15.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 6018 3 484 1 5530
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.035541 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008785/0 sec (0.008785/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.004003/0 sec (0.004003/0.004003 sec )
[LOG] Total clause minimization time: 0.004719/0 sec (0.004719/0.004719 sec )
[LOG] Total clause size reduction: 728 --> 16 (728 --> 16 )
[LOG] Average clause size reduction: 80.8889 --> 1.77778 (80.8889 --> 1.77778 )
[LOG] Overall execution time: 0.039764 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 578 3 87 1 487
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.095384 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.020987/0 sec (0.020987/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.012465/0 sec (0.012465/0.012465 sec )
[LOG] Total clause minimization time: 0.008474/0 sec (0.008474/0.008474 sec )
[LOG] Total clause size reduction: 720 --> 8 (720 --> 8 )
[LOG] Average clause size reduction: 102.857 --> 1.14286 (102.857 --> 1.14286 )
[LOG] Overall execution time: 0.101211 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 755 3 116 1 635
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027027 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005664/0 sec (0.005664/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.002241/0 sec (0.002241/0.002241 sec )
[LOG] Total clause minimization time: 0.003396/0 sec (0.003396/0.003396 sec )
[LOG] Total clause size reduction: 192 --> 5 (192 --> 5 )
[LOG] Average clause size reduction: 48 --> 1.25 (48 --> 1.25 )
[LOG] Overall execution time: 0.029892 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 450 3 60 1 386
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.137624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043692/0 sec (0.043692/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.027639/0 sec (0.027639/0.027639 sec )
[LOG] Total clause minimization time: 0.015983/0 sec (0.015983/0.015983 sec )
[LOG] Total clause size reduction: 1023 --> 17 (1023 --> 17 )
[LOG] Average clause size reduction: 85.25 --> 1.41667 (85.25 --> 1.41667 )
[LOG] Overall execution time: 0.142702 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 787 4 88 1 694
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.272081 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103037/0 sec (0.103037/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.037157/0 sec (0.037157/0.037157 sec )
[LOG] Total clause minimization time: 0.065783/0 sec (0.065783/0.065783 sec )
[LOG] Total clause size reduction: 1729 --> 21 (1729 --> 21 )
[LOG] Average clause size reduction: 123.5 --> 1.5 (123.5 --> 1.5 )
[LOG] Overall execution time: 0.279009 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 873 4 128 1 740
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 47.8759 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 49 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 41.1168/41 sec (41.1168/41 sec )
[LOG] Nr of iterations: 26 (26 )
[LOG] Total clause computation time: 0.113106/0 sec (0.113106/0.113106 sec )
[LOG] Total clause minimization time: 41.0031/41 sec (41.0031/41.0031 sec )
[LOG] Total clause size reduction: 7800 --> 71 (7800 --> 71 )
[LOG] Average clause size reduction: 300 --> 2.73077 (300 --> 2.73077 )
[LOG] Overall execution time: 47.9126 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 48.13 sec (Real time) / 47.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.28 sec (Real time) / 3.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2863 7 304 1 2551
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.118825 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036522/0 sec (0.036522/0 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.013109/0 sec (0.013109/0.013109 sec )
[LOG] Total clause minimization time: 0.023283/0 sec (0.023283/0.023283 sec )
[LOG] Total clause size reduction: 1938 --> 34 (1938 --> 34 )
[LOG] Average clause size reduction: 107.667 --> 1.88889 (107.667 --> 1.88889 )
[LOG] Overall execution time: 0.124648 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 824 5 108 1 710
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005113 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000559/0 sec (0.000559/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00018/0 sec (0.00018/0.00018 sec )
[LOG] Total clause minimization time: 0.000332/0 sec (0.000332/0.000332 sec )
[LOG] Total clause size reduction: 48 --> 3 (48 --> 3 )
[LOG] Average clause size reduction: 24 --> 1.5 (24 --> 1.5 )
[LOG] Overall execution time: 0.006879 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013744 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003048/0 sec (0.003048/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.000819/0 sec (0.000819/0.000819 sec )
[LOG] Total clause minimization time: 0.002191/0 sec (0.002191/0.002191 sec )
[LOG] Total clause size reduction: 165 --> 8 (165 --> 8 )
[LOG] Average clause size reduction: 41.25 --> 2 (41.25 --> 2 )
[LOG] Overall execution time: 0.016054 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 345 2 52 1 291
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.326189 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.098263/0 sec (0.098263/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.024532/0 sec (0.024532/0.024532 sec )
[LOG] Total clause minimization time: 0.073611/0 sec (0.073611/0.073611 sec )
[LOG] Total clause size reduction: 1666 --> 24 (1666 --> 24 )
[LOG] Average clause size reduction: 111.067 --> 1.6 (111.067 --> 1.6 )
[LOG] Overall execution time: 0.333556 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1059 2 116 1 940
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.122487 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 53 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 53 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065408/0 sec (0.065408/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.006717/0 sec (0.006717/0.006717 sec )
[LOG] Total clause minimization time: 0.05844/0 sec (0.05844/0.05844 sec )
[LOG] Total clause size reduction: 1136 --> 95 (1136 --> 95 )
[LOG] Average clause size reduction: 66.8235 --> 5.58824 (66.8235 --> 5.58824 )
[LOG] Overall execution time: 0.126069 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 576 2 68 1 505
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.085258 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01888/0 sec (0.01888/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.00777/0 sec (0.00777/0.00777 sec )
[LOG] Total clause minimization time: 0.011018/0 sec (0.011018/0.011018 sec )
[LOG] Total clause size reduction: 1456 --> 18 (1456 --> 18 )
[LOG] Average clause size reduction: 104 --> 1.28571 (104 --> 1.28571 )
[LOG] Overall execution time: 0.091338 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 927 3 108 1 815
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032924 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010673/0 sec (0.010673/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.003011/0 sec (0.003011/0.003011 sec )
[LOG] Total clause minimization time: 0.007607/0 sec (0.007607/0.007607 sec )
[LOG] Total clause size reduction: 384 --> 13 (384 --> 13 )
[LOG] Average clause size reduction: 54.8571 --> 1.85714 (54.8571 --> 1.85714 )
[LOG] Overall execution time: 0.03575 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 437 3 60 1 373
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.078359 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00907/0 sec (0.00907/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.005525/0 sec (0.005525/0.005525 sec )
[LOG] Total clause minimization time: 0.003484/0 sec (0.003484/0.003484 sec )
[LOG] Total clause size reduction: 396 --> 8 (396 --> 8 )
[LOG] Average clause size reduction: 79.2 --> 1.6 (79.2 --> 1.6 )
[LOG] Overall execution time: 0.084159 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.900032 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.304461/0 sec (0.304461/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.216572/0 sec (0.216572/0.216572 sec )
[LOG] Total clause minimization time: 0.087761/0 sec (0.087761/0.087761 sec )
[LOG] Total clause size reduction: 2101 --> 28 (2101 --> 28 )
[LOG] Average clause size reduction: 175.083 --> 2.33333 (175.083 --> 2.33333 )
[LOG] Overall execution time: 0.913945 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.04 sec (Real time) / 1.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1674 2 188 1 1484
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.126465 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020795/0 sec (0.020795/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.012667/0 sec (0.012667/0.012667 sec )
[LOG] Total clause minimization time: 0.008069/0 sec (0.008069/0.008069 sec )
[LOG] Total clause size reduction: 432 --> 8 (432 --> 8 )
[LOG] Average clause size reduction: 86.4 --> 1.6 (86.4 --> 1.6 )
[LOG] Overall execution time: 0.133219 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.275275 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.112523/0 sec (0.112523/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.056401/0 sec (0.056401/0.056401 sec )
[LOG] Total clause minimization time: 0.056094/0 sec (0.056094/0.056094 sec )
[LOG] Total clause size reduction: 405 --> 3 (405 --> 3 )
[LOG] Average clause size reduction: 101.25 --> 0.75 (101.25 --> 0.75 )
[LOG] Overall execution time: 0.282189 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 797 2 132 1 662
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.179496 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02886/0 sec (0.02886/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.019622/0 sec (0.019622/0.019622 sec )
[LOG] Total clause minimization time: 0.009181/0 sec (0.009181/0.009181 sec )
[LOG] Total clause size reduction: 452 --> 8 (452 --> 8 )
[LOG] Average clause size reduction: 90.4 --> 1.6 (90.4 --> 1.6 )
[LOG] Overall execution time: 0.186943 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.194255 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.077261/0 sec (0.034369/0 sec, 0.02901/0 sec, 0.013882/0 sec )
[LOG] Nr of iterations: 32 (16, 12, 4 )
[LOG] Total clause computation time: 0.019383/0 sec (0.005513/0.005513 sec, 0.01207/0.01207 sec, 0.0018/0.0018 sec )
[LOG] Total clause minimization time: 0.057617/0 sec (0.028716/0.028716 sec, 0.016847/0.016847 sec, 0.012054/0.012054 sec )
[LOG] Total clause size reduction: 5087 --> 71 (2640 --> 35, 1925 --> 28, 522 --> 8 )
[LOG] Average clause size reduction: 158.969 --> 2.21875 (165 --> 2.1875, 160.417 --> 2.33333, 130.5 --> 2 )
[LOG] Overall execution time: 0.204681 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1320 1 172 1 1144
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.024597 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010481/0 sec (0.006638/0 sec, 0.003843/0 sec )
[LOG] Nr of iterations: 14 (7, 7 )
[LOG] Total clause computation time: 0.002576/0 sec (0.001241/0.001241 sec, 0.001335/0.001335 sec )
[LOG] Total clause minimization time: 0.007808/0 sec (0.005324/0.005324 sec, 0.002484/0.002484 sec )
[LOG] Total clause size reduction: 762 --> 28 (384 --> 22, 378 --> 6 )
[LOG] Average clause size reduction: 54.4286 --> 2 (54.8571 --> 3.14286, 54 --> 0.857143 )
[LOG] Overall execution time: 0.027162 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 398 2 60 1 335
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 127.589 sec CPU time.
[LOG] Relation determinization time: 128 sec real time.
[LOG] Final circuit size: 1440 new AND gates.
[LOG] Size before ABC: 2631 AND gates.
[LOG] Size after ABC: 1440 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 116.913/117 sec (5.8076/5 sec, 63.6307/64 sec, 47.475/48 sec )
[LOG] Nr of iterations: 428 (13, 224, 191 )
[LOG] Total clause computation time: 15.129/15 sec (3.6737/3.6737 sec, 5.88474/5.88474 sec, 5.5706/5.5706 sec )
[LOG] Total clause minimization time: 101.774/102 sec (2.1336/2.1336 sec, 57.7404/57.7404 sec, 41.8996/41.8996 sec )
[LOG] Total clause size reduction: 120947 --> 2631 (3432 --> 29, 63555 --> 1418, 53960 --> 1184 )
[LOG] Average clause size reduction: 282.586 --> 6.1472 (264 --> 2.23077, 283.728 --> 6.33036, 282.513 --> 6.19895 )
[LOG] Overall execution time: 127.628 sec CPU time.
[LOG] Overall execution time: 128 sec real time.
Synthesis time: 128.26 sec (Real time) / 127.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.88 sec (Real time) / 0.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3652 3 280 1 3366
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014505 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006017/0 sec (0.003985/0 sec, 0.002032/0 sec )
[LOG] Nr of iterations: 15 (9, 6 )
[LOG] Total clause computation time: 0.001575/0 sec (0.001008/0.001008 sec, 0.000567/0.000567 sec )
[LOG] Total clause minimization time: 0.004321/0 sec (0.002882/0.002882 sec, 0.001439/0.001439 sec )
[LOG] Total clause size reduction: 671 --> 39 (416 --> 32, 255 --> 7 )
[LOG] Average clause size reduction: 44.7333 --> 2.6 (46.2222 --> 3.55556, 42.5 --> 1.16667 )
[LOG] Overall execution time: 0.016616 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 298 2 48 1 247
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007544 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002033/0 sec (0.001567/0 sec, 0.000466/0 sec )
[LOG] Nr of iterations: 10 (7, 3 )
[LOG] Total clause computation time: 0.000703/0 sec (0.000485/0.000485 sec, 0.000218/0.000218 sec )
[LOG] Total clause minimization time: 0.001257/0 sec (0.001023/0.001023 sec, 0.000234/0.000234 sec )
[LOG] Total clause size reduction: 446 --> 16 (336 --> 14, 110 --> 2 )
[LOG] Average clause size reduction: 44.6 --> 1.6 (48 --> 2, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.009511 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 288 2 52 1 233
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011036 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00393/0 sec (0.002324/0 sec, 0.001606/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.001279/0 sec (0.000664/0.000664 sec, 0.000615/0.000615 sec )
[LOG] Total clause minimization time: 0.0026/0 sec (0.001622/0.001622 sec, 0.000978/0.000978 sec )
[LOG] Total clause size reduction: 340 --> 12 (196 --> 9, 144 --> 3 )
[LOG] Average clause size reduction: 37.7778 --> 1.33333 (39.2 --> 1.8, 36 --> 0.75 )
[LOG] Overall execution time: 0.012841 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 244 3 44 1 195
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031199 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017089/0 sec (0.012339/0 sec, 0.00475/0 sec )
[LOG] Nr of iterations: 21 (15, 6 )
[LOG] Total clause computation time: 0.004016/0 sec (0.001923/0.001923 sec, 0.002093/0.002093 sec )
[LOG] Total clause minimization time: 0.012858/0 sec (0.010221/0.010221 sec, 0.002637/0.002637 sec )
[LOG] Total clause size reduction: 1230 --> 78 (910 --> 73, 320 --> 5 )
[LOG] Average clause size reduction: 58.5714 --> 3.71429 (60.6667 --> 4.86667, 53.3333 --> 0.833333 )
[LOG] Overall execution time: 0.033885 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 421 3 60 1 356
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.030765 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010518/0 sec (0.00576/0 sec, 0.004758/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.004152/0 sec (0.002235/0.002235 sec, 0.001917/0.001917 sec )
[LOG] Total clause minimization time: 0.006282/0 sec (0.003463/0.003463 sec, 0.002819/0.002819 sec )
[LOG] Total clause size reduction: 716 --> 21 (432 --> 16, 284 --> 5 )
[LOG] Average clause size reduction: 59.6667 --> 1.75 (61.7143 --> 2.28571, 56.8 --> 1 )
[LOG] Overall execution time: 0.033613 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 417 2 68 1 346
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026947 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011286/0 sec (0.008/0 sec, 0.003286/0 sec )
[LOG] Nr of iterations: 13 (9, 4 )
[LOG] Total clause computation time: 0.003694/0 sec (0.001644/0.001644 sec, 0.00205/0.00205 sec )
[LOG] Total clause minimization time: 0.007475/0 sec (0.006258/0.006258 sec, 0.001217/0.001217 sec )
[LOG] Total clause size reduction: 712 --> 40 (520 --> 36, 192 --> 4 )
[LOG] Average clause size reduction: 54.7692 --> 3.07692 (57.7778 --> 4, 48 --> 1 )
[LOG] Overall execution time: 0.029602 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 402 3 60 1 338
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.481122 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 72 new AND gates.
[LOG] Size before ABC: 154 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.217164/0 sec (0.050113/0 sec, 0.133089/0 sec, 0.033962/0 sec )
[LOG] Nr of iterations: 52 (12, 32, 8 )
[LOG] Total clause computation time: 0.059762/0 sec (0.016901/0.016901 sec, 0.035833/0.035833 sec, 0.007028/0.007028 sec )
[LOG] Total clause minimization time: 0.156672/0 sec (0.033101/0.033101 sec, 0.096696/0.096696 sec, 0.026875/0.026875 sec )
[LOG] Total clause size reduction: 11764 --> 154 (2651 --> 24, 7440 --> 107, 1673 --> 23 )
[LOG] Average clause size reduction: 226.231 --> 2.96154 (220.917 --> 2, 232.5 --> 3.34375, 209.125 --> 2.875 )
[LOG] Overall execution time: 0.498309 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.03 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1817 2 236 1 1576
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033452 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015238/0 sec (0.006177/0 sec, 0.009061/0 sec )
[LOG] Nr of iterations: 24 (11, 13 )
[LOG] Total clause computation time: 0.004918/0 sec (0.002447/0.002447 sec, 0.002471/0.002471 sec )
[LOG] Total clause minimization time: 0.010126/0 sec (0.003642/0.003642 sec, 0.006484/0.006484 sec )
[LOG] Total clause size reduction: 1594 --> 58 (730 --> 28, 864 --> 30 )
[LOG] Average clause size reduction: 66.4167 --> 2.41667 (66.3636 --> 2.54545, 66.4615 --> 2.30769 )
[LOG] Overall execution time: 0.036416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 442 3 68 1 370
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.470846 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 55 new AND gates.
[LOG] Size before ABC: 132 AND gates.
[LOG] Size after ABC: 55 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.225896/1 sec (0.07879/1 sec, 0.080844/0 sec, 0.041772/0 sec, 0.02449/0 sec )
[LOG] Nr of iterations: 58 (18, 20, 13, 7 )
[LOG] Total clause computation time: 0.072244/0 sec (0.02081/0.02081 sec, 0.032215/0.032215 sec, 0.008181/0.008181 sec, 0.011038/0.011038 sec )
[LOG] Total clause minimization time: 0.153164/1 sec (0.057825/0.057825 sec, 0.048455/0.048455 sec, 0.0335/0.0335 sec, 0.013384/0.013384 sec )
[LOG] Total clause size reduction: 12575 --> 132 (3978 --> 33, 4427 --> 57, 2784 --> 31, 1386 --> 11 )
[LOG] Average clause size reduction: 216.81 --> 2.27586 (221 --> 1.83333, 221.35 --> 2.85, 214.154 --> 2.38462, 198 --> 1.57143 )
[LOG] Overall execution time: 0.487289 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1754 2 228 1 1520
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 1.73677 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 225 new AND gates.
[LOG] Size before ABC: 490 AND gates.
[LOG] Size after ABC: 225 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.773231/1 sec (0.14805/0 sec, 0.074892/0 sec, 0.550289/1 sec )
[LOG] Nr of iterations: 146 (38, 22, 86 )
[LOG] Total clause computation time: 0.264775/0 sec (0.028436/0.028436 sec, 0.02221/0.02221 sec, 0.214129/0.214129 sec )
[LOG] Total clause minimization time: 0.507054/1 sec (0.119228/0.119228 sec, 0.052526/0.052526 sec, 0.3353/0.3353 sec )
[LOG] Total clause size reduction: 54292 --> 490 (14097 --> 128, 7980 --> 44, 32215 --> 318 )
[LOG] Average clause size reduction: 371.863 --> 3.35616 (370.974 --> 3.36842, 362.727 --> 2, 374.593 --> 3.69767 )
[LOG] Overall execution time: 1.77558 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.95 sec (Real time) / 1.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.62 sec (Real time) / 0.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3076 2 376 1 2695
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.189104 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.068737/0 sec (0.023215/0 sec, 0.037611/0 sec, 0.007911/0 sec )
[LOG] Nr of iterations: 35 (14, 17, 4 )
[LOG] Total clause computation time: 0.022478/0 sec (0.007287/0.007287 sec, 0.012129/0.012129 sec, 0.003062/0.003062 sec )
[LOG] Total clause minimization time: 0.045986/0 sec (0.015817/0.015817 sec, 0.02534/0.02534 sec, 0.004829/0.004829 sec )
[LOG] Total clause size reduction: 7018 --> 73 (2860 --> 25, 3504 --> 44, 654 --> 4 )
[LOG] Average clause size reduction: 200.514 --> 2.08571 (204.286 --> 1.78571, 206.118 --> 2.58824, 163.5 --> 1 )
[LOG] Overall execution time: 0.203637 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1587 1 216 1 1367
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029134 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012803/0 sec (0.004431/0 sec, 0.008372/0 sec )
[LOG] Nr of iterations: 19 (9, 10 )
[LOG] Total clause computation time: 0.004135/0 sec (0.001774/0.001774 sec, 0.002361/0.002361 sec )
[LOG] Total clause minimization time: 0.008528/0 sec (0.002595/0.002595 sec, 0.005933/0.005933 sec )
[LOG] Total clause size reduction: 1215 --> 39 (576 --> 16, 639 --> 23 )
[LOG] Average clause size reduction: 63.9474 --> 2.05263 (64 --> 1.77778, 63.9 --> 2.3 )
[LOG] Overall execution time: 0.031954 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 429 2 68 1 357
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.081902 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036138/0 sec (0.014906/0 sec, 0.021232/0 sec )
[LOG] Nr of iterations: 22 (10, 12 )
[LOG] Total clause computation time: 0.015082/0 sec (0.006994/0.006994 sec, 0.008088/0.008088 sec )
[LOG] Total clause minimization time: 0.020897/0 sec (0.007823/0.007823 sec, 0.013074/0.013074 sec )
[LOG] Total clause size reduction: 1749 --> 46 (792 --> 24, 957 --> 22 )
[LOG] Average clause size reduction: 79.5 --> 2.09091 (79.2 --> 2.4, 79.75 --> 1.83333 )
[LOG] Overall execution time: 0.08609 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 644 3 84 1 555
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 3.69794 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.86857/2 sec (0.777342/0 sec, 1.09122/2 sec )
[LOG] Nr of iterations: 30 (9, 21 )
[LOG] Total clause computation time: 0.880498/2 sec (0.578197/0.578197 sec, 0.302301/0.302301 sec )
[LOG] Total clause minimization time: 0.987719/0 sec (0.198996/0.198996 sec, 0.788723/0.788723 sec )
[LOG] Total clause size reduction: 7736 --> 48 (2216 --> 16, 5520 --> 32 )
[LOG] Average clause size reduction: 257.867 --> 1.6 (246.222 --> 1.77778, 262.857 --> 1.52381 )
[LOG] Overall execution time: 3.72475 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.86 sec (Real time) / 3.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.94 sec (Real time) / 0.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2707 3 272 1 2430
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 6.76091 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 116 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.32774/3 sec (0.981331/1 sec, 2.3464/2 sec )
[LOG] Nr of iterations: 39 (11, 28 )
[LOG] Total clause computation time: 1.19031/1 sec (0.863289/0.863289 sec, 0.32702/0.32702 sec )
[LOG] Total clause minimization time: 2.13671/2 sec (0.117816/0.117816 sec, 2.01889/2.01889 sec )
[LOG] Total clause size reduction: 12738 --> 116 (3450 --> 18, 9288 --> 98 )
[LOG] Average clause size reduction: 326.615 --> 2.97436 (313.636 --> 1.63636, 331.714 --> 3.5 )
[LOG] Overall execution time: 6.80334 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.96 sec (Real time) / 6.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.27 sec (Real time) / 1.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4288 3 340 1 3943
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 3.76732 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 222 new AND gates.
[LOG] Size before ABC: 370 AND gates.
[LOG] Size after ABC: 222 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.76606/3 sec (0.855242/1 sec, 0.806057/0 sec, 0.623675/1 sec, 0.428819/0 sec, 0.052267/1 sec )
[LOG] Nr of iterations: 104 (20, 29, 24, 25, 6 )
[LOG] Total clause computation time: 0.616617/0 sec (0.210902/0.210902 sec, 0.178877/0.178877 sec, 0.120225/0.120225 sec, 0.08576/0.08576 sec, 0.020853/0.020853 sec )
[LOG] Total clause minimization time: 2.14783/3 sec (0.644042/0.644042 sec, 0.626684/0.626684 sec, 0.503071/0.503071 sec, 0.342683/0.342683 sec, 0.031353/0.031353 sec )
[LOG] Total clause size reduction: 3398 --> 370 (684 --> 64, 980 --> 116, 782 --> 85, 792 --> 96, 160 --> 9 )
[LOG] Average clause size reduction: 32.6731 --> 3.55769 (34.2 --> 3.2, 33.7931 --> 4, 32.5833 --> 3.54167, 31.68 --> 3.84, 26.6667 --> 1.5 )
[LOG] Overall execution time: 3.77458 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.94 sec (Real time) / 3.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.89 sec (Real time) / 1.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 564 12 19 1 528
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 6064.06 sec (Real time) / 6050.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 0.142524 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 138 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079999/0 sec (0.009017/0 sec, 0.041367/0 sec, 0.001297/0 sec, 0.000659/0 sec, 0.00045/0 sec, 0.000711/0 sec, 0.000901/0 sec, 0.000631/0 sec, 0.00066/0 sec, 0.000281/0 sec, 0.000124/0 sec, 0.000693/0 sec, 0.000894/0 sec, 0.000603/0 sec, 0.00063/0 sec, 0.00065/0 sec, 0.00064/0 sec, 0.000843/0 sec, 0.0002/0 sec, 0.00565/0 sec, 0.00174/0 sec, 0.000907/0 sec, 0.00289/0 sec, 0.000318/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 7.5e-05/0 sec, 7.6e-05/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1e-05/0 sec, 3e-06/0 sec, 0.003/0 sec, 2.8e-05/0 sec, 0.000747/0 sec, 0.000577/0 sec, 0.000578/0 sec, 0.000621/0 sec, 0.000444/0 sec, 0.000944/0 sec )
[LOG] Nr of iterations: 126 (4, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.030072/0 sec (0.004247/0.004247 sec, 0.0097/0.0097 sec, 0.000539/0.000539 sec, 0.000525/0.000525 sec, 0.000443/0.000443 sec, 0.000575/0.000575 sec, 0.000754/0.000754 sec, 0.000501/0.000501 sec, 0.000531/0.000531 sec, 0.000277/0.000277 sec, 0.000112/0.000112 sec, 0.000556/0.000556 sec, 0.00074/0.00074 sec, 0.000477/0.000477 sec, 0.000506/0.000506 sec, 0.000518/0.000518 sec, 0.000516/0.000516 sec, 0.00071/0.00071 sec, 0.000197/0.000197 sec, 0.001179/0.001179 sec, 0.000857/0.000857 sec, 0.000466/0.000466 sec, 0.00099/0.00099 sec, 0.000314/0.000314 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 7.2e-05/7.2e-05 sec, 7.3e-05/7.3e-05 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.001269/0.001269 sec, 2.4e-05/2.4e-05 sec, 0.000371/0.000371 sec, 0.00038/0.00038 sec, 0.000376/0.000376 sec, 0.000528/0.000528 sec, 0.000352/0.000352 sec, 0.000375/0.000375 sec )
[LOG] Total clause minimization time: 0.049228/0 sec (0.004716/0.004716 sec, 0.031516/0.031516 sec, 0.000743/0.000743 sec, 0.000126/0.000126 sec, 0/0 sec, 0.000124/0.000124 sec, 0.000121/0.000121 sec, 0.000123/0.000123 sec, 0.000121/0.000121 sec, 0/0 sec, 0/0 sec, 0.000123/0.000123 sec, 0.00012/0.00012 sec, 0.000116/0.000116 sec, 0.000116/0.000116 sec, 0.000117/0.000117 sec, 0.000116/0.000116 sec, 0.000116/0.000116 sec, 0/0 sec, 0.004449/0.004449 sec, 0.000877/0.000877 sec, 0.00042/0.00042 sec, 0.001882/0.001882 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001724/0.001724 sec, 0/0 sec, 0.000365/0.000365 sec, 0.000186/0.000186 sec, 0.000191/0.000191 sec, 7.4e-05/7.4e-05 sec, 8.2e-05/8.2e-05 sec, 0.000564/0.000564 sec )
[LOG] Total clause size reduction: 21964 --> 64 (1518 --> 3, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 974 --> 7, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1 )
[LOG] Average clause size reduction: 174.317 --> 0.507937 (379.5 --> 0.75, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 324.667 --> 2.33333, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5 )
[LOG] Overall execution time: 0.160578 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2472 98 327 1 2044
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 0.171351 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 201 AND gates.
[LOG] Size after ABC: 40 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.113212/0 sec (0.023582/0 sec, 0.005739/0 sec, 0.000911/0 sec, 0.000527/0 sec, 0.000717/0 sec, 0.000501/0 sec, 0.000513/0 sec, 0.000518/0 sec, 0.006875/0 sec, 0.000533/0 sec, 0.001334/0 sec, 0.001154/0 sec, 0.001204/0 sec, 0.001446/0 sec, 0.00097/0 sec, 0.002459/0 sec, 0.00032/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 1e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 4e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.000512/0 sec, 0.000671/0 sec, 0.000475/0 sec, 7e-05/0 sec, 0.000512/0 sec, 0.000485/0 sec, 0.000492/0 sec, 0.000492/0 sec, 0.000603/0 sec, 0.000192/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.030017/0 sec, 0.002191/0 sec, 0.000792/0 sec, 0.025798/0 sec, 0.000459/0 sec )
[LOG] Nr of iterations: 142 (5, 4, 2, 2, 2, 2, 2, 2, 3, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 14, 2, 2, 18, 1 )
[LOG] Total clause computation time: 0.033993/0 sec (0.004097/0.004097 sec, 0.001926/0.001926 sec, 0.000609/0.000609 sec, 0.000446/0.000446 sec, 0.000621/0.000621 sec, 0.00042/0.00042 sec, 0.000433/0.000433 sec, 0.00044/0.00044 sec, 0.001384/0.001384 sec, 0.00053/0.00053 sec, 0.000453/0.000453 sec, 0.000437/0.000437 sec, 0.000446/0.000446 sec, 0.000608/0.000608 sec, 0.000418/0.000418 sec, 0.001077/0.001077 sec, 0.000317/0.000317 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000433/0.000433 sec, 0.000586/0.000586 sec, 0.000401/0.000401 sec, 6.6e-05/6.6e-05 sec, 0.000438/0.000438 sec, 0.000412/0.000412 sec, 0.000421/0.000421 sec, 0.000426/0.000426 sec, 0.000596/0.000596 sec, 0.00019/0.00019 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.006015/0.006015 sec, 0.000659/0.000659 sec, 0.000394/0.000394 sec, 0.007813/0.007813 sec, 0.000456/0.000456 sec )
[LOG] Total clause minimization time: 0.078302/0 sec (0.019368/0.019368 sec, 0.003799/0.003799 sec, 0.000287/0.000287 sec, 7.3e-05/7.3e-05 sec, 7.1e-05/7.1e-05 sec, 7.3e-05/7.3e-05 sec, 7.1e-05/7.1e-05 sec, 7e-05/7e-05 sec, 0.005464/0.005464 sec, 0/0 sec, 0.000872/0.000872 sec, 0.000709/0.000709 sec, 0.00075/0.00075 sec, 0.000826/0.000826 sec, 0.000542/0.000542 sec, 0.001371/0.001371 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-05/7e-05 sec, 6.5e-05/6.5e-05 sec, 6.5e-05/6.5e-05 sec, 0/0 sec, 6.5e-05/6.5e-05 sec, 6.5e-05/6.5e-05 sec, 6.3e-05/6.3e-05 sec, 6e-05/6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.023884/0.023884 sec, 0.001527/0.001527 sec, 0.000376/0.000376 sec, 0.017716/0.017716 sec, 0/0 sec )
[LOG] Total clause size reduction: 22630 --> 127 (1680 --> 32, 1257 --> 3, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 824 --> 10, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4472 --> 44, 343 --> 1, 342 --> 0, 5797 --> 35, 0 --> 0 )
[LOG] Average clause size reduction: 159.366 --> 0.894366 (336 --> 6.4, 314.25 --> 0.75, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 274.667 --> 3.33333, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 319.429 --> 3.14286, 171.5 --> 0.5, 171 --> 0, 322.056 --> 1.94444, 0 --> 0 )
[LOG] Overall execution time: 0.185417 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2081 98 241 1 1737
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.030928 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017096/0 sec (0.004455/0 sec, 0.000979/0 sec, 0.000259/0 sec, 0.001296/0 sec, 0.000175/0 sec, 0.000141/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 1.2e-05/0 sec, 0.000144/0 sec, 9.6e-05/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 0.00518/0 sec, 0.0009/0 sec, 0.000266/0 sec, 0.002894/0 sec, 0.000272/0 sec )
[LOG] Nr of iterations: 41 (3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1 )
[LOG] Total clause computation time: 0.005758/0 sec (0.001439/0.001439 sec, 0.000187/0.000187 sec, 0.000187/0.000187 sec, 0.00056/0.00056 sec, 0.000172/0.000172 sec, 0.000139/0.000139 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-05/1e-05 sec, 0.000141/0.000141 sec, 9.4e-05/9.4e-05 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.00107/0.00107 sec, 0.000344/0.000344 sec, 0.000164/0.000164 sec, 0.000978/0.000978 sec, 0.000269/0.000269 sec )
[LOG] Total clause minimization time: 0.011121/0 sec (0.002981/0.002981 sec, 0.000779/0.000779 sec, 6.2e-05/6.2e-05 sec, 0.000719/0.000719 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004057/0.004057 sec, 0.000549/0.000549 sec, 8.9e-05/8.9e-05 sec, 0.001885/0.001885 sec, 0/0 sec )
[LOG] Total clause size reduction: 2011 --> 38 (264 --> 8, 131 --> 0, 130 --> 0, 258 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 565 --> 18, 112 --> 1, 111 --> 0, 440 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 49.0488 --> 0.926829 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 86 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 94.1667 --> 3, 56 --> 0.5, 55.5 --> 0, 88 --> 1.6, 0 --> 0 )
[LOG] Overall execution time: 0.035731 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 737 28 80 1 627
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.027117 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016754/0 sec (0.004096/0 sec, 0.001222/0 sec, 0.00019/0 sec, 0.00105/0 sec, 0.000135/0 sec, 0.000146/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 3.8e-05/0 sec, 0.00036/0 sec, 9.3e-05/0 sec, 3e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 2e-06/0 sec, 3e-06/0 sec, 3e-06/0 sec, 0.004886/0 sec, 0.000966/0 sec, 0.000269/0 sec, 0.002801/0 sec, 0.000476/0 sec )
[LOG] Nr of iterations: 42 (3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 6, 1 )
[LOG] Total clause computation time: 0.005485/0 sec (0.001346/0.001346 sec, 0.000198/0.000198 sec, 0.000141/0.000141 sec, 0.00042/0.00042 sec, 0.000132/0.000132 sec, 0.000144/0.000144 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 3.6e-05/3.6e-05 sec, 0.000353/0.000353 sec, 9e-05/9e-05 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000877/0.000877 sec, 0.000211/0.000211 sec, 0.000131/0.000131 sec, 0.000929/0.000929 sec, 0.000471/0.000471 sec )
[LOG] Total clause minimization time: 0.011004/0 sec (0.00271/0.00271 sec, 0.001013/0.001013 sec, 4.2e-05/4.2e-05 sec, 0.000616/0.000616 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003917/0.003917 sec, 0.00075/0.00075 sec, 0.000124/0.000124 sec, 0.001832/0.001832 sec, 0/0 sec )
[LOG] Total clause size reduction: 1473 --> 40 (192 --> 8, 95 --> 0, 94 --> 0, 186 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 370 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 35.0714 --> 0.952381 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 62 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 61.6667 --> 1.66667, 0 --> 0 )
[LOG] Overall execution time: 0.030725 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 554 16 56 1 480
