============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 21 2020  10:53:50 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                    Type          Fanout  Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clock_name)        launch                                           0 R 
in_reg_reg[16][0]/CP                                         0             0 R 
in_reg_reg[16][0]/Q       HS65_LS_DFPRQX27       14 158.1  176  +287     287 F 
g6710/A                                                           +0     288   
g6710/Z                   HS65_LS_BFX213         45 269.8   39  +122     410 F 
S0[19].U0/e3[0] 
  g16461/A                                                        +0     410   
  g16461/Z                HS65_LS_IVX106          5  47.6   24   +30     440 R 
  g16417/B                                                        +0     440   
  g16417/Z                HS65_LS_NAND2X43        2  27.0   30   +32     472 F 
  g16333/A                                                        +0     472   
  g16333/Z                HS65_LS_IVX35           2  15.9   22   +26     498 R 
  g16300/B0                                                       +0     498   
  g16300/CO               HS65_LS_HA1X9           1   7.6   43   +86     585 R 
  g16297/A                                                        +0     585   
  g16297/Z                HS65_LS_IVX18           1  11.6   24   +34     619 F 
  g16289/C                                                        +0     619   
  g16289/Z                HS65_LS_OAI12X24        7  43.4   90   +43     662 R 
  csa_tree_U_S84_add_90_9_groupi/in_1[7] 
    g549/A                                                        +0     662   
    g549/Z                HS65_LS_IVX18           1   6.7   27   +43     704 F 
    g547/B0                                                       +0     704   
    g547/S0               HS65_LS_HA1X18          1  12.8   29  +107     812 F 
    g330/CI                                                       +0     812   
    g330/CO               HS65_LS_FA1X27          2  11.8   30   +92     904 F 
    g329/C                                                        +0     904   
    g329/Z                HS65_LS_OAI12X12        1   7.3   52   +33     937 R 
    g327/B                                                        +0     937   
    g327/Z                HS65_LS_NAND2AX14       2   8.0   34   +42     979 F 
    g325/C                                                        +0     980   
    g325/Z                HS65_LS_OAI12X6         1   5.0   56   +39    1018 R 
    g323/B                                                        +0    1018   
    g323/Z                HS65_LS_NAND2AX7        2  11.0   66   +69    1088 F 
    g322/C                                                        +0    1088   
    g322/Z                HS65_LS_OAI21X9         1   7.3   58   +43    1131 R 
    g320/B                                                        +0    1131   
    g320/Z                HS65_LS_NAND2AX14       1  11.9   43   +51    1182 F 
    g319/A0                                                       +0    1182   
    g319/CO               HS65_LS_FA1X18          1   7.8   32  +115    1298 F 
    g318/A0                                                       +0    1298   
    g318/CO               HS65_LS_FA1X9           1   7.8   44  +120    1417 F 
    g317/A0                                                       +0    1417   
    g317/CO               HS65_LS_FA1X9           1   7.8   44  +125    1542 F 
    g316/A0                                                       +0    1542   
    g316/CO               HS65_LS_FA1X9           1   7.8   44  +125    1667 F 
    g315/A0                                                       +0    1667   
    g315/CO               HS65_LS_FA1X9           1   7.8   44  +125    1792 F 
    g314/A0                                                       +0    1792   
    g314/CO               HS65_LS_FA1X9           1   6.6   41  +121    1914 F 
    g313/A0                                                       +0    1914   
    g313/CO               HS65_LS_FA1X4           1   7.8   70  +162    2076 F 
    g312/A0                                                       +0    2076   
    g312/CO               HS65_LS_FA1X9           1   7.0   42  +134    2210 F 
    g311/A                                                        +0    2210   
    g311/Z                HS65_LS_XOR3X9          1   6.4   43  +174    2384 R 
  csa_tree_U_S84_add_90_9_groupi/out_0[16] 
  U_S85_add_63_8/B[16] 
    g295/B0                                                       +0    2384   
    g295/S0               HS65_LS_FA1X4           1   5.0   56  +220    2605 R 
    g294/A                                                        +0    2605   
    g294/Z                HS65_LS_IVX9            1   3.6   23   +36    2640 F 
  U_S85_add_63_8/Z[16] 
S0[19].U0/f9[9] 
reg_f9_reg[19][9]/D  <<<  HS65_LS_DFPHQX9                         +0    2640   
reg_f9_reg[19][9]/CP      setup                              0  +160    2800 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)        capture                                       2900 R 
                          adjustments                           -100    2800   
-------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : in_reg_reg[16][0]/CP
End-point    : reg_f9_reg[19][9]/D
