

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_16u_array_ap_fixed_30_15_5_3_0_16u_config17_s'
================================================================
* Date:           Tue Nov  4 16:14:11 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.780 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 4 [1/1] (1.82ns)   --->   "%layer15_out_read = read i336 @_ssdm_op_Read.ap_fifo.volatile.i336P0A, i336 %layer15_out" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 4 'read' 'layer15_out_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 336> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 21, i32 41" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 5 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_6 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 63, i32 83" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 6 'partselect' 'a_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_7 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 84, i32 104" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 7 'partselect' 'a_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_8 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 126, i32 146" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 8 'partselect' 'a_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_9 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 147, i32 167" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 9 'partselect' 'a_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_1 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 168, i32 188" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 10 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_2 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 189, i32 209" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 11 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_3 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 210, i32 230" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 12 'partselect' 'a_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_4 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 252, i32 272" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 13 'partselect' 'a_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_5 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 273, i32 293" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 14 'partselect' 'a_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_11 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 294, i32 314" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 15 'partselect' 'a_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_10 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 315, i32 335" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 16 'partselect' 'a_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i336 %layer15_out_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 17 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 42, i32 62" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 18 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 105, i32 125" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 19 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i21 @_ssdm_op_PartSelect.i21.i336.i32.i32, i336 %layer15_out_read, i32 231, i32 251" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 20 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %trunc_ln73, i4 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i25 %shl_ln" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 22 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln73_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %trunc_ln73, i1 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 23 'bitconcatenate' 'shl_ln73_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln42_23 = sext i22 %shl_ln73_6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 24 'sext' 'sext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.91ns)   --->   "%add_ln42_29 = add i23 %sext_ln42_23, i23 8374272" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 25 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i23 %add_ln42_29" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 26 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.94ns)   --->   "%add_ln42_17 = add i26 %sext_ln42_24, i26 %sext_ln73" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 27 'add' 'add_ln42_17' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i21 %a" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 28 'sext' 'sext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.56ns)   --->   "%mul_ln42 = mul i26 %sext_ln42_16, i26 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 29 'mul' 'mul_ln42' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %tmp_s, i4 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 30 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln73_26 = sext i25 %and_ln" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 31 'sext' 'sext_ln73_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%and_ln73_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp_s, i1 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 32 'bitconcatenate' 'and_ln73_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i22 %and_ln73_s" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 33 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.91ns)   --->   "%add_ln42_30 = add i23 %sext_ln42_25, i23 8372224" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 34 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i23 %add_ln42_30" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 35 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.94ns)   --->   "%add_ln42 = add i26 %sext_ln42_26, i26 %sext_ln73_26" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 36 'add' 'add_ln42' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln42_17 = sext i21 %a_6" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 37 'sext' 'sext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.56ns)   --->   "%mul_ln42_1 = mul i26 %sext_ln42_17, i26 19" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 38 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln42_19 = sext i21 %a_7" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 39 'sext' 'sext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.56ns)   --->   "%mul_ln42_2 = mul i26 %sext_ln42_19, i26 21" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 40 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%and_ln73_17 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %tmp_9, i4 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 41 'bitconcatenate' 'and_ln73_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i25 %and_ln73_17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 42 'sext' 'sext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%and_ln73_18 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i21.i2, i21 %tmp_9, i2 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 43 'bitconcatenate' 'and_ln73_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i23 %and_ln73_18" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 44 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.92ns)   --->   "%add_ln42_31 = add i24 %sext_ln42_27, i24 8192" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 45 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i24 %add_ln42_31" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 46 'sext' 'sext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.94ns)   --->   "%add_ln42_20 = add i26 %sext_ln42_28, i26 %sext_ln73_27" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 47 'add' 'add_ln42_20' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln73_28 = sext i21 %a_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 48 'sext' 'sext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.56ns)   --->   "%mul_ln73 = mul i27 %sext_ln73_28, i27 23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 49 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln73_29 = sext i21 %a_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 50 'sext' 'sext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln73_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %a_9, i4 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 51 'bitconcatenate' 'shl_ln73_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln73_30 = sext i25 %shl_ln73_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 52 'sext' 'sext_ln73_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.90ns)   --->   "%add_ln42_32 = add i22 %sext_ln73_29, i22 8192" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 53 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i22 %add_ln42_32" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 54 'sext' 'sext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.94ns)   --->   "%add_ln42_21 = add i26 %sext_ln42_29, i26 %sext_ln73_30" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 55 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln73_31 = sext i21 %a_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 56 'sext' 'sext_ln73_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln73_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %a_1, i4 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 57 'bitconcatenate' 'shl_ln73_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln73_32 = sext i25 %shl_ln73_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 58 'sext' 'sext_ln73_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.90ns)   --->   "%add_ln42_33 = add i22 %sext_ln73_31, i22 4182016" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 59 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i22 %add_ln42_33" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 60 'sext' 'sext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.94ns)   --->   "%add_ln42_22 = add i26 %sext_ln42_30, i26 %sext_ln73_32" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 61 'add' 'add_ln42_22' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln42_20 = sext i21 %a_2" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 62 'sext' 'sext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.56ns)   --->   "%mul_ln42_3 = mul i26 %sext_ln42_20, i26 23" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 63 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln42_21 = sext i21 %a_3" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 64 'sext' 'sext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.56ns)   --->   "%mul_ln42_4 = mul i26 %sext_ln42_21, i26 22" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 65 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%and_ln73_19 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %tmp_10, i4 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 66 'bitconcatenate' 'and_ln73_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln73_33 = sext i25 %and_ln73_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 67 'sext' 'sext_ln73_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%and_ln73_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i21.i1, i21 %tmp_10, i1 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 68 'bitconcatenate' 'and_ln73_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i22 %and_ln73_20" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 69 'sext' 'sext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.91ns)   --->   "%add_ln42_34 = add i23 %sext_ln42_31, i23 2048" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 70 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i23 %add_ln42_34" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 71 'sext' 'sext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.94ns)   --->   "%add_ln42_25 = add i26 %sext_ln42_32, i26 %sext_ln73_33" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 72 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln73_34 = sext i21 %a_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 73 'sext' 'sext_ln73_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.56ns)   --->   "%mul_ln73_1 = mul i27 %sext_ln73_34, i27 19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 74 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln73_35 = sext i21 %a_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 75 'sext' 'sext_ln73_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln73_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %a_5, i4 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 76 'bitconcatenate' 'shl_ln73_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln73_36 = sext i25 %shl_ln73_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 77 'sext' 'sext_ln73_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.90ns)   --->   "%add_ln42_35 = add i22 %sext_ln73_35, i22 4188160" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 78 'add' 'add_ln42_35' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i22 %add_ln42_35" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 79 'sext' 'sext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.94ns)   --->   "%add_ln42_26 = add i26 %sext_ln42_33, i26 %sext_ln73_36" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 80 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln42_22 = sext i21 %a_11" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 81 'sext' 'sext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.56ns)   --->   "%mul_ln42_5 = mul i26 %sext_ln42_22, i26 21" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 82 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln73_37 = sext i21 %a_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 83 'sext' 'sext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln73_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i21.i4, i21 %a_10, i4 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 84 'bitconcatenate' 'shl_ln73_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln73_38 = sext i25 %shl_ln73_s" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 85 'sext' 'sext_ln73_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.90ns)   --->   "%add_ln42_36 = add i22 %sext_ln73_37, i22 4192256" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 86 'add' 'add_ln42_36' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i22 %add_ln42_36" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 87 'sext' 'sext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.94ns)   --->   "%add_ln42_28 = add i26 %sext_ln42_34, i26 %sext_ln73_38" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 88 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i480 %layer17_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i336 %layer15_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_8, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 91 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i26 %add_ln42_17" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 92 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.95ns)   --->   "%add_ln42_16 = add i26 %mul_ln42, i26 67094528" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 93 'add' 'add_ln42_16' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i26 %add_ln42_16" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 94 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.95ns)   --->   "%add_ln42_18 = add i26 %mul_ln42_1, i26 67090432" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 95 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i26 %add_ln42_18" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 96 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.95ns)   --->   "%add_ln42_19 = add i26 %mul_ln42_2, i26 67098624" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 97 'add' 'add_ln42_19' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i26 %add_ln42_19" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 98 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i26 %add_ln42_20" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 99 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i26 %add_ln42_21" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 100 'sext' 'sext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.95ns)   --->   "%add_ln42_23 = add i26 %mul_ln42_3, i26 12288" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 101 'add' 'add_ln42_23' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i26 %add_ln42_23" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 102 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.95ns)   --->   "%add_ln42_24 = add i26 %mul_ln42_4, i26 67104768" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 103 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i26 %add_ln42_24" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 104 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln42_18 = sext i26 %add_ln42_25" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 105 'sext' 'sext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.95ns)   --->   "%add_ln42_27 = add i26 %mul_ln42_5, i26 67104768" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 106 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i26 %add_ln42_27" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 107 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i26 %add_ln42" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 108 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln46_5 = sext i27 %mul_ln73" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 109 'sext' 'sext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln46_6 = sext i26 %add_ln42_22" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 110 'sext' 'sext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln46_7 = sext i27 %mul_ln73_1" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 111 'sext' 'sext_ln46_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln46_8 = sext i26 %add_ln42_26" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 112 'sext' 'sext_ln46_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i476 @_ssdm_op_BitConcatenate.i476.i26.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30.i30, i26 %add_ln42_28, i30 %sext_ln70_5, i30 %sext_ln46_8, i30 %sext_ln46_7, i30 %sext_ln42_18, i30 %sext_ln70_4, i30 %sext_ln70_3, i30 %sext_ln46_6, i30 %sext_ln42_15, i30 %sext_ln46_5, i30 %sext_ln42_14, i30 %sext_ln70_2, i30 %sext_ln70_1, i30 %sext_ln46, i30 %sext_ln70, i30 %sext_ln42" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 113 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln46_9 = sext i476 %tmp" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 114 'sext' 'sext_ln46_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.82ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i480P0A, i480 %layer17_out, i480 %sext_ln46_9" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 115 'write' 'write_ln46' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 480> <Depth = 1> <FIFO>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 116 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.825ns
The critical path consists of the following:
	fifo read operation ('layer15_out_read', firmware/nnet_utils/nnet_batchnorm_stream.h:28) on port 'layer15_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:28) [6]  (1.825 ns)

 <State 2>: 2.560ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln42', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [29]  (2.560 ns)

 <State 3>: 2.780ns
The critical path consists of the following:
	'add' operation 26 bit ('add_ln42_16', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [30]  (0.955 ns)
	fifo write operation ('write_ln46', firmware/nnet_utils/nnet_batchnorm_stream.h:46) on port 'layer17_out' (firmware/nnet_utils/nnet_batchnorm_stream.h:46) [114]  (1.825 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
