
*** Running vivado
    with args -log design_acc_cordic_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_acc_cordic_ip_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_acc_cordic_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/4_rok_semestr_8/SDUP/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
Command: synth_design -top design_acc_cordic_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 394.254 ; gain = 99.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_acc_cordic_ip_0_0' [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_0/synth/design_acc_cordic_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0' [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ipshared/efd3/hdl/cordic_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0_S00_AXI' [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ipshared/efd3/hdl/cordic_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ipshared/efd3/hdl/cordic_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ipshared/efd3/hdl/cordic_ip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'BWT_transform' [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ipshared/efd3/hdl/cordic_ip_v1_0_S00_AXI.v:432]
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
	Parameter ilosc_liter bound to: 8 - type: integer 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ipshared/efd3/hdl/cordic_ip_v1_0_S00_AXI.v:469]
INFO: [Synth 8-6155] done synthesizing module 'BWT_transform' (1#1) [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ipshared/efd3/hdl/cordic_ip_v1_0_S00_AXI.v:432]
INFO: [Synth 8-6155] done synthesizing module 'cordic_ip_v1_0_S00_AXI' (2#1) [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ipshared/efd3/hdl/cordic_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cordic_ip_v1_0' (3#1) [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ipshared/efd3/hdl/cordic_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_acc_cordic_ip_0_0' (4#1) [d:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_0/synth/design_acc_cordic_ip_0_0.v:57]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design cordic_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.129 ; gain = 155.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.129 ; gain = 155.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 450.129 ; gain = 155.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 799.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 802.039 ; gain = 2.523
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 802.039 ; gain = 507.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 802.039 ; gain = 507.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 802.039 ; gain = 507.312
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BWT_transform'
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S1 |                              000 |                              001
                      S2 |                              001 |                              010
                      S3 |                              010 |                              011
                      S4 |                              011 |                              100
                      S5 |                              100 |                              101
                      S6 |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BWT_transform'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 802.039 ; gain = 507.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 20    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   6 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BWT_transform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 14    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 16    
Module cordic_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_acc_cordic_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_acc_cordic_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_acc_cordic_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_acc_cordic_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_acc_cordic_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_acc_cordic_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[3]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[4]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[5]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[6]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[7]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[8]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[9]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[10]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[11]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[12]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[13]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[14]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[16]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[17]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[18]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[19]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[20]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[21]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[23]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[24]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[25]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[27]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[29]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[30]' (FD) to 'inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/slv_reg3_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 802.039 ; gain = 507.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 809.398 ; gain = 514.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 810.691 ; gain = 515.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 854.191 ; gain = 559.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 854.191 ; gain = 559.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 854.191 ; gain = 559.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 854.191 ; gain = 559.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 854.191 ; gain = 559.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 854.191 ; gain = 559.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 854.191 ; gain = 559.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    68|
|2     |LUT1   |    34|
|3     |LUT2   |   214|
|4     |LUT3   |    35|
|5     |LUT4   |   177|
|6     |LUT5   |    97|
|7     |LUT6   |   475|
|8     |MUXF7  |    96|
|9     |FDRE   |   627|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |  1824|
|2     |  inst                          |cordic_ip_v1_0         |  1824|
|3     |    cordic_ip_v1_0_S00_AXI_inst |cordic_ip_v1_0_S00_AXI |  1824|
|4     |      BWT_transform_inst        |BWT_transform          |  1634|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 854.191 ; gain = 559.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 854.191 ; gain = 207.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 854.191 ; gain = 559.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_acc_cordic_ip_0_0' is not ideal for floorplanning, since the cellview 'BWT_transform' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 854.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 854.191 ; gain = 567.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 854.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.runs/design_acc_cordic_ip_0_0_synth_1/design_acc_cordic_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_acc_cordic_ip_0_0, cache-ID = ae863b1dfc750f35
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/4_rok_semestr_8/SDUP/BWT_onboard/BWT_onboard.runs/design_acc_cordic_ip_0_0_synth_1/design_acc_cordic_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_acc_cordic_ip_0_0_utilization_synth.rpt -pb design_acc_cordic_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 16:11:59 2023...
