//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	_Z12MatMulKernelPKiS0_iiiiiPi

.visible .entry _Z12MatMulKernelPKiS0_iiiiiPi(
	.param .u64 _Z12MatMulKernelPKiS0_iiiiiPi_param_0,
	.param .u64 _Z12MatMulKernelPKiS0_iiiiiPi_param_1,
	.param .u32 _Z12MatMulKernelPKiS0_iiiiiPi_param_2,
	.param .u32 _Z12MatMulKernelPKiS0_iiiiiPi_param_3,
	.param .u32 _Z12MatMulKernelPKiS0_iiiiiPi_param_4,
	.param .u32 _Z12MatMulKernelPKiS0_iiiiiPi_param_5,
	.param .u32 _Z12MatMulKernelPKiS0_iiiiiPi_param_6,
	.param .u64 _Z12MatMulKernelPKiS0_iiiiiPi_param_7
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<120>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd7, [_Z12MatMulKernelPKiS0_iiiiiPi_param_0];
	ld.param.u64 	%rd8, [_Z12MatMulKernelPKiS0_iiiiiPi_param_1];
	ld.param.u32 	%r26, [_Z12MatMulKernelPKiS0_iiiiiPi_param_2];
	ld.param.u32 	%r27, [_Z12MatMulKernelPKiS0_iiiiiPi_param_3];
	ld.param.u32 	%r28, [_Z12MatMulKernelPKiS0_iiiiiPi_param_5];
	ld.param.u32 	%r29, [_Z12MatMulKernelPKiS0_iiiiiPi_param_6];
	ld.param.u64 	%rd6, [_Z12MatMulKernelPKiS0_iiiiiPi_param_7];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd7;
	mov.u32 	%r31, %ntid.y;
	mov.u32 	%r32, %ctaid.y;
	mov.u32 	%r1, %tid.y;
	mad.lo.s32 	%r2, %r31, %r32, %r1;
	mov.u32 	%r33, %ntid.x;
	mov.u32 	%r34, %ctaid.x;
	mov.u32 	%r35, %tid.x;
	mad.lo.s32 	%r3, %r33, %r34, %r35;
	mov.u32 	%r119, 0;
	setp.lt.s32	%p1, %r27, 1;
	@%p1 bra 	BB0_12;

	mul.lo.s32 	%r4, %r3, %r27;
	and.b32  	%r42, %r27, 3;
	mov.u32 	%r114, 0;
	setp.eq.s32	%p2, %r42, 0;
	@%p2 bra 	BB0_2;

	setp.eq.s32	%p3, %r42, 1;
	@%p3 bra 	BB0_4;
	bra.uni 	BB0_5;

BB0_4:
	mov.u32 	%r113, %r114;
	bra.uni 	BB0_8;

BB0_2:
	mov.u32 	%r119, %r114;
	bra.uni 	BB0_9;

BB0_5:
	setp.eq.s32	%p4, %r42, 2;
	mov.u32 	%r111, %r114;
	@%p4 bra 	BB0_7;

	mul.wide.s32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd2, %rd9;
	mul.wide.s32 	%rd11, %r4, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.u32 	%r44, [%rd12];
	ld.global.u32 	%r45, [%rd10];
	mul.lo.s32 	%r46, %r44, %r45;
	min.s32 	%r47, %r28, %r46;
	max.s32 	%r48, %r29, %r47;
	min.s32 	%r49, %r28, %r48;
	max.s32 	%r111, %r29, %r49;
	mov.u32 	%r114, 1;

BB0_7:
	neg.s32 	%r50, %r114;
	and.b32  	%r51, %r50, %r26;
	add.s32 	%r52, %r51, %r2;
	mul.wide.s32 	%rd13, %r52, 4;
	add.s64 	%rd14, %rd2, %rd13;
	add.s32 	%r53, %r114, %r4;
	mul.wide.s32 	%rd15, %r53, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.u32 	%r54, [%rd16];
	ld.global.u32 	%r55, [%rd14];
	mul.lo.s32 	%r56, %r54, %r55;
	min.s32 	%r57, %r28, %r56;
	max.s32 	%r58, %r29, %r57;
	add.s32 	%r59, %r58, %r111;
	min.s32 	%r60, %r28, %r59;
	max.s32 	%r113, %r29, %r60;
	add.s32 	%r114, %r114, 1;

BB0_8:
	mad.lo.s32 	%r61, %r114, %r26, %r2;
	mul.wide.s32 	%rd17, %r61, 4;
	add.s64 	%rd18, %rd2, %rd17;
	add.s32 	%r62, %r114, %r4;
	mul.wide.s32 	%rd19, %r62, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u32 	%r63, [%rd20];
	ld.global.u32 	%r64, [%rd18];
	mul.lo.s32 	%r65, %r63, %r64;
	min.s32 	%r66, %r28, %r65;
	max.s32 	%r67, %r29, %r66;
	add.s32 	%r68, %r67, %r113;
	min.s32 	%r69, %r28, %r68;
	max.s32 	%r119, %r29, %r69;
	add.s32 	%r114, %r114, 1;

BB0_9:
	setp.lt.u32	%p5, %r27, 4;
	@%p5 bra 	BB0_12;

	mad.lo.s32 	%r74, %r27, %r3, %r114;
	mul.wide.s32 	%rd21, %r74, 4;
	add.s64 	%rd31, %rd1, %rd21;
	shl.b32 	%r16, %r26, 2;
	mad.lo.s32 	%r116, %r114, %r26, %r2;

BB0_11:
	mul.wide.s32 	%rd22, %r116, 4;
	add.s64 	%rd23, %rd2, %rd22;
	ld.global.u32 	%r78, [%rd31];
	ld.global.u32 	%r79, [%rd23];
	mul.lo.s32 	%r80, %r78, %r79;
	min.s32 	%r81, %r28, %r80;
	max.s32 	%r82, %r29, %r81;
	add.s32 	%r83, %r82, %r119;
	min.s32 	%r84, %r28, %r83;
	max.s32 	%r85, %r29, %r84;
	cvt.s64.s32	%rd24, %r16;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.u32 	%r86, [%rd31+4];
	ld.global.u32 	%r87, [%rd25];
	mul.lo.s32 	%r88, %r86, %r87;
	min.s32 	%r89, %r28, %r88;
	max.s32 	%r90, %r29, %r89;
	add.s32 	%r91, %r90, %r85;
	min.s32 	%r92, %r28, %r91;
	max.s32 	%r93, %r29, %r92;
	add.s64 	%rd26, %rd25, %rd24;
	ld.global.u32 	%r94, [%rd31+8];
	ld.global.u32 	%r95, [%rd26];
	mul.lo.s32 	%r96, %r94, %r95;
	min.s32 	%r97, %r28, %r96;
	max.s32 	%r98, %r29, %r97;
	add.s32 	%r99, %r98, %r93;
	min.s32 	%r100, %r28, %r99;
	max.s32 	%r101, %r29, %r100;
	add.s64 	%rd27, %rd26, %rd24;
	ld.global.u32 	%r102, [%rd31+12];
	ld.global.u32 	%r103, [%rd27];
	mul.lo.s32 	%r104, %r102, %r103;
	min.s32 	%r105, %r28, %r104;
	max.s32 	%r106, %r29, %r105;
	add.s32 	%r107, %r106, %r101;
	min.s32 	%r108, %r28, %r107;
	max.s32 	%r119, %r29, %r108;
	add.s64 	%rd31, %rd31, 16;
	add.s32 	%r116, %r116, %r16;
	add.s32 	%r114, %r114, 4;
	setp.lt.s32	%p6, %r114, %r27;
	@%p6 bra 	BB0_11;

BB0_12:
	cvta.to.global.u64 	%rd28, %rd6;
	mad.lo.s32 	%r109, %r3, %r26, %r2;
	mul.wide.s32 	%rd29, %r109, 4;
	add.s64 	%rd30, %rd28, %rd29;
	st.global.u32 	[%rd30], %r119;
	ret;
}


