<!--
Devices using this peripheral: 
      MK10D5
      MK10D7
      MK10D10
      MK10DZ10
      MK10F12
      MK11D5
      MK12D5
      MK20D5
      MK20D7
      MK20D10
      MK20DZ10
      MK20F12
      MK21D5
      MK21F12
      MK21FA12
      MK22D5
      MK22F12
      MK22F51212
      MK22FA12
      MK24F12
      MK24F25612
      MK30D7
      MK30D10
      MK30DZ10
      MK40D7
      MK40D10
      MK40DZ10
      MK50D7
      MK50D10
      MK50DZ10
      MK51D7
      MK51D10
      MK51DZ10
      MK52D10
      MK52DZ10
      MK53D10
      MK53DZ10
      MK60D10
      MK60DZ10
      MK60F12
      MK60F15
      MK61F15
      MK63F12
      MK64F12
      MK65F18
      MK66F18
      MK70F15
-->
      <peripheral>
         <?sourceFile "TPIU_0" ?>
         <name>TPIU</name>
         <description>Trace Port Interface Unit</description>
         <groupName>TPIU</groupName>
         <headerStructName>TPIU</headerStructName>
         <baseAddress>0xE0040000</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x10</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xF0</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x300</offset>
            <size>0xC</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xEE8</offset>
            <size>0xC</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xEF8</offset>
            <size>0xC</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFA0</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFC8</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFD0</offset>
            <size>0x30</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>SSPSR</name>
               <description>Supported Parallel Port Size Register</description>
               <addressOffset>0x0</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>SWIDTH</name>
                     <description>SWIDTH[N] represents a trace port width of (N+1). The meaning of each bit is:\n
0 = Width (N+1) not supported.\n
1 = Width (N+1) supported</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>CSPSR</name>
               <description>Current Parallel Port Size Register</description>
               <addressOffset>0x4</addressOffset>
               <fields>
                  <field>
                     <name>CWIDTH</name>
                     <description>CWIDTH[N] represents a trace port width of (N+1). The meaning of each bit is:\n
0 = Width (N+1) is not the current trace port width.\n
1 = Width (N+1) is the current trace port width</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>ACPR</name>
               <description>Asynchronous Clock Prescaler Register</description>
               <addressOffset>0x10</addressOffset>
               <fields>
                  <field>
                     <name>PRESCALER</name>
                     <description>Divisor for TRACECLKIN is Prescaler + 1</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>13</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>SPPR</name>
               <description>Selected Pin Protocol Register</description>
               <addressOffset>0xF0</addressOffset>
               <resetValue>0x1</resetValue>
               <fields>
                  <field>
                     <name>TXMODE</name>
                     <description>Specified the protocol for trace output from the TPIU</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Parallel trace port mode</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Asynchronous SWO, using Manchester encoding</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Asynchronous SWO, using NRZ encoding</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Reserved. The effect of selecting a reserved value, or a mode that the implementation does not support, is UNPREDICTABLE</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>FFSR</name>
               <description>Formatter and Flush Status Register</description>
               <addressOffset>0x300</addressOffset>
               <access>read-only</access>
               <resetValue>0x8</resetValue>
               <fields>
                  <field>
                     <name>F1InProg</name>
                     <description>F1InProg. This bit always reads zero</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FtStopped</name>
                     <description>FtStopped. This bit always reads zero</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TCPresent</name>
                     <description>TCPresent. This bit always reads zero</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FtNonStop</name>
                     <description>FtNonStop. Formatter cannot be stopped</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>FFCR</name>
               <description>Formatter and Flush Control Register</description>
               <addressOffset>0x304</addressOffset>
               <resetValue>0x102</resetValue>
               <fields>
                  <field>
                     <name>EnFCont</name>
                     <description>Enable continuous formatting</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Continuous formatting disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Continuous formatting enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TrigIn</name>
                     <description>This bit Reads-As-One (RAO), specifying that triggers are inserted when a trigger pin is asserted</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>FSCR</name>
               <description>Formatter Synchronization Counter Register</description>
               <addressOffset>0x308</addressOffset>
               <resetValue>0x40</resetValue>
               <fields>
                  <field>
                     <name>CycCount</name>
                     <description>CycCount[11:0]. 12-bit counter value to indicate the number of complete frames between full synchronization packets. Default value is 64 (0x40)</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>12</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>TRIGGER</name>
               <description>Trigger Register</description>
               <addressOffset>0xEE8</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>TRIGGER</name>
                     <description>TRIGGER input value. When read, this bit returns the TRIGGER input</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>FIFODATA0</name>
               <description>FIFODATA0 Register</description>
               <addressOffset>0xEEC</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>ETMdata0</name>
                     <description>ETM trace data. The TPIU discards this data when the registers is read</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
                  <field>
                     <name>ETMdata1</name>
                     <description>ETM trace data. The TPIU discards this data when the registers is read</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
                  <field>
                     <name>ETMdata2</name>
                     <description>ETM trace data. The TPIU discards this data when the registers is read</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
                  <field>
                     <name>ETMbytecount</name>
                     <description>Number of bytes of ETM trace data since last read of Integration ETM Data Register</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>ETMATVALID</name>
                     <description>Returns the value of the ETM ATVALID signal</description>
                     <bitOffset>26</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ITMbytecount</name>
                     <description>Number of bytes of ITM trace data since last read of Integration ITM Data Register</description>
                     <bitOffset>27</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>ITMATVALID</name>
                     <description>Returns the value of the ITM ATVALID signal</description>
                     <bitOffset>29</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITATBCTR2</name>
               <description>Integration Test ATB Control 2 Register</description>
               <addressOffset>0xEF0</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>ATREADY1_ATREADY2</name>
                     <description>This bit sets the value of both the ETM and ITM ATREADY</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITATBCTR0</name>
               <description>Integration Test ATB Control 0 Register</description>
               <addressOffset>0xEF8</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>ATVALID1_ATVALID2</name>
                     <description>A read of this bit returns the value of ATVALIDS1 OR-ed with ATVALIDS2</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>FIFODATA1</name>
               <description>FIFODATA1 Register</description>
               <addressOffset>0xEFC</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>ITMdata0</name>
                     <description>ITM trace data. The TPIU discards this data when the registers is read</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
                  <field>
                     <name>ITMdata1</name>
                     <description>ITM trace data. The TPIU discards this data when the registers is read</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
                  <field>
                     <name>ITMdata2</name>
                     <description>ITM trace data. The TPIU discards this data when the registers is read</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
                  <field>
                     <name>ETMbytecount</name>
                     <description>Number of bytes of ETM trace data since last read of Integration ETM Data Register</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>ETMATVALID</name>
                     <description>Returns the value of the ETM ATVALID signal</description>
                     <bitOffset>26</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ITMbytecount</name>
                     <description>Number of bytes of ITM trace data since last read of Integration ITM Data Register</description>
                     <bitOffset>27</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>ITMATVALID</name>
                     <description>Returns the value of the ITM ATVALID signal</description>
                     <bitOffset>29</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITCTRL</name>
               <description>Integration Mode Control Register</description>
               <addressOffset>0xF00</addressOffset>
               <fields>
                  <field>
                     <name>Mode</name>
                     <description>Specifies the current mode for the TPIU</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>normal mode</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>integration test mode</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>integration data test mode</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Reserved</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>CLAIMSET</name>
               <description>Claim Tag Set Register</description>
               <addressOffset>0xFA0</addressOffset>
               <resetValue>0xF</resetValue>
               <fields>
                  <field>
                     <name>CLAIMSET</name>
                     <description>A bit programmable register bank which sets the Claim Tag Value. \n
Write 1 to set the bit in the claim tag. A read will return a logic 1 for all implemented locations</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CLAIMCLR</name>
               <description>Claim Tag Clear Register</description>
               <addressOffset>0xFA4</addressOffset>
               <fields>
                  <field>
                     <name>CLAIMCLR</name>
                     <description>A bit programmable register bank that is zero at reset.\n
Write 1 to clear the bit in the claim tag. On reads, returns the current setting of the claim tag</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DEVID</name>
               <description>TPIU_DEVID Register</description>
               <addressOffset>0xFC8</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>NumberOfTraceInputs</name>
                     <description>Number of trace inputs. Specifies the number of trace inputs:\n
b000000 = 1 input\n
b000001 = 2 inputs\n
If your implementation includes an ETM, the value of this field is b000001</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
                  <field>
                     <name>TRACECELKIN</name>
                     <description>Asynchronous TRACECLKIN. Specifies whether TRACECLKIN can be asynchronous to CLK</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>b0 = TRACECLKIN must be synchronous to CLK</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>b1 = TRACECLKIN can be asynchronous to CLK</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>MinimumBufferSize</name>
                     <description>Minimum buffer size. Specifies the minimum TPIU buffer size:\n
b010 = 4 bytes</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>TraceAndClockModes</name>
                     <description>Trace and clock modes. This bit Reads-As-Zero (RAZ), indicating that tracedata and clock modes are supported</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Supported</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Not supported</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>Manchester</name>
                     <description>Asynchronous Serial Wire Output (Manchester). This bit Reads-As-One (RAO), indicating that the output is supported</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>NRZ</name>
                     <description>Asynchronous Serial Wire Output (NRZ). This bit Reads-As-One (RAO), indicating that the output is supported</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID4</name>
               <description>Peripheral Identification Register 4</description>
               <addressOffset>0xFD0</addressOffset>
               <access>read-only</access>
               <resetValue>0x4</resetValue>
               <fields>
                  <field>
                     <name>JEP106</name>
                     <description>JEP106 continuation code</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>c4KB</name>
                     <description>4KB Count</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID5</name>
               <description>Peripheral Identification Register 5</description>
               <addressOffset>0xFD4</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PID6</name>
               <description>Peripheral Identification Register 6</description>
               <addressOffset>0xFD8</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PID7</name>
               <description>Peripheral Identification Register 7</description>
               <addressOffset>0xFDC</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PID0</name>
               <description>Peripheral Identification Register 0</description>
               <addressOffset>0xFE0</addressOffset>
               <access>read-only</access>
               <resetValue>0xA1</resetValue>
               <fields>
                  <field>
                     <name>PartNumber</name>
                     <description>Part Number [7:0]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID1</name>
               <description>Peripheral Identification Register 1</description>
               <addressOffset>0xFE4</addressOffset>
               <access>read-only</access>
               <resetValue>0xB9</resetValue>
               <fields>
                  <field>
                     <name>PartNumber</name>
                     <description>Part Number [11:8]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>JEP106_identity_code</name>
                     <description>JEP106 identity code [3:0]</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID2</name>
               <description>Peripheral Identification Register 2</description>
               <addressOffset>0xFE8</addressOffset>
               <access>read-only</access>
               <resetValue>0xB</resetValue>
               <fields>
                  <field>
                     <name>JEP106_identity_code</name>
                     <description>JEP106 identity code [6:4]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>Revision</name>
                     <description>Revision</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID3</name>
               <description>Peripheral Identification Register 3</description>
               <addressOffset>0xFEC</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>CustomerModified</name>
                     <description>Customer Modified</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>RevAnd</name>
                     <description>RevAnd</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID0</name>
               <description>Component Identification Register 0</description>
               <addressOffset>0xFF0</addressOffset>
               <access>read-only</access>
               <resetValue>0xD</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID1</name>
               <description>Component Identification Register 1</description>
               <addressOffset>0xFF4</addressOffset>
               <access>read-only</access>
               <resetValue>0x90</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>ComponentClass</name>
                     <description>Component class</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>ROM table</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1001</name>
                           <description>CoreSight component</description>
                           <value>0b1001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1111</name>
                           <description>PrimeCell of system component with no standardized register layout, for backward compatibility</description>
                           <value>0b1111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID2</name>
               <description>Component Identification Register 2</description>
               <addressOffset>0xFF8</addressOffset>
               <access>read-only</access>
               <resetValue>0x5</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID3</name>
               <description>Component Identification Register 3</description>
               <addressOffset>0xFFC</addressOffset>
               <access>read-only</access>
               <resetValue>0xB1</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
