-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lab1_1 is
port (
    a : IN STD_LOGIC_VECTOR (7 downto 0);
    b : IN STD_LOGIC_VECTOR (7 downto 0);
    c : IN STD_LOGIC_VECTOR (7 downto 0);
    d : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of lab1_1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "lab1_1,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a12t-csg325-1Q,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.180000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=0,HLS_SYN_LUT=16,HLS_VERSION=2019_1}";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal sext_ln4_2_fu_56_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln4_3_fu_60_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln4_fu_64_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_77_p3 : STD_LOGIC_VECTOR (15 downto 0);

    component lab1_1_mac_muladdbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    lab1_1_mac_muladdbkb_U1 : component lab1_1_mac_muladdbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        din0 => b,
        din1 => a,
        din2 => add_ln4_fu_64_p2,
        dout => grp_fu_77_p3);




    add_ln4_fu_64_p2 <= std_logic_vector(signed(sext_ln4_2_fu_56_p1) + signed(sext_ln4_3_fu_60_p1));
        ap_return <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_77_p3),32));

        sext_ln4_2_fu_56_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(c),9));

        sext_ln4_3_fu_60_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(d),9));

end behav;
