{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 14:57:34 2023 " "Info: Processing started: Mon Jan 09 14:57:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off no2 -c no2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off no2 -c no2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ck " "Info: Assuming node \"ck\" is an undefined clock" {  } { { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:t_rtl_0\|dffs\[13\] " "Info: Detected ripple clock \"lpm_counter:t_rtl_0\|dffs\[13\]\" as buffer" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:t_rtl_0\|dffs\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ck register C\[2\]~reg0 register s\[4\]~reg0 53.48 MHz 18.7 ns Internal " "Info: Clock \"ck\" has Internal fmax of 53.48 MHz between source register \"C\[2\]~reg0\" and destination register \"s\[4\]~reg0\" (period= 18.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.200 ns + Longest register register " "Info: + Longest register to register delay is 14.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C\[2\]~reg0 1 REG LC4 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4; Fanout = 24; REG Node = 'C\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.200 ns) 3.600 ns Selector2~23 2 COMB LC9 1 " "Info: 2: + IC(2.400 ns) + CELL(1.200 ns) = 3.600 ns; Loc. = LC9; Fanout = 1; COMB Node = 'Selector2~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { C[2]~reg0 Selector2~23 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 4.500 ns Selector2~28 3 COMB LC10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 4.500 ns; Loc. = LC10; Fanout = 1; COMB Node = 'Selector2~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector2~23 Selector2~28 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 8.700 ns Selector2~19 4 COMB LC11 1 " "Info: 4: + IC(0.000 ns) + CELL(4.200 ns) = 8.700 ns; Loc. = LC11; Fanout = 1; COMB Node = 'Selector2~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Selector2~28 Selector2~19 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 14.200 ns s\[4\]~reg0 5 REG LC36 9 " "Info: 5: + IC(2.300 ns) + CELL(3.200 ns) = 14.200 ns; Loc. = LC36; Fanout = 9; REG Node = 's\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Selector2~19 s[4]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.500 ns ( 66.90 % ) " "Info: Total cell delay = 9.500 ns ( 66.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 33.10 % ) " "Info: Total interconnect delay = 4.700 ns ( 33.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { C[2]~reg0 Selector2~23 Selector2~28 Selector2~19 s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { C[2]~reg0 {} Selector2~23 {} Selector2~28 {} Selector2~19 {} s[4]~reg0 {} } { 0.000ns 2.400ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 10.100 ns + Shortest register " "Info: + Shortest clock path from clock \"ck\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns ck 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:t_rtl_0\|dffs\[13\] 2 REG LC25 11 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC25; Fanout = 11; REG Node = 'lpm_counter:t_rtl_0\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ck lpm_counter:t_rtl_0|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns s\[4\]~reg0 3 REG LC36 9 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC36; Fanout = 9; REG Node = 's\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} s[4]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 10.100 ns - Longest register " "Info: - Longest clock path from clock \"ck\" to source register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns ck 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:t_rtl_0\|dffs\[13\] 2 REG LC25 11 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC25; Fanout = 11; REG Node = 'lpm_counter:t_rtl_0\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ck lpm_counter:t_rtl_0|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns C\[2\]~reg0 3 REG LC4 24 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC4; Fanout = 24; REG Node = 'C\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter:t_rtl_0|dffs[13] C[2]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] C[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} C[2]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} s[4]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] C[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} C[2]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.200 ns" { C[2]~reg0 Selector2~23 Selector2~28 Selector2~19 s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.200 ns" { C[2]~reg0 {} Selector2~23 {} Selector2~28 {} Selector2~19 {} s[4]~reg0 {} } { 0.000ns 2.400ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} s[4]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] C[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} C[2]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "s\[4\]~reg0 R\[0\] ck 8.400 ns register " "Info: tsu for register \"s\[4\]~reg0\" (data pin = \"R\[0\]\", clock pin = \"ck\") is 8.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.600 ns + Longest pin register " "Info: + Longest pin to register delay is 15.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns R\[0\] 1 PIN PIN_8 53 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_8; Fanout = 53; PIN Node = 'R\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.200 ns) 5.000 ns Selector2~23 2 COMB LC9 1 " "Info: 2: + IC(2.400 ns) + CELL(1.200 ns) = 5.000 ns; Loc. = LC9; Fanout = 1; COMB Node = 'Selector2~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { R[0] Selector2~23 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 5.900 ns Selector2~28 3 COMB LC10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 5.900 ns; Loc. = LC10; Fanout = 1; COMB Node = 'Selector2~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Selector2~23 Selector2~28 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 10.100 ns Selector2~19 4 COMB LC11 1 " "Info: 4: + IC(0.000 ns) + CELL(4.200 ns) = 10.100 ns; Loc. = LC11; Fanout = 1; COMB Node = 'Selector2~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Selector2~28 Selector2~19 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 15.600 ns s\[4\]~reg0 5 REG LC36 9 " "Info: 5: + IC(2.300 ns) + CELL(3.200 ns) = 15.600 ns; Loc. = LC36; Fanout = 9; REG Node = 's\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Selector2~19 s[4]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.900 ns ( 69.87 % ) " "Info: Total cell delay = 10.900 ns ( 69.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 30.13 % ) " "Info: Total interconnect delay = 4.700 ns ( 30.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { R[0] Selector2~23 Selector2~28 Selector2~19 s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { R[0] {} R[0]~out {} Selector2~23 {} Selector2~28 {} Selector2~19 {} s[4]~reg0 {} } { 0.000ns 0.000ns 2.400ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 10.100 ns - Shortest register " "Info: - Shortest clock path from clock \"ck\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns ck 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:t_rtl_0\|dffs\[13\] 2 REG LC25 11 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC25; Fanout = 11; REG Node = 'lpm_counter:t_rtl_0\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ck lpm_counter:t_rtl_0|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns s\[4\]~reg0 3 REG LC36 9 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC36; Fanout = 9; REG Node = 's\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} s[4]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.600 ns" { R[0] Selector2~23 Selector2~28 Selector2~19 s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.600 ns" { R[0] {} R[0]~out {} Selector2~23 {} Selector2~28 {} Selector2~19 {} s[4]~reg0 {} } { 0.000ns 0.000ns 2.400ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 1.200ns 0.900ns 4.200ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} s[4]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ck s\[4\] s\[4\]~reg0 13.500 ns register " "Info: tco from clock \"ck\" to destination pin \"s\[4\]\" through register \"s\[4\]~reg0\" is 13.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 10.100 ns + Longest register " "Info: + Longest clock path from clock \"ck\" to source register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns ck 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:t_rtl_0\|dffs\[13\] 2 REG LC25 11 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC25; Fanout = 11; REG Node = 'lpm_counter:t_rtl_0\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ck lpm_counter:t_rtl_0|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns s\[4\]~reg0 3 REG LC36 9 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC36; Fanout = 9; REG Node = 's\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} s[4]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register pin " "Info: + Longest register to pin delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s\[4\]~reg0 1 REG LC36 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC36; Fanout = 9; REG Node = 's\[4\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[4]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 1.800 ns s\[4\] 2 PIN PIN_26 0 " "Info: 2: + IC(0.000 ns) + CELL(1.800 ns) = 1.800 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 's\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { s[4]~reg0 s[4] } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 100.00 % ) " "Info: Total cell delay = 1.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { s[4]~reg0 s[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { s[4]~reg0 {} s[4] {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] s[4]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} s[4]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { s[4]~reg0 s[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { s[4]~reg0 {} s[4] {} } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "s\[2\]~reg0 R\[0\] ck 4.400 ns register " "Info: th for register \"s\[2\]~reg0\" (data pin = \"R\[0\]\", clock pin = \"ck\") is 4.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 10.100 ns + Longest register " "Info: + Longest clock path from clock \"ck\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.300 ns) 2.300 ns ck 1 CLK PIN_43 14 " "Info: 1: + IC(0.000 ns) + CELL(2.300 ns) = 2.300 ns; Loc. = PIN_43; Fanout = 14; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 5.200 ns lpm_counter:t_rtl_0\|dffs\[13\] 2 REG LC25 11 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 5.200 ns; Loc. = LC25; Fanout = 11; REG Node = 'lpm_counter:t_rtl_0\|dffs\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ck lpm_counter:t_rtl_0|dffs[13] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 10.100 ns s\[2\]~reg0 3 REG LC40 8 " "Info: 3: + IC(2.400 ns) + CELL(2.500 ns) = 10.100 ns; Loc. = LC40; Fanout = 8; REG Node = 's\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_counter:t_rtl_0|dffs[13] s[2]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 76.24 % ) " "Info: Total cell delay = 7.700 ns ( 76.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 23.76 % ) " "Info: Total interconnect delay = 2.400 ns ( 23.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] s[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} s[2]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns R\[0\] 1 PIN PIN_8 53 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_8; Fanout = 53; PIN Node = 'R\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(3.200 ns) 7.000 ns s\[2\]~reg0 2 REG LC40 8 " "Info: 2: + IC(2.400 ns) + CELL(3.200 ns) = 7.000 ns; Loc. = LC40; Fanout = 8; REG Node = 's\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { R[0] s[2]~reg0 } "NODE_NAME" } } { "no2.v" "" { Text "C:/Users/hj6hk/OneDrive/桌面/cpld_try/logic_verilog/new_2/no2/no2.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 65.71 % ) " "Info: Total cell delay = 4.600 ns ( 65.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 34.29 % ) " "Info: Total interconnect delay = 2.400 ns ( 34.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { R[0] s[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { R[0] {} R[0]~out {} s[2]~reg0 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { ck lpm_counter:t_rtl_0|dffs[13] s[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { ck {} ck~out {} lpm_counter:t_rtl_0|dffs[13] {} s[2]~reg0 {} } { 0.000ns 0.000ns 0.000ns 2.400ns } { 0.000ns 2.300ns 2.900ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { R[0] s[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { R[0] {} R[0]~out {} s[2]~reg0 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 14:57:35 2023 " "Info: Processing ended: Mon Jan 09 14:57:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
