#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 14 15:18:33 2023
# Process ID: 15159
# Current directory: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger
# Command line: vivado /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.xpr
# Log file: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/vivado.log
# Journal file: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.xpr
INFO: [Project 1-313] Project file moved from '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/timestamp/timestamp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/clu_2022'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/maclogger_2022_30port_64bit'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 7393.488 ; gain = 72.141 ; free physical = 7679 ; free virtual = 20201
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_0
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_1
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_2
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_3
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_4
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_5
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_6
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_7
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw0_fifo
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw1_fifo
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_2
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw2_fifo
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_1_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_lin_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_canfd_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_0
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_1
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_2
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_5
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_6
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_7
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_8
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_9
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_canfd
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_0
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_1
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_sw_mac_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_10
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_11
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_3
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_2
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_3
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_5
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_6
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_7
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_uart_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sgmii_signal_detect
Adding component instance block -- xilinx.com:hls:timestamp:1.0 - timestamp_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_ps_clu
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_ps_mac
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_8
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_9
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac2_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac0_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac1_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_clu_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw2_fifo1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw1_fifo1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw0_fifo1
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_10
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_11
Adding component instance block -- xilinx.com:hls:clu:1.0 - clu_0
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_2
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_1
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_0
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sgmii_signal_detect1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sgmii_signal_detect2
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Excluding slave segment /axi_ethernet_2/s_axi/Reg0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw2_fifo/S_AXI/Mem0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_1/s_axi/Reg0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw1_fifo/S_AXI/Mem0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_0/s_axi/Reg0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw0_fifo/S_AXI/Mem0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
Successfully read diagram <design_1> from block design file </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8223.891 ; gain = 0.000 ; free physical = 7565 ; free virtual = 20102
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-2-i
startgroup
set_property -dict [list CONFIG.SupportLevel {1}] [get_bd_cells axi_ethernet_0]
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_929b_pcs_pma_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_929b_pcs_pma_0: PART : xczu5ev-sfvc784-2-i
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_929b_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_929b_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8223.891 ; gain = 0.000 ; free physical = 6631 ; free virtual = 19307
delete_bd_objs [get_bd_nets util_ds_buf_0_BUFG_GT_O] [get_bd_nets util_ds_buf_0_BUFG_GT_O] [get_bd_nets axi_ethernet_0_rxoutclk]
endgroup
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
startgroup
set_property -dict [list CONFIG.SupportLevel {0}] [get_bd_cells axi_ethernet_1]
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_926b_pcs_pma_0: ARCHITECTURE : zynquplus
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_926b_pcs_pma_0: PART : xczu5ev-sfvc784-2-i
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_926b_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_926b_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8765.277 ; gain = 0.000 ; free physical = 6566 ; free virtual = 19243
delete_bd_objs [get_bd_nets axi_ethernet_0_mmcm_locked_out] [get_bd_nets axi_ethernet_1_userclk_out] [get_bd_nets axi_ethernet_0_userclk2_out] [get_bd_nets axi_ethernet_0_pma_reset_out] [get_bd_nets axi_ethernet_1_gtref_clk_out] [get_bd_intf_nets mgt_clk_0_1]
endgroup
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_1/mmcm_locked] [get_bd_pins axi_ethernet_0/mmcm_locked_out]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_1/userclk] [get_bd_pins axi_ethernet_0/userclk_out]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_0/userclk2_out] [get_bd_pins axi_ethernet_1/userclk2]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_1/pma_reset] [get_bd_pins axi_ethernet_0/pma_reset_out]
connect_bd_net [get_bd_pins axi_ethernet_0/gtref_clk_out] [get_bd_pins axi_ethernet_1/gtref_clk]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_2/userclk] [get_bd_pins axi_ethernet_0/userclk_out]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_2/userclk2] [get_bd_pins clk_wiz_0/clk_out3]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
disconnect_bd_net /Net1 [get_bd_pins axi_ethernet_2/userclk2]
connect_bd_net [get_bd_pins axi_ethernet_2/userclk2] [get_bd_pins axi_ethernet_0/userclk2_out]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_intf_net [get_bd_intf_ports mgt_clk_sw0] [get_bd_intf_pins axi_ethernet_0/mgt_clk]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_I] [get_bd_pins axi_ethernet_1/rxoutclk]
connect_bd_net [get_bd_pins axi_ethernet_1/rxuserclk] [get_bd_pins axi_ethernet_1/rxuserclk2]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_GT_O] [get_bd_pins axi_ethernet_1/rxuserclk]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_2/pma_reset] [get_bd_pins axi_ethernet_0/pma_reset_out]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_2/gtref_clk] [get_bd_pins axi_ethernet_0/gtref_clk_out]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
connect_bd_net [get_bd_pins axi_ethernet_2/mmcm_locked] [get_bd_pins util_ds_buf_1/BUFG_GT_O]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
disconnect_bd_net /Net [get_bd_pins axi_ethernet_2/mmcm_locked]
connect_bd_net [get_bd_pins axi_ethernet_2/mmcm_locked] [get_bd_pins axi_ethernet_0/mmcm_locked_out]
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
save_bd_design
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
regenerate_bd_layout
set_property location {6 2966 1226} [get_bd_cells axi_ethernet_0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_canfd clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_canfd clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_1_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_1_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_xc_ps_clu/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_xc_ps_clu/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_xc_ps_mac/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_xc_ps_mac/xbar/M00_AXI(0)
WARNING: [BD 41-927] Following properties on pin /clu_0/ap_clk have been updated from connected ip, but BD cell '/clu_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </clu_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_2/ap_clk have been updated from connected ip, but BD cell '/mac_logger_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_1/ap_clk have been updated from connected ip, but BD cell '/mac_logger_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_0/ap_clk have been updated from connected ip, but BD cell '/mac_logger_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_0> to completely resolve these warnings.
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_rid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_bid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac2_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac2_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac0_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac0_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac1_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac1_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_rid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_bid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac2_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac2_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac0_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac0_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac1_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac1_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/synth/design_1_axi_ethernet_3_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_1 .
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/synth/design_1_axi_ethernet_4_0.hwdef
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/design_1_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_1_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_clu/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s01_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac2_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac0_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac1_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_clu_ipcore/s01_couplers/auto_pc .
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Feb 14 15:35:13 2023] Launched synth_1...
Run output will be captured here: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.runs/synth_1/runme.log
[Tue Feb 14 15:35:13 2023] Launched impl_1...
Run output will be captured here: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:03:55 ; elapsed = 00:03:20 . Memory (MB): peak = 9005.629 ; gain = 230.359 ; free physical = 6620 ; free virtual = 19024
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
open_project /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/timestamp/timestamp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/clu_2022'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/maclogger_2022_30port_64bit'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 9005.629 ; gain = 0.000 ; free physical = 3566 ; free virtual = 16010
update_compile_order -fileset sources_1
current_project datalogger
current_project datalogger(2)
close_project
file copy -force /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger.runs/impl_1/design_1_wrapper.bit /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G/datalogger/datalogger3.bit
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 10:44:39 2023...
