// Seed: 1984368357
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wire  id_3
);
  wand id_5;
  assign id_5 = 1 - 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    output logic id_4,
    input tri id_5,
    input wand id_6,
    output supply1 id_7
);
  always begin
    if (id_5) id_4 <= (id_2) << {id_0{1'b0}};
  end
  module_0(
      id_2, id_5, id_5, id_3
  );
endmodule
