#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov 12 17:55:47 2021
# Process ID: 9720
# Current directory: C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5328 C:\Users\0\Midget\SKL\SKL_Zed_PS_SPI\SKL_Zed_PS_SPI.xpr
# Log file: C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/vivado.log
# Journal file: C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:PL_SPI_v1_0:1.0 [get_ips  Zed_SPI_PL_SPI_v1_0_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Zed_SPI_PL_SPI_v1_0_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd]
catch { config_ip_cache -export [get_ips -all Zed_SPI_PL_SPI_v1_0_0_0] }
catch { config_ip_cache -export [get_ips -all Zed_SPI_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd]
launch_runs Zed_SPI_PL_SPI_v1_0_0_0_synth_1 -jobs 8
wait_on_run Zed_SPI_PL_SPI_v1_0_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd] -directory C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.ip_user_files -ipstatic_source_dir C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.cache/compile_simlib/modelsim} {questa=C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.cache/compile_simlib/questa} {riviera=C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.cache/compile_simlib/riviera} {activehdl=C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets PL_SPI_v1_0_0_o_LED] [get_bd_ports o_LED_0]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PL_SPI_DDS_9910_v1_0:1.0 PL_SPI_DDS_9910_v1_0_0
endgroup
set_property location {4 1177 447} [get_bd_cells PL_SPI_DDS_9910_v1_0_0]
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/i_SPI_MISO]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/o_SPI_CS]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/o_SPI_CLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/o_SPI_MOSI]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PL_SPI_DDS_9910_v1_0_0/o_GPIO]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/PL_SPI_DDS_9910_v1_0_0/s00_axi} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PL_SPI_DDS_9910_v1_0_0/s00_axi]
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
ipx::edit_ip_in_project -upgrade true -name PL_SPI_DDS_9910_v1_0_v1_0_project -directory C:/Users/0/Midget/SKL/SKL_Zed_PS_SPI/SKL_Zed_PS_SPI.tmp/PL_SPI_DDS_9910_v1_0_v1_0_project c:/Users/0/Midget/SKL/ip_repo/PL_SPI_DDS_9910_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
update_ip_catalog -rebuild -scan_changes
