TimeQuest Timing Analyzer report for Huerta_Automatizada
Sun Jun 13 02:35:28 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'enter_planta_3'
 13. Slow Model Setup: 'enter_planta_2'
 14. Slow Model Setup: 'enter_planta_1'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'enter_planta_1'
 17. Slow Model Hold: 'enter_planta_2'
 18. Slow Model Hold: 'enter_planta_3'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'enter_planta_1'
 21. Slow Model Minimum Pulse Width: 'enter_planta_2'
 22. Slow Model Minimum Pulse Width: 'enter_planta_3'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'clk'
 35. Fast Model Setup: 'enter_planta_3'
 36. Fast Model Setup: 'enter_planta_2'
 37. Fast Model Setup: 'enter_planta_1'
 38. Fast Model Hold: 'clk'
 39. Fast Model Hold: 'enter_planta_1'
 40. Fast Model Hold: 'enter_planta_2'
 41. Fast Model Hold: 'enter_planta_3'
 42. Fast Model Minimum Pulse Width: 'clk'
 43. Fast Model Minimum Pulse Width: 'enter_planta_1'
 44. Fast Model Minimum Pulse Width: 'enter_planta_2'
 45. Fast Model Minimum Pulse Width: 'enter_planta_3'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Progagation Delay
 58. Minimum Progagation Delay
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Huerta_Automatizada                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; clk            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }            ;
; enter_planta_1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enter_planta_1 } ;
; enter_planta_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enter_planta_2 } ;
; enter_planta_3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enter_planta_3 } ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                       ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note                                                          ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; 155.4 MHz  ; 155.4 MHz       ; clk            ;                                                               ;
; 503.02 MHz ; 405.02 MHz      ; enter_planta_3 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 604.23 MHz ; 405.02 MHz      ; enter_planta_2 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 631.31 MHz ; 405.02 MHz      ; enter_planta_1 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------+
; Slow Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -5.435 ; -307.140      ;
; enter_planta_3 ; -0.988 ; -1.388        ;
; enter_planta_2 ; -0.655 ; -1.268        ;
; enter_planta_1 ; -0.584 ; -1.349        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Slow Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -0.103 ; -0.103        ;
; enter_planta_1 ; 0.445  ; 0.000         ;
; enter_planta_2 ; 0.445  ; 0.000         ;
; enter_planta_3 ; 0.445  ; 0.000         ;
+----------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------+
; Slow Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -2.064 ; -360.679      ;
; enter_planta_1 ; -1.469 ; -5.135        ;
; enter_planta_2 ; -1.469 ; -5.135        ;
; enter_planta_3 ; -1.469 ; -5.135        ;
+----------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.435 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.347      ; 6.820      ;
; -5.435 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.347      ; 6.820      ;
; -5.435 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.347      ; 6.820      ;
; -5.435 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.347      ; 6.820      ;
; -5.367 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                            ; clk          ; clk         ; 1.000        ; 0.052      ; 6.457      ;
; -5.367 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                            ; clk          ; clk         ; 1.000        ; 0.052      ; 6.457      ;
; -5.367 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                            ; clk          ; clk         ; 1.000        ; 0.052      ; 6.457      ;
; -5.367 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                            ; clk          ; clk         ; 1.000        ; 0.052      ; 6.457      ;
; -5.343 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.114      ; 6.495      ;
; -5.343 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.114      ; 6.495      ;
; -5.343 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.114      ; 6.495      ;
; -5.343 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.114      ; 6.495      ;
; -5.338 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.114      ; 6.490      ;
; -5.338 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.114      ; 6.490      ;
; -5.338 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.114      ; 6.490      ;
; -5.338 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.114      ; 6.490      ;
; -5.264 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.072      ; 6.374      ;
; -5.264 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.072      ; 6.374      ;
; -5.264 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.072      ; 6.374      ;
; -5.264 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.072      ; 6.374      ;
; -5.201 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                              ; clk          ; clk         ; 1.000        ; 0.095      ; 6.334      ;
; -5.201 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                              ; clk          ; clk         ; 1.000        ; 0.095      ; 6.334      ;
; -5.201 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                              ; clk          ; clk         ; 1.000        ; 0.095      ; 6.334      ;
; -5.201 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                              ; clk          ; clk         ; 1.000        ; 0.095      ; 6.334      ;
; -5.123 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                            ; clk          ; clk         ; 1.000        ; 0.075      ; 6.236      ;
; -5.123 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                            ; clk          ; clk         ; 1.000        ; 0.075      ; 6.236      ;
; -5.123 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                            ; clk          ; clk         ; 1.000        ; 0.075      ; 6.236      ;
; -5.123 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                            ; clk          ; clk         ; 1.000        ; 0.075      ; 6.236      ;
; -5.062 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.094      ; 6.194      ;
; -5.062 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.094      ; 6.194      ;
; -5.062 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.094      ; 6.194      ;
; -5.062 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.094      ; 6.194      ;
; -5.061 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                              ; clk          ; clk         ; 1.000        ; 0.095      ; 6.194      ;
; -5.061 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                              ; clk          ; clk         ; 1.000        ; 0.095      ; 6.194      ;
; -5.061 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                              ; clk          ; clk         ; 1.000        ; 0.095      ; 6.194      ;
; -5.061 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                              ; clk          ; clk         ; 1.000        ; 0.095      ; 6.194      ;
; -4.944 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_maximo_menta:inst18|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]         ; clk          ; clk         ; 1.000        ; 0.413      ; 6.395      ;
; -4.944 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_maximo_menta:inst18|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]         ; clk          ; clk         ; 1.000        ; 0.413      ; 6.395      ;
; -4.944 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_maximo_menta:inst18|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]         ; clk          ; clk         ; 1.000        ; 0.413      ; 6.395      ;
; -4.944 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_maximo_menta:inst18|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]         ; clk          ; clk         ; 1.000        ; 0.413      ; 6.395      ;
; -4.880 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.105      ; 6.023      ;
; -4.880 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.105      ; 6.023      ;
; -4.880 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.105      ; 6.023      ;
; -4.880 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.105      ; 6.023      ;
; -4.848 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]       ; clk          ; clk         ; 1.000        ; 0.321      ; 6.207      ;
; -4.848 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]       ; clk          ; clk         ; 1.000        ; 0.321      ; 6.207      ;
; -4.848 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]       ; clk          ; clk         ; 1.000        ; 0.321      ; 6.207      ;
; -4.848 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]       ; clk          ; clk         ; 1.000        ; 0.321      ; 6.207      ;
; -4.846 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.345      ; 6.229      ;
; -4.846 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.345      ; 6.229      ;
; -4.846 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.345      ; 6.229      ;
; -4.846 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.345      ; 6.229      ;
; -4.818 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.347      ; 6.203      ;
; -4.818 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.347      ; 6.203      ;
; -4.818 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.347      ; 6.203      ;
; -4.818 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.347      ; 6.203      ;
; -4.805 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.345      ; 6.188      ;
; -4.805 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.345      ; 6.188      ;
; -4.805 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.345      ; 6.188      ;
; -4.805 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.345      ; 6.188      ;
; -4.771 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                           ; clk          ; clk         ; 1.000        ; 0.114      ; 5.923      ;
; -4.771 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                           ; clk          ; clk         ; 1.000        ; 0.114      ; 5.923      ;
; -4.771 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                           ; clk          ; clk         ; 1.000        ; 0.114      ; 5.923      ;
; -4.771 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                           ; clk          ; clk         ; 1.000        ; 0.114      ; 5.923      ;
; -4.757 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.342      ; 6.137      ;
; -4.757 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.342      ; 6.137      ;
; -4.757 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.342      ; 6.137      ;
; -4.757 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.342      ; 6.137      ;
; -4.707 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]       ; clk          ; clk         ; 1.000        ; 0.321      ; 6.066      ;
; -4.707 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]       ; clk          ; clk         ; 1.000        ; 0.321      ; 6.066      ;
; -4.707 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]       ; clk          ; clk         ; 1.000        ; 0.321      ; 6.066      ;
; -4.707 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]       ; clk          ; clk         ; 1.000        ; 0.321      ; 6.066      ;
; -4.685 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.518      ; 6.241      ;
; -4.685 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.518      ; 6.241      ;
; -4.685 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.518      ; 6.241      ;
; -4.685 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.518      ; 6.241      ;
; -4.662 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_maximo_menta:inst20|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.414      ; 6.114      ;
; -4.662 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_fosforo_maximo_menta:inst20|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.414      ; 6.114      ;
; -4.662 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_fosforo_maximo_menta:inst20|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.414      ; 6.114      ;
; -4.662 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_fosforo_maximo_menta:inst20|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.414      ; 6.114      ;
; -4.649 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]  ; clk          ; clk         ; 1.000        ; 0.569      ; 6.256      ;
; -4.649 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]  ; clk          ; clk         ; 1.000        ; 0.569      ; 6.256      ;
; -4.649 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.072      ; 5.759      ;
; -4.649 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]  ; clk          ; clk         ; 1.000        ; 0.569      ; 6.256      ;
; -4.649 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]  ; clk          ; clk         ; 1.000        ; 0.569      ; 6.256      ;
; -4.649 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]  ; clk          ; clk         ; 1.000        ; 0.569      ; 6.256      ;
; -4.649 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]  ; clk          ; clk         ; 1.000        ; 0.569      ; 6.256      ;
; -4.649 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]  ; clk          ; clk         ; 1.000        ; 0.569      ; 6.256      ;
; -4.649 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]  ; clk          ; clk         ; 1.000        ; 0.569      ; 6.256      ;
; -4.649 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.072      ; 5.759      ;
; -4.649 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.072      ; 5.759      ;
; -4.649 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                             ; clk          ; clk         ; 1.000        ; 0.072      ; 5.759      ;
; -4.635 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.359      ; 6.032      ;
; -4.635 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.359      ; 6.032      ;
; -4.635 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.359      ; 6.032      ;
; -4.635 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.359      ; 6.032      ;
; -4.625 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.340      ; 6.003      ;
; -4.625 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.340      ; 6.003      ;
; -4.625 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.340      ; 6.003      ;
; -4.625 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.340      ; 6.003      ;
+--------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'enter_planta_3'                                                                                                                ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; -0.988 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.001     ; 2.025      ;
; -0.874 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.001     ; 1.911      ;
; -0.400 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.001      ; 1.439      ;
; -0.330 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 1.368      ;
; -0.311 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 1.349      ;
; -0.241 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 1.279      ;
; 0.113  ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.925      ;
; 0.307  ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.731      ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'enter_planta_2'                                                                                                                ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; -0.655 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.002     ; 1.691      ;
; -0.547 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 1.585      ;
; -0.426 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.002      ; 1.466      ;
; -0.383 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.002      ; 1.423      ;
; -0.367 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 1.405      ;
; -0.310 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 1.348      ;
; -0.187 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.002     ; 1.223      ;
; 0.307  ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.731      ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'enter_planta_1'                                                                                                              ;
+--------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; -0.584 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.076      ; 1.698      ;
; -0.546 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 1.584      ;
; -0.455 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.076     ; 1.417      ;
; -0.367 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 1.405      ;
; -0.320 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 1.358      ;
; -0.310 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.076      ; 1.424      ;
; -0.192 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.076     ; 1.154      ;
; 0.307  ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.731      ;
+--------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                            ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -0.103 ; Contador_de_0_a_5:inst1|inst1                                                                                                                     ; verificador:instx|fstate.valP                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 1.533      ;
; 0.084  ; enter_planta_1                                                                                                                                    ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_1 ; clk         ; 0.000        ; 3.612      ; 3.946      ;
; 0.174  ; Contador_de_0_a_5:inst1|inst                                                                                                                      ; verificador:instx|fstate.valK                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 1.810      ;
; 0.179  ; Contador_de_0_a_5:inst1|inst1                                                                                                                     ; verificador:instx|fstate.valN                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 1.815      ;
; 0.207  ; Contador_de_0_a_5:inst1|inst                                                                                                                      ; verificador:instx|fstate.valTemp                                                                                                                   ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 1.843      ;
; 0.207  ; Contador_de_0_a_5:inst1|inst                                                                                                                      ; verificador:instx|fstate.valHum                                                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 1.843      ;
; 0.221  ; enter_planta_2                                                                                                                                    ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_2 ; clk         ; 0.000        ; 3.359      ; 3.830      ;
; 0.266  ; Contador_de_0_a_5:inst1|inst                                                                                                                      ; verificador:instx|fstate.valN                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 1.902      ;
; 0.279  ; Contador_de_0_a_5:inst1|inst2                                                                                                                     ; verificador:instx|fstate.valK                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.348      ; 1.913      ;
; 0.285  ; Contador_de_0_a_5:inst1|inst2                                                                                                                     ; verificador:instx|fstate.valP                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.348      ; 1.919      ;
; 0.288  ; Contador_de_0_a_5:inst1|inst2                                                                                                                     ; verificador:instx|fstate.valN                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.348      ; 1.922      ;
; 0.318  ; Contador_de_0_a_5:inst1|inst2                                                                                                                     ; verificador:instx|fstate.valTemp                                                                                                                   ; enter_planta_2 ; clk         ; 0.000        ; 1.348      ; 1.952      ;
; 0.318  ; Contador_de_0_a_5:inst1|inst2                                                                                                                     ; verificador:instx|fstate.valHum                                                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.348      ; 1.952      ;
; 0.327  ; enter_planta_3                                                                                                                                    ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_3 ; clk         ; 0.000        ; 3.901      ; 4.478      ;
; 0.350  ; Contador_de_0_a_5:inst1|inst1                                                                                                                     ; verificador:instx|fstate.valTemp                                                                                                                   ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 1.986      ;
; 0.350  ; Contador_de_0_a_5:inst1|inst1                                                                                                                     ; verificador:instx|fstate.valHum                                                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 1.986      ;
; 0.367  ; Contador_de_0_a_5:inst1|inst                                                                                                                      ; verificador:instx|fstate.valP                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 2.003      ;
; 0.404  ; Contador_de_0_a_5:inst1|inst1                                                                                                                     ; verificador:instx|fstate.valK                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 2.040      ;
; 0.439  ; Contador_de_0_a_5:inst1|inst                                                                                                                      ; verificador:instx|fstate.data                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 2.075      ;
; 0.445  ; verificador:inst41|fstate.data                                                                                                                    ; verificador:inst41|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst41|fstate.valP                                                                                                                    ; verificador:inst41|fstate.valP                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst41|fstate.valK                                                                                                                    ; verificador:inst41|fstate.valK                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst41|fstate.valTemp                                                                                                                 ; verificador:inst41|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst06|fstate.valTemp                                                                                                                 ; verificador:inst06|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst06|fstate.data                                                                                                                    ; verificador:inst06|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst06|fstate.valP                                                                                                                    ; verificador:inst06|fstate.valP                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:inst06|fstate.valK                                                                                                                    ; verificador:inst06|fstate.valK                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:instx|fstate.valTemp                                                                                                                  ; verificador:instx|fstate.valTemp                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:instx|fstate.data                                                                                                                     ; verificador:instx|fstate.data                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:instx|fstate.valP                                                                                                                     ; verificador:instx|fstate.valP                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; verificador:instx|fstate.valK                                                                                                                     ; verificador:instx|fstate.valK                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.534  ; Contador_de_0_a_5:inst|inst1                                                                                                                      ; verificador:inst41|fstate.valP                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 1.555      ;
; 0.551  ; Contador_de_0_a_5:inst1|inst2                                                                                                                     ; verificador:instx|fstate.data                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.348      ; 2.185      ;
; 0.571  ; Contador_de_0_a_5:inst2|inst2                                                                                                                     ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.324      ; 1.145      ;
; 0.584  ; enter_planta_1                                                                                                                                    ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_1 ; clk         ; -0.500       ; 3.612      ; 3.946      ;
; 0.593  ; Contador_de_0_a_5:inst1|inst1                                                                                                                     ; verificador:instx|fstate.data                                                                                                                      ; enter_planta_2 ; clk         ; 0.000        ; 1.350      ; 2.229      ;
; 0.627  ; Contador_de_0_a_5:inst1|inst2                                                                                                                     ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.836      ; 1.713      ;
; 0.632  ; Contador_de_0_a_5:inst1|inst1                                                                                                                     ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.838      ; 1.720      ;
; 0.633  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[5]                                                           ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[5]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.648  ; Contador_de_0_a_5:inst|inst2                                                                                                                      ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.561      ; 1.459      ;
; 0.652  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                                                           ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 0.938      ;
; 0.662  ; Contador_de_0_a_5:inst1|inst                                                                                                                      ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0                                   ; enter_planta_2 ; clk         ; 0.000        ; 0.838      ; 1.750      ;
; 0.721  ; enter_planta_2                                                                                                                                    ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_2 ; clk         ; -0.500       ; 3.359      ; 3.830      ;
; 0.733  ; Contador_de_0_a_5:inst|inst1                                                                                                                      ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.485      ; 1.468      ;
; 0.737  ; Contador_de_0_a_5:inst|inst                                                                                                                       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.485      ; 1.472      ;
; 0.805  ; Contador_de_0_a_5:inst|inst                                                                                                                       ; verificador:inst41|fstate.valP                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 1.826      ;
; 0.810  ; Contador_de_0_a_5:inst|inst1                                                                                                                      ; verificador:inst41|fstate.valK                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 1.831      ;
; 0.811  ; Contador_de_0_a_5:inst|inst                                                                                                                       ; verificador:inst41|fstate.valN                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 1.832      ;
; 0.827  ; enter_planta_3                                                                                                                                    ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg                                         ; enter_planta_3 ; clk         ; -0.500       ; 3.901      ; 4.478      ;
; 0.835  ; Contador_de_0_a_5:inst|inst1                                                                                                                      ; verificador:inst41|fstate.valTemp                                                                                                                  ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 1.856      ;
; 0.839  ; Contador_de_0_a_5:inst|inst2                                                                                                                      ; verificador:inst41|fstate.valK                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.811      ; 1.936      ;
; 0.841  ; Contador_de_0_a_5:inst|inst1                                                                                                                      ; verificador:inst41|fstate.valHum                                                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 1.862      ;
; 0.842  ; Contador_de_0_a_5:inst|inst2                                                                                                                      ; verificador:inst41|fstate.valP                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.811      ; 1.939      ;
; 0.850  ; Contador_de_0_a_5:inst|inst2                                                                                                                      ; verificador:inst41|fstate.valN                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.811      ; 1.947      ;
; 0.877  ; Contador_de_0_a_5:inst|inst2                                                                                                                      ; verificador:inst41|fstate.valTemp                                                                                                                  ; enter_planta_1 ; clk         ; 0.000        ; 0.811      ; 1.974      ;
; 0.883  ; Contador_de_0_a_5:inst|inst2                                                                                                                      ; verificador:inst41|fstate.valHum                                                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.811      ; 1.980      ;
; 0.885  ; Contador_de_0_a_5:inst2|inst1                                                                                                                     ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.325      ; 1.460      ;
; 0.885  ; Contador_de_0_a_5:inst2|inst                                                                                                                      ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.324      ; 1.459      ;
; 0.900  ; verificador:inst41|fstate.valHum                                                                                                                  ; verificador:inst41|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 1.186      ;
; 0.901  ; verificador:instx|fstate.valHum                                                                                                                   ; verificador:instx|fstate.data                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 1.187      ;
; 0.931  ; verificador:instx|fstate.valTemp                                                                                                                  ; verificador:instx|fstate.valHum                                                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 1.217      ;
; 0.935  ; verificador:inst41|fstate.valTemp                                                                                                                 ; verificador:inst41|fstate.valHum                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.221      ;
; 0.938  ; Contador_de_0_a_5:inst|inst                                                                                                                       ; verificador:inst41|fstate.valTemp                                                                                                                  ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 1.959      ;
; 0.940  ; verificador:inst41|fstate.data                                                                                                                    ; verificador:inst41|fstate.valN                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 1.226      ;
; 0.940  ; Contador_de_0_a_5:inst|inst                                                                                                                       ; verificador:inst41|fstate.valK                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 1.961      ;
; 0.944  ; Contador_de_0_a_5:inst|inst                                                                                                                       ; verificador:inst41|fstate.valHum                                                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 1.965      ;
; 0.945  ; verificador:inst06|fstate.valTemp                                                                                                                 ; verificador:inst06|fstate.valHum                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.231      ;
; 0.945  ; Contador_de_0_a_5:inst2|inst1                                                                                                                     ; verificador:inst06|fstate.valP                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.382      ; 1.613      ;
; 0.951  ; verificador:instx|fstate.data                                                                                                                     ; verificador:instx|fstate.valN                                                                                                                      ; clk            ; clk         ; 0.000        ; 0.000      ; 1.237      ;
; 0.960  ; verificador:inst06|fstate.data                                                                                                                    ; verificador:inst06|fstate.valN                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 1.246      ;
; 0.967  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[1]                                                           ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[1]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.253      ;
; 0.980  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[4]                                                           ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[4]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.983  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                                                           ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.269      ;
; 0.985  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[3]                                                           ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[3]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 0.995  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1]                                                           ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.281      ;
; 0.996  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                                                           ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.282      ;
; 1.010  ; verificador:inst41|fstate.valK                                                                                                                    ; verificador:inst41|fstate.valTemp                                                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.296      ;
; 1.013  ; verificador:instx|fstate.valK                                                                                                                     ; verificador:instx|fstate.valTemp                                                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.015  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[2]                                                           ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[2]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.301      ;
; 1.017  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[0]                                                           ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[0]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.303      ;
; 1.038  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2]                                                           ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2]                                                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.324      ;
; 1.051  ; Contador_de_0_a_5:inst|inst1                                                                                                                      ; verificador:inst41|fstate.valN                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 2.072      ;
; 1.072  ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]       ; Comparador_planta_1:inst45|comparador_temperatura_maxima_menta:inst25|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]        ; clk            ; clk         ; 0.000        ; -0.001     ; 1.357      ;
; 1.072  ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; Comparador_planta_3:inst1003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk            ; clk         ; 0.000        ; 0.000      ; 1.358      ;
; 1.075  ; Comparador_planta_2:inst102|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]  ; Comparador_planta_2:inst102|comparador_fosforo_maximo_cana_de_azucar:inst8|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]   ; clk            ; clk         ; 0.000        ; 0.002      ; 1.363      ;
; 1.076  ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk            ; clk         ; 0.000        ; 0.001      ; 1.363      ;
; 1.076  ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; Comparador_planta_3:inst1003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                            ; clk            ; clk         ; 0.000        ; 0.000      ; 1.362      ;
; 1.076  ; Comparador_planta_2:inst102|comparador_nitrogeno_minimo_cana_de_azucar:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; Comparador_planta_2:inst102|comparador_nitrogeno_maximo_cana_de_azucar:inst5|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk            ; clk         ; 0.000        ; 0.001      ; 1.363      ;
; 1.079  ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]            ; clk            ; clk         ; 0.000        ; -0.002     ; 1.363      ;
; 1.093  ; verificador:inst06|fstate.valHum                                                                                                                  ; verificador:inst06|fstate.data                                                                                                                     ; clk            ; clk         ; 0.000        ; 0.000      ; 1.379      ;
; 1.117  ; Contador_de_0_a_5:inst|inst                                                                                                                       ; verificador:inst41|fstate.data                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 2.138      ;
; 1.155  ; Contador_de_0_a_5:inst|inst2                                                                                                                      ; verificador:inst41|fstate.data                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.811      ; 2.252      ;
; 1.188  ; Contador_de_0_a_5:inst2|inst1                                                                                                                     ; verificador:inst06|fstate.valK                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.382      ; 1.856      ;
; 1.189  ; Contador_de_0_a_5:inst2|inst1                                                                                                                     ; verificador:inst06|fstate.data                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.382      ; 1.857      ;
; 1.190  ; Contador_de_0_a_5:inst2|inst1                                                                                                                     ; verificador:inst06|fstate.valN                                                                                                                     ; enter_planta_3 ; clk         ; 0.000        ; 0.382      ; 1.858      ;
; 1.191  ; Contador_de_0_a_5:inst2|inst1                                                                                                                     ; verificador:inst06|fstate.valTemp                                                                                                                  ; enter_planta_3 ; clk         ; 0.000        ; 0.382      ; 1.859      ;
; 1.202  ; Contador_de_0_a_5:inst2|inst1                                                                                                                     ; verificador:inst06|fstate.valHum                                                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.382      ; 1.870      ;
; 1.258  ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                             ; clk            ; clk         ; 0.000        ; -0.020     ; 1.524      ;
; 1.271  ; Contador_de_0_a_5:inst|inst1                                                                                                                      ; verificador:inst41|fstate.data                                                                                                                     ; enter_planta_1 ; clk         ; 0.000        ; 0.735      ; 2.292      ;
; 1.282  ; Contador_de_0_a_5:inst2|inst2                                                                                                                     ; verificador:inst06|fstate.valTemp                                                                                                                  ; enter_planta_3 ; clk         ; 0.000        ; 0.381      ; 1.949      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'enter_planta_1'                                                                                                              ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; 0.445 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.731      ;
; 0.825 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 1.111      ;
; 0.944 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.076     ; 1.154      ;
; 1.062 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.076      ; 1.424      ;
; 1.072 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 1.358      ;
; 1.119 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 1.405      ;
; 1.207 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.076     ; 1.417      ;
; 1.336 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.076      ; 1.698      ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'enter_planta_2'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.445 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.731      ;
; 0.825 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 1.111      ;
; 0.939 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.002     ; 1.223      ;
; 1.062 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 1.348      ;
; 1.119 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 1.405      ;
; 1.135 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.002      ; 1.423      ;
; 1.178 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.002      ; 1.466      ;
; 1.407 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.002     ; 1.691      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'enter_planta_3'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.445 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.731      ;
; 0.639 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.925      ;
; 0.993 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 1.279      ;
; 1.063 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 1.349      ;
; 1.082 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 1.368      ;
; 1.152 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.001      ; 1.439      ;
; 1.347 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.001     ; 1.632      ;
; 1.740 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.001     ; 2.025      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'enter_planta_1'                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; enter_planta_1 ; Rise       ; enter_planta_1               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'enter_planta_2'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; enter_planta_2 ; Rise       ; enter_planta_2                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'enter_planta_3'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; enter_planta_3 ; Rise       ; enter_planta_3                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.374  ; 0.374  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.511  ; 0.511  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.617  ; 0.617  ; Rise       ; clk             ;
; gnd            ; clk            ; 5.557  ; 5.557  ; Rise       ; clk             ;
; sw0            ; clk            ; -0.491 ; -0.491 ; Rise       ; clk             ;
; sw1            ; clk            ; -0.669 ; -0.669 ; Rise       ; clk             ;
; sw2            ; clk            ; -0.700 ; -0.700 ; Rise       ; clk             ;
; sw3            ; clk            ; -0.143 ; -0.143 ; Rise       ; clk             ;
; sw4            ; clk            ; -0.052 ; -0.052 ; Rise       ; clk             ;
; sw5            ; clk            ; -0.258 ; -0.258 ; Rise       ; clk             ;
; sw6            ; clk            ; -0.341 ; -0.341 ; Rise       ; clk             ;
; sw7            ; clk            ; -0.244 ; -0.244 ; Rise       ; clk             ;
; sw8            ; clk            ; 0.085  ; 0.085  ; Rise       ; clk             ;
; sw9            ; clk            ; 2.196  ; 2.196  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; 4.915  ; 4.915  ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; 6.620  ; 6.620  ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; 6.095  ; 6.095  ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; -0.084 ; -0.084 ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; -0.221 ; -0.221 ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; -0.327 ; -0.327 ; Rise       ; clk             ;
; gnd            ; clk            ; -2.827 ; -2.827 ; Rise       ; clk             ;
; sw0            ; clk            ; 1.056  ; 1.056  ; Rise       ; clk             ;
; sw1            ; clk            ; 1.086  ; 1.086  ; Rise       ; clk             ;
; sw2            ; clk            ; 1.096  ; 1.096  ; Rise       ; clk             ;
; sw3            ; clk            ; 1.018  ; 1.018  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.968  ; 0.968  ; Rise       ; clk             ;
; sw5            ; clk            ; 0.835  ; 0.835  ; Rise       ; clk             ;
; sw6            ; clk            ; 0.905  ; 0.905  ; Rise       ; clk             ;
; sw7            ; clk            ; 1.663  ; 1.663  ; Rise       ; clk             ;
; sw8            ; clk            ; 1.378  ; 1.378  ; Rise       ; clk             ;
; sw9            ; clk            ; 0.210  ; 0.210  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; -4.168 ; -4.168 ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; -4.850 ; -4.850 ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; -4.142 ; -4.142 ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; Out30            ; clk        ; 10.517 ; 10.517 ; Rise       ; clk             ;
; Out60            ; clk        ; 9.165  ; 9.165  ; Rise       ; clk             ;
; OutN             ; clk        ; 8.864  ; 8.864  ; Rise       ; clk             ;
; OutP             ; clk        ; 9.097  ; 9.097  ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 11.314 ; 11.314 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 10.998 ; 10.998 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 12.018 ; 12.018 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 12.087 ; 12.087 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 10.945 ; 10.945 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 12.143 ; 12.143 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 12.133 ; 12.133 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 11.320 ; 11.320 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 11.585 ; 11.585 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 11.373 ; 11.373 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 11.523 ; 11.523 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 11.306 ; 11.306 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 11.365 ; 11.365 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 15.172 ; 15.172 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 15.530 ; 15.530 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 14.690 ; 14.690 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 14.628 ; 14.628 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 14.170 ; 14.170 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 14.417 ; 14.417 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 14.629 ; 14.629 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 11.406 ; 11.406 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 9.005  ; 9.005  ; Rise       ; clk             ;
; output_led_2     ; clk        ; 9.373  ; 9.373  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; Out30            ; clk        ; 9.333  ; 9.333  ; Rise       ; clk             ;
; Out60            ; clk        ; 8.254  ; 8.254  ; Rise       ; clk             ;
; OutN             ; clk        ; 8.864  ; 8.864  ; Rise       ; clk             ;
; OutP             ; clk        ; 9.097  ; 9.097  ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 9.486  ; 9.486  ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 9.772  ; 9.772  ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 9.783  ; 9.783  ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 9.788  ; 9.788  ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 9.991  ; 9.991  ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 10.234 ; 10.234 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 10.224 ; 10.224 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 10.310 ; 10.310 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 10.338 ; 10.338 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 10.363 ; 10.363 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 10.057 ; 10.057 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 10.525 ; 10.525 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 10.140 ; 10.140 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 10.745 ; 10.745 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 11.706 ; 11.706 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 11.832 ; 11.832 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 10.805 ; 10.805 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 11.189 ; 11.189 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 11.430 ; 11.430 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 11.642 ; 11.642 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 8.947  ; 8.947  ; Rise       ; clk             ;
; output_led_1     ; clk        ; 8.436  ; 8.436  ; Rise       ; clk             ;
; output_led_2     ; clk        ; 8.804  ; 8.804  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------+
; Propagation Delay                                                 ;
+------------+------------------+--------+--------+--------+--------+
; Input Port ; Output Port      ; RR     ; RF     ; FR     ; FF     ;
+------------+------------------+--------+--------+--------+--------+
; gnd        ; OutN             ;        ; 11.846 ; 11.846 ;        ;
; gnd        ; OutP             ;        ; 12.080 ; 12.080 ;        ;
; gnd        ; output_7_seg_1_A ;        ; 9.120  ; 9.120  ;        ;
; gnd        ; output_7_seg_1_B ;        ; 9.150  ; 9.150  ;        ;
; gnd        ; output_7_seg_1_C ;        ; 9.488  ; 9.488  ;        ;
; gnd        ; output_7_seg_1_D ;        ; 9.488  ; 9.488  ;        ;
; gnd        ; output_7_seg_1_E ;        ; 9.511  ; 9.511  ;        ;
; gnd        ; output_7_seg_1_F ;        ; 9.511  ; 9.511  ;        ;
; gnd        ; output_7_seg_4_A ; 13.967 ;        ;        ; 13.967 ;
; gnd        ; output_7_seg_4_B ; 13.556 ;        ;        ; 13.556 ;
; gnd        ; output_7_seg_4_C ; 13.025 ;        ;        ; 13.025 ;
; gnd        ; output_7_seg_4_D ; 12.654 ;        ;        ; 12.654 ;
; gnd        ; output_7_seg_4_E ; 13.631 ;        ;        ; 13.631 ;
; gnd        ; output_7_seg_4_F ; 13.878 ;        ;        ; 13.878 ;
; gnd        ; output_7_seg_4_G ; 14.090 ;        ;        ; 14.090 ;
+------------+------------------+--------+--------+--------+--------+


+-------------------------------------------------------------------+
; Minimum Propagation Delay                                         ;
+------------+------------------+--------+--------+--------+--------+
; Input Port ; Output Port      ; RR     ; RF     ; FR     ; FF     ;
+------------+------------------+--------+--------+--------+--------+
; gnd        ; OutN             ;        ; 11.846 ; 11.846 ;        ;
; gnd        ; OutP             ;        ; 12.080 ; 12.080 ;        ;
; gnd        ; output_7_seg_1_A ;        ; 9.120  ; 9.120  ;        ;
; gnd        ; output_7_seg_1_B ;        ; 9.150  ; 9.150  ;        ;
; gnd        ; output_7_seg_1_C ;        ; 9.488  ; 9.488  ;        ;
; gnd        ; output_7_seg_1_D ;        ; 9.488  ; 9.488  ;        ;
; gnd        ; output_7_seg_1_E ;        ; 9.511  ; 9.511  ;        ;
; gnd        ; output_7_seg_1_F ;        ; 9.511  ; 9.511  ;        ;
; gnd        ; output_7_seg_4_A ; 13.967 ;        ;        ; 13.967 ;
; gnd        ; output_7_seg_4_B ; 13.556 ;        ;        ; 13.556 ;
; gnd        ; output_7_seg_4_C ; 13.025 ;        ;        ; 13.025 ;
; gnd        ; output_7_seg_4_D ; 12.654 ;        ;        ; 12.654 ;
; gnd        ; output_7_seg_4_E ; 13.631 ;        ;        ; 13.631 ;
; gnd        ; output_7_seg_4_F ; 13.878 ;        ;        ; 13.878 ;
; gnd        ; output_7_seg_4_G ; 14.090 ;        ;        ; 14.090 ;
+------------+------------------+--------+--------+--------+--------+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -2.122 ; -125.345      ;
; enter_planta_3 ; 0.252  ; 0.000         ;
; enter_planta_2 ; 0.349  ; 0.000         ;
; enter_planta_1 ; 0.368  ; 0.000         ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -0.147 ; -0.400        ;
; enter_planta_1 ; 0.215  ; 0.000         ;
; enter_planta_2 ; 0.215  ; 0.000         ;
; enter_planta_3 ; 0.215  ; 0.000         ;
+----------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -2.000 ; -336.222      ;
; enter_planta_1 ; -1.222 ; -4.222        ;
; enter_planta_2 ; -1.222 ; -4.222        ;
; enter_planta_3 ; -1.222 ; -4.222        ;
+----------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.122 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.126      ; 3.280      ;
; -2.122 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.126      ; 3.280      ;
; -2.122 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.126      ; 3.280      ;
; -2.122 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.126      ; 3.280      ;
; -2.088 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.040      ; 3.160      ;
; -2.088 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.040      ; 3.160      ;
; -2.088 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.040      ; 3.160      ;
; -2.088 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.040      ; 3.160      ;
; -2.052 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.040      ; 3.124      ;
; -2.052 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.040      ; 3.124      ;
; -2.052 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.040      ; 3.124      ;
; -2.052 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.040      ; 3.124      ;
; -2.050 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; -0.005     ; 3.077      ;
; -2.050 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; -0.005     ; 3.077      ;
; -2.050 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; -0.005     ; 3.077      ;
; -2.050 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; -0.005     ; 3.077      ;
; -2.011 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.005      ; 3.048      ;
; -2.011 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.005      ; 3.048      ;
; -2.011 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.005      ; 3.048      ;
; -2.011 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.005      ; 3.048      ;
; -1.985 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.031      ; 3.048      ;
; -1.985 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.031      ; 3.048      ;
; -1.985 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.031      ; 3.048      ;
; -1.985 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.031      ; 3.048      ;
; -1.963 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.005      ; 3.000      ;
; -1.963 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.005      ; 3.000      ;
; -1.963 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.005      ; 3.000      ;
; -1.963 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.005      ; 3.000      ;
; -1.953 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.031      ; 3.016      ;
; -1.953 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.031      ; 3.016      ;
; -1.953 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.031      ; 3.016      ;
; -1.953 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.031      ; 3.016      ;
; -1.953 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.031      ; 3.016      ;
; -1.953 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.031      ; 3.016      ;
; -1.953 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.031      ; 3.016      ;
; -1.953 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.031      ; 3.016      ;
; -1.949 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.965      ;
; -1.949 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.965      ;
; -1.949 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.965      ;
; -1.949 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare6:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; -0.016     ; 2.965      ;
; -1.915 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_maximo_menta:inst18|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]             ; clk          ; clk         ; 1.000        ; 0.155      ; 3.102      ;
; -1.915 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_maximo_menta:inst18|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]             ; clk          ; clk         ; 1.000        ; 0.155      ; 3.102      ;
; -1.915 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_maximo_menta:inst18|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]             ; clk          ; clk         ; 1.000        ; 0.155      ; 3.102      ;
; -1.915 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_maximo_menta:inst18|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]             ; clk          ; clk         ; 1.000        ; 0.155      ; 3.102      ;
; -1.910 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.126      ; 3.068      ;
; -1.910 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.126      ; 3.068      ;
; -1.910 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.126      ; 3.068      ;
; -1.910 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.126      ; 3.068      ;
; -1.902 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.106      ; 3.040      ;
; -1.902 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.106      ; 3.040      ;
; -1.902 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.106      ; 3.040      ;
; -1.902 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.106      ; 3.040      ;
; -1.878 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.106      ; 3.016      ;
; -1.878 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.106      ; 3.016      ;
; -1.878 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.106      ; 3.016      ;
; -1.878 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.106      ; 3.016      ;
; -1.865 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.127      ; 3.024      ;
; -1.865 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.127      ; 3.024      ;
; -1.865 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.127      ; 3.024      ;
; -1.865 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.127      ; 3.024      ;
; -1.863 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.127      ; 3.022      ;
; -1.863 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.127      ; 3.022      ;
; -1.863 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.127      ; 3.022      ;
; -1.863 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_nitrogeno_minimo_menta:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.127      ; 3.022      ;
; -1.862 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                               ; clk          ; clk         ; 1.000        ; 0.040      ; 2.934      ;
; -1.862 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                               ; clk          ; clk         ; 1.000        ; 0.040      ; 2.934      ;
; -1.862 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                               ; clk          ; clk         ; 1.000        ; 0.040      ; 2.934      ;
; -1.862 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare10:inst14|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                               ; clk          ; clk         ; 1.000        ; 0.040      ; 2.934      ;
; -1.843 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.120      ; 2.995      ;
; -1.843 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.120      ; 2.995      ;
; -1.843 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.120      ; 2.995      ;
; -1.843 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.120      ; 2.995      ;
; -1.840 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.161      ; 3.033      ;
; -1.840 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.161      ; 3.033      ;
; -1.840 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.161      ; 3.033      ;
; -1.840 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.161      ; 3.033      ;
; -1.803 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.161      ; 2.996      ;
; -1.803 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.161      ; 2.996      ;
; -1.803 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.161      ; 2.996      ;
; -1.803 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.161      ; 2.996      ;
; -1.799 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.005      ; 2.836      ;
; -1.799 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.005      ; 2.836      ;
; -1.799 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.005      ; 2.836      ;
; -1.799 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.005      ; 2.836      ;
; -1.796 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.121      ; 2.949      ;
; -1.796 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.121      ; 2.949      ;
; -1.796 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.121      ; 2.949      ;
; -1.796 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.121      ; 2.949      ;
; -1.790 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.193      ; 3.015      ;
; -1.790 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.193      ; 3.015      ;
; -1.790 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.193      ; 3.015      ;
; -1.790 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.193      ; 3.015      ;
; -1.789 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.193      ; 3.014      ;
; -1.789 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.193      ; 3.014      ;
; -1.789 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.193      ; 3.014      ;
; -1.789 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.193      ; 3.014      ;
; -1.785 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.031      ; 2.848      ;
; -1.785 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_maximo_menta:inst20|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.155      ; 2.972      ;
; -1.785 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.031      ; 2.848      ;
; -1.785 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.031      ; 2.848      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'enter_planta_3'                                                                                                               ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.252 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.004      ; 0.784      ;
; 0.276 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.004      ; 0.760      ;
; 0.396 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.636      ;
; 0.404 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.628      ;
; 0.444 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.004     ; 0.584      ;
; 0.500 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.532      ;
; 0.633 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.399      ;
; 0.665 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'enter_planta_2'                                                                                                               ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.349 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.001     ; 0.682      ;
; 0.373 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.659      ;
; 0.391 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.641      ;
; 0.404 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.628      ;
; 0.433 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.001      ; 0.600      ;
; 0.454 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.001      ; 0.579      ;
; 0.512 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.001     ; 0.519      ;
; 0.665 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'enter_planta_1'                                                                                                             ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; 0.368 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.021      ; 0.685      ;
; 0.373 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.659      ;
; 0.392 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.640      ;
; 0.401 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.631      ;
; 0.415 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.021     ; 0.596      ;
; 0.476 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.021      ; 0.577      ;
; 0.531 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.021     ; 0.480      ;
; 0.665 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                          ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -0.147 ; enter_planta_1                                                                          ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_1 ; clk         ; 0.000        ; 1.713      ; 1.704      ;
; -0.105 ; enter_planta_2                                                                          ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_2 ; clk         ; 0.000        ; 1.626      ; 1.659      ;
; -0.091 ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valP                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.604      ;
; -0.057 ; enter_planta_3                                                                          ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_3 ; clk         ; 0.000        ; 1.886      ; 1.967      ;
; 0.020  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valN                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.715      ;
; 0.026  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valK                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.721      ;
; 0.040  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valTemp                                                                                 ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.735      ;
; 0.041  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valHum                                                                                  ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.736      ;
; 0.064  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valK                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.542      ; 0.758      ;
; 0.065  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valN                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.760      ;
; 0.070  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valN                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.542      ; 0.764      ;
; 0.070  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valP                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.542      ; 0.764      ;
; 0.086  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valTemp                                                                                 ; enter_planta_2 ; clk         ; 0.000        ; 0.542      ; 0.780      ;
; 0.087  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valHum                                                                                  ; enter_planta_2 ; clk         ; 0.000        ; 0.542      ; 0.781      ;
; 0.091  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valP                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.786      ;
; 0.100  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valK                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.795      ;
; 0.116  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valTemp                                                                                 ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.811      ;
; 0.117  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valHum                                                                                  ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.812      ;
; 0.120  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.data                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.815      ;
; 0.165  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.data                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.542      ; 0.859      ;
; 0.185  ; Contador_de_0_a_5:inst1|inst2                                                           ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; enter_planta_2 ; clk         ; 0.000        ; 0.383      ; 0.706      ;
; 0.185  ; Contador_de_0_a_5:inst1|inst1                                                           ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; enter_planta_2 ; clk         ; 0.000        ; 0.384      ; 0.707      ;
; 0.190  ; Contador_de_0_a_5:inst2|inst2                                                           ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; enter_planta_3 ; clk         ; 0.000        ; 0.160      ; 0.488      ;
; 0.204  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.data                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.543      ; 0.899      ;
; 0.205  ; Contador_de_0_a_5:inst1|inst                                                            ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; enter_planta_2 ; clk         ; 0.000        ; 0.384      ; 0.727      ;
; 0.211  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valP                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.616      ;
; 0.215  ; verificador:inst41|fstate.data                                                          ; verificador:inst41|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst41|fstate.valP                                                          ; verificador:inst41|fstate.valP                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst41|fstate.valK                                                          ; verificador:inst41|fstate.valK                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst41|fstate.valTemp                                                       ; verificador:inst41|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.valTemp                                                       ; verificador:inst06|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.data                                                          ; verificador:inst06|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.valP                                                          ; verificador:inst06|fstate.valP                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.valK                                                          ; verificador:inst06|fstate.valK                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.valTemp                                                        ; verificador:instx|fstate.valTemp                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.data                                                           ; verificador:instx|fstate.data                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.valP                                                           ; verificador:instx|fstate.valP                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.valK                                                           ; verificador:instx|fstate.valK                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.248  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[5] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[5]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.256  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.408      ;
; 0.258  ; Contador_de_0_a_5:inst|inst2                                                            ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; enter_planta_1 ; clk         ; 0.000        ; 0.219      ; 0.615      ;
; 0.284  ; Contador_de_0_a_5:inst|inst1                                                            ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; enter_planta_1 ; clk         ; 0.000        ; 0.198      ; 0.620      ;
; 0.289  ; Contador_de_0_a_5:inst|inst                                                             ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; enter_planta_1 ; clk         ; 0.000        ; 0.198      ; 0.625      ;
; 0.313  ; Contador_de_0_a_5:inst2|inst                                                            ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; enter_planta_3 ; clk         ; 0.000        ; 0.160      ; 0.611      ;
; 0.322  ; Contador_de_0_a_5:inst2|inst1                                                           ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; enter_planta_3 ; clk         ; 0.000        ; 0.156      ; 0.616      ;
; 0.324  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valN                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.729      ;
; 0.331  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valTemp                                                                                ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.736      ;
; 0.337  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valHum                                                                                 ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.742      ;
; 0.343  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valK                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.274      ; 0.769      ;
; 0.346  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valP                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.153      ; 0.651      ;
; 0.348  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valP                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.274      ; 0.774      ;
; 0.350  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valN                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.274      ; 0.776      ;
; 0.350  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valP                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.755      ;
; 0.351  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valK                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.756      ;
; 0.353  ; enter_planta_1                                                                          ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_1 ; clk         ; -0.500       ; 1.713      ; 1.704      ;
; 0.355  ; verificador:inst06|fstate.data                                                          ; verificador:inst06|fstate.valN                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[1] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[1]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.360  ; verificador:inst41|fstate.data                                                          ; verificador:inst41|fstate.valN                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; verificador:inst41|fstate.valHum                                                        ; verificador:inst41|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; verificador:instx|fstate.valHum                                                         ; verificador:instx|fstate.data                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; verificador:instx|fstate.valTemp                                                        ; verificador:instx|fstate.valHum                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[3] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[3]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[4] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[4]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valTemp                                                                                ; enter_planta_1 ; clk         ; 0.000        ; 0.274      ; 0.791      ;
; 0.366  ; verificador:inst41|fstate.valTemp                                                       ; verificador:inst41|fstate.valHum                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; verificador:instx|fstate.data                                                           ; verificador:instx|fstate.valN                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valHum                                                                                 ; enter_planta_1 ; clk         ; 0.000        ; 0.274      ; 0.797      ;
; 0.372  ; verificador:inst06|fstate.valTemp                                                       ; verificador:inst06|fstate.valHum                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[0] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[0]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[2] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[2]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.377  ; verificador:inst41|fstate.valK                                                          ; verificador:inst41|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.379  ; verificador:instx|fstate.valK                                                           ; verificador:instx|fstate.valTemp                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.384  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.536      ;
; 0.392  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valK                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.797      ;
; 0.395  ; enter_planta_2                                                                          ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_2 ; clk         ; -0.500       ; 1.626      ; 1.659      ;
; 0.401  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valN                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.806      ;
; 0.408  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valTemp                                                                                ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.813      ;
; 0.414  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valHum                                                                                 ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.819      ;
; 0.441  ; verificador:inst06|fstate.valHum                                                        ; verificador:inst06|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.593      ;
; 0.443  ; enter_planta_3                                                                          ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_3 ; clk         ; -0.500       ; 1.886      ; 1.967      ;
; 0.444  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.data                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.253      ; 0.849      ;
; 0.447  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.data                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.153      ; 0.752      ;
; 0.448  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valN                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.153      ; 0.753      ;
; 0.456  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valHum                                                                                 ; enter_planta_3 ; clk         ; 0.000        ; 0.153      ; 0.761      ;
; 0.468  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.data                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.274      ; 0.894      ;
; 0.472  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valK                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.153      ; 0.777      ;
; 0.473  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valTemp                                                                                ; enter_planta_3 ; clk         ; 0.000        ; 0.153      ; 0.778      ;
; 0.476  ; verificador:inst06|fstate.valK                                                          ; verificador:inst06|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 0.628      ;
; 0.491  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valK                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.157      ; 0.800      ;
; 0.492  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.data                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.157      ; 0.801      ;
; 0.493  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valN                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.157      ; 0.802      ;
; 0.495  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[1] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[2]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valTemp                                                                                ; enter_planta_3 ; clk         ; 0.000        ; 0.157      ; 0.804      ;
; 0.496  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valTemp                                                                                ; enter_planta_3 ; clk         ; 0.000        ; 0.157      ; 0.805      ;
; 0.497  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.data                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.157      ; 0.806      ;
; 0.498  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valN                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.157      ; 0.807      ;
; 0.498  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valK                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.157      ; 0.807      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'enter_planta_1'                                                                                                              ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; 0.215 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.349 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.021     ; 0.480      ;
; 0.360 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.512      ;
; 0.404 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.021      ; 0.577      ;
; 0.465 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.021     ; 0.596      ;
; 0.479 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.631      ;
; 0.507 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.659      ;
; 0.512 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.021      ; 0.685      ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'enter_planta_2'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.215 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.361 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.513      ;
; 0.368 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.001     ; 0.519      ;
; 0.426 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.001      ; 0.579      ;
; 0.447 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.001      ; 0.600      ;
; 0.476 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.628      ;
; 0.507 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.659      ;
; 0.531 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.001     ; 0.682      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'enter_planta_3'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.215 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.399      ;
; 0.380 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.532      ;
; 0.436 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.004     ; 0.584      ;
; 0.476 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.628      ;
; 0.484 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.636      ;
; 0.536 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.004      ; 0.692      ;
; 0.628 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.004      ; 0.784      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'enter_planta_1'                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; enter_planta_1 ; Rise       ; enter_planta_1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'enter_planta_2'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; enter_planta_2 ; Rise       ; enter_planta_2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'enter_planta_3'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; enter_planta_3 ; Rise       ; enter_planta_3                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; -0.008 ; -0.008 ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.034  ; 0.034  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.082  ; 0.082  ; Rise       ; clk             ;
; gnd            ; clk            ; 2.954  ; 2.954  ; Rise       ; clk             ;
; sw0            ; clk            ; -0.304 ; -0.304 ; Rise       ; clk             ;
; sw1            ; clk            ; -0.393 ; -0.393 ; Rise       ; clk             ;
; sw2            ; clk            ; -0.406 ; -0.406 ; Rise       ; clk             ;
; sw3            ; clk            ; -0.127 ; -0.127 ; Rise       ; clk             ;
; sw4            ; clk            ; -0.165 ; -0.165 ; Rise       ; clk             ;
; sw5            ; clk            ; -0.218 ; -0.218 ; Rise       ; clk             ;
; sw6            ; clk            ; -0.271 ; -0.271 ; Rise       ; clk             ;
; sw7            ; clk            ; -0.197 ; -0.197 ; Rise       ; clk             ;
; sw8            ; clk            ; -0.062 ; -0.062 ; Rise       ; clk             ;
; sw9            ; clk            ; 0.859  ; 0.859  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; 2.570  ; 2.570  ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; 3.262  ; 3.262  ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; 3.019  ; 3.019  ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.147  ; 0.147  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.105  ; 0.105  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.057  ; 0.057  ; Rise       ; clk             ;
; gnd            ; clk            ; -1.707 ; -1.707 ; Rise       ; clk             ;
; sw0            ; clk            ; 0.578  ; 0.578  ; Rise       ; clk             ;
; sw1            ; clk            ; 0.602  ; 0.602  ; Rise       ; clk             ;
; sw2            ; clk            ; 0.603  ; 0.603  ; Rise       ; clk             ;
; sw3            ; clk            ; 0.564  ; 0.564  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.564  ; 0.564  ; Rise       ; clk             ;
; sw5            ; clk            ; 0.531  ; 0.531  ; Rise       ; clk             ;
; sw6            ; clk            ; 0.510  ; 0.510  ; Rise       ; clk             ;
; sw7            ; clk            ; 0.887  ; 0.887  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.782  ; 0.782  ; Rise       ; clk             ;
; sw9            ; clk            ; 0.212  ; 0.212  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; -2.221 ; -2.221 ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; -2.552 ; -2.552 ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; -2.210 ; -2.210 ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Out30            ; clk        ; 4.840 ; 4.840 ; Rise       ; clk             ;
; Out60            ; clk        ; 4.172 ; 4.172 ; Rise       ; clk             ;
; OutN             ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
; OutP             ; clk        ; 4.204 ; 4.204 ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 5.050 ; 5.050 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 4.945 ; 4.945 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 5.312 ; 5.312 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 5.314 ; 5.314 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 4.938 ; 4.938 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 5.371 ; 5.371 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 5.364 ; 5.364 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 5.076 ; 5.076 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 5.176 ; 5.176 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 5.129 ; 5.129 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 5.167 ; 5.167 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 5.087 ; 5.087 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 5.110 ; 5.110 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 6.581 ; 6.581 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 6.824 ; 6.824 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 6.520 ; 6.520 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 6.391 ; 6.391 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 6.123 ; 6.123 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 6.269 ; 6.269 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 6.344 ; 6.344 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 5.120 ; 5.120 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 4.125 ; 4.125 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 4.284 ; 4.284 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Out30            ; clk        ; 4.423 ; 4.423 ; Rise       ; clk             ;
; Out60            ; clk        ; 3.841 ; 3.841 ; Rise       ; clk             ;
; OutN             ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
; OutP             ; clk        ; 4.204 ; 4.204 ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 4.438 ; 4.438 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 4.541 ; 4.541 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 4.523 ; 4.523 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 4.529 ; 4.529 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 4.597 ; 4.597 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 4.717 ; 4.717 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 4.702 ; 4.702 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 4.702 ; 4.702 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 4.765 ; 4.765 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 4.755 ; 4.755 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 4.642 ; 4.642 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 4.822 ; 4.822 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 4.706 ; 4.706 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 4.907 ; 4.907 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 5.348 ; 5.348 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 5.374 ; 5.374 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 4.915 ; 4.915 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 5.007 ; 5.007 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 5.153 ; 5.153 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 5.228 ; 5.228 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 4.123 ; 4.123 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 3.918 ; 3.918 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 4.077 ; 4.077 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; gnd        ; OutN             ;       ; 5.948 ; 5.948 ;       ;
; gnd        ; OutP             ;       ; 6.112 ; 6.112 ;       ;
; gnd        ; output_7_seg_1_A ;       ; 4.863 ; 4.863 ;       ;
; gnd        ; output_7_seg_1_B ;       ; 4.893 ; 4.893 ;       ;
; gnd        ; output_7_seg_1_C ;       ; 5.019 ; 5.019 ;       ;
; gnd        ; output_7_seg_1_D ;       ; 5.019 ; 5.019 ;       ;
; gnd        ; output_7_seg_1_E ;       ; 5.041 ; 5.041 ;       ;
; gnd        ; output_7_seg_1_F ;       ; 5.041 ; 5.041 ;       ;
; gnd        ; output_7_seg_4_A ; 6.678 ;       ;       ; 6.678 ;
; gnd        ; output_7_seg_4_B ; 6.635 ;       ;       ; 6.635 ;
; gnd        ; output_7_seg_4_C ; 6.452 ;       ;       ; 6.452 ;
; gnd        ; output_7_seg_4_D ; 6.202 ;       ;       ; 6.202 ;
; gnd        ; output_7_seg_4_E ; 6.529 ;       ;       ; 6.529 ;
; gnd        ; output_7_seg_4_F ; 6.675 ;       ;       ; 6.675 ;
; gnd        ; output_7_seg_4_G ; 6.750 ;       ;       ; 6.750 ;
+------------+------------------+-------+-------+-------+-------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; gnd        ; OutN             ;       ; 5.948 ; 5.948 ;       ;
; gnd        ; OutP             ;       ; 6.112 ; 6.112 ;       ;
; gnd        ; output_7_seg_1_A ;       ; 4.863 ; 4.863 ;       ;
; gnd        ; output_7_seg_1_B ;       ; 4.893 ; 4.893 ;       ;
; gnd        ; output_7_seg_1_C ;       ; 5.019 ; 5.019 ;       ;
; gnd        ; output_7_seg_1_D ;       ; 5.019 ; 5.019 ;       ;
; gnd        ; output_7_seg_1_E ;       ; 5.041 ; 5.041 ;       ;
; gnd        ; output_7_seg_1_F ;       ; 5.041 ; 5.041 ;       ;
; gnd        ; output_7_seg_4_A ; 6.678 ;       ;       ; 6.678 ;
; gnd        ; output_7_seg_4_B ; 6.635 ;       ;       ; 6.635 ;
; gnd        ; output_7_seg_4_C ; 6.452 ;       ;       ; 6.452 ;
; gnd        ; output_7_seg_4_D ; 6.202 ;       ;       ; 6.202 ;
; gnd        ; output_7_seg_4_E ; 6.529 ;       ;       ; 6.529 ;
; gnd        ; output_7_seg_4_F ; 6.675 ;       ;       ; 6.675 ;
; gnd        ; output_7_seg_4_G ; 6.750 ;       ;       ; 6.750 ;
+------------+------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -5.435   ; -0.147 ; N/A      ; N/A     ; -2.064              ;
;  clk             ; -5.435   ; -0.147 ; N/A      ; N/A     ; -2.064              ;
;  enter_planta_1  ; -0.584   ; 0.215  ; N/A      ; N/A     ; -1.469              ;
;  enter_planta_2  ; -0.655   ; 0.215  ; N/A      ; N/A     ; -1.469              ;
;  enter_planta_3  ; -0.988   ; 0.215  ; N/A      ; N/A     ; -1.469              ;
; Design-wide TNS  ; -311.145 ; -0.4   ; 0.0      ; 0.0     ; -376.084            ;
;  clk             ; -307.140 ; -0.400 ; N/A      ; N/A     ; -360.679            ;
;  enter_planta_1  ; -1.349   ; 0.000  ; N/A      ; N/A     ; -5.135              ;
;  enter_planta_2  ; -1.268   ; 0.000  ; N/A      ; N/A     ; -5.135              ;
;  enter_planta_3  ; -1.388   ; 0.000  ; N/A      ; N/A     ; -5.135              ;
+------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.374  ; 0.374  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.511  ; 0.511  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.617  ; 0.617  ; Rise       ; clk             ;
; gnd            ; clk            ; 5.557  ; 5.557  ; Rise       ; clk             ;
; sw0            ; clk            ; -0.304 ; -0.304 ; Rise       ; clk             ;
; sw1            ; clk            ; -0.393 ; -0.393 ; Rise       ; clk             ;
; sw2            ; clk            ; -0.406 ; -0.406 ; Rise       ; clk             ;
; sw3            ; clk            ; -0.127 ; -0.127 ; Rise       ; clk             ;
; sw4            ; clk            ; -0.052 ; -0.052 ; Rise       ; clk             ;
; sw5            ; clk            ; -0.218 ; -0.218 ; Rise       ; clk             ;
; sw6            ; clk            ; -0.271 ; -0.271 ; Rise       ; clk             ;
; sw7            ; clk            ; -0.197 ; -0.197 ; Rise       ; clk             ;
; sw8            ; clk            ; 0.085  ; 0.085  ; Rise       ; clk             ;
; sw9            ; clk            ; 2.196  ; 2.196  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; 4.915  ; 4.915  ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; 6.620  ; 6.620  ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; 6.095  ; 6.095  ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.147  ; 0.147  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.105  ; 0.105  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.057  ; 0.057  ; Rise       ; clk             ;
; gnd            ; clk            ; -1.707 ; -1.707 ; Rise       ; clk             ;
; sw0            ; clk            ; 1.056  ; 1.056  ; Rise       ; clk             ;
; sw1            ; clk            ; 1.086  ; 1.086  ; Rise       ; clk             ;
; sw2            ; clk            ; 1.096  ; 1.096  ; Rise       ; clk             ;
; sw3            ; clk            ; 1.018  ; 1.018  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.968  ; 0.968  ; Rise       ; clk             ;
; sw5            ; clk            ; 0.835  ; 0.835  ; Rise       ; clk             ;
; sw6            ; clk            ; 0.905  ; 0.905  ; Rise       ; clk             ;
; sw7            ; clk            ; 1.663  ; 1.663  ; Rise       ; clk             ;
; sw8            ; clk            ; 1.378  ; 1.378  ; Rise       ; clk             ;
; sw9            ; clk            ; 0.212  ; 0.212  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; -2.221 ; -2.221 ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; -2.552 ; -2.552 ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; -2.210 ; -2.210 ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; Out30            ; clk        ; 10.517 ; 10.517 ; Rise       ; clk             ;
; Out60            ; clk        ; 9.165  ; 9.165  ; Rise       ; clk             ;
; OutN             ; clk        ; 8.864  ; 8.864  ; Rise       ; clk             ;
; OutP             ; clk        ; 9.097  ; 9.097  ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 11.314 ; 11.314 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 10.998 ; 10.998 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 12.018 ; 12.018 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 12.087 ; 12.087 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 10.945 ; 10.945 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 12.143 ; 12.143 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 12.133 ; 12.133 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 11.320 ; 11.320 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 11.585 ; 11.585 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 11.373 ; 11.373 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 11.523 ; 11.523 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 11.306 ; 11.306 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 11.365 ; 11.365 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 15.172 ; 15.172 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 15.530 ; 15.530 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 14.690 ; 14.690 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 14.628 ; 14.628 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 14.170 ; 14.170 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 14.417 ; 14.417 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 14.629 ; 14.629 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 11.406 ; 11.406 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 9.005  ; 9.005  ; Rise       ; clk             ;
; output_led_2     ; clk        ; 9.373  ; 9.373  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Out30            ; clk        ; 4.423 ; 4.423 ; Rise       ; clk             ;
; Out60            ; clk        ; 3.841 ; 3.841 ; Rise       ; clk             ;
; OutN             ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
; OutP             ; clk        ; 4.204 ; 4.204 ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 4.438 ; 4.438 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 4.541 ; 4.541 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 4.523 ; 4.523 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 4.529 ; 4.529 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 4.597 ; 4.597 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 4.717 ; 4.717 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 4.702 ; 4.702 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 4.702 ; 4.702 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 4.765 ; 4.765 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 4.755 ; 4.755 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 4.642 ; 4.642 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 4.822 ; 4.822 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 4.706 ; 4.706 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 4.907 ; 4.907 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 5.348 ; 5.348 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 5.374 ; 5.374 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 4.915 ; 4.915 ; Rise       ; clk             ;
; output_7_seg_4_E ; clk        ; 5.007 ; 5.007 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 5.153 ; 5.153 ; Rise       ; clk             ;
; output_7_seg_4_G ; clk        ; 5.228 ; 5.228 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 4.123 ; 4.123 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 3.918 ; 3.918 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 4.077 ; 4.077 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Progagation Delay                                                 ;
+------------+------------------+--------+--------+--------+--------+
; Input Port ; Output Port      ; RR     ; RF     ; FR     ; FF     ;
+------------+------------------+--------+--------+--------+--------+
; gnd        ; OutN             ;        ; 11.846 ; 11.846 ;        ;
; gnd        ; OutP             ;        ; 12.080 ; 12.080 ;        ;
; gnd        ; output_7_seg_1_A ;        ; 9.120  ; 9.120  ;        ;
; gnd        ; output_7_seg_1_B ;        ; 9.150  ; 9.150  ;        ;
; gnd        ; output_7_seg_1_C ;        ; 9.488  ; 9.488  ;        ;
; gnd        ; output_7_seg_1_D ;        ; 9.488  ; 9.488  ;        ;
; gnd        ; output_7_seg_1_E ;        ; 9.511  ; 9.511  ;        ;
; gnd        ; output_7_seg_1_F ;        ; 9.511  ; 9.511  ;        ;
; gnd        ; output_7_seg_4_A ; 13.967 ;        ;        ; 13.967 ;
; gnd        ; output_7_seg_4_B ; 13.556 ;        ;        ; 13.556 ;
; gnd        ; output_7_seg_4_C ; 13.025 ;        ;        ; 13.025 ;
; gnd        ; output_7_seg_4_D ; 12.654 ;        ;        ; 12.654 ;
; gnd        ; output_7_seg_4_E ; 13.631 ;        ;        ; 13.631 ;
; gnd        ; output_7_seg_4_F ; 13.878 ;        ;        ; 13.878 ;
; gnd        ; output_7_seg_4_G ; 14.090 ;        ;        ; 14.090 ;
+------------+------------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Progagation Delay                                     ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; gnd        ; OutN             ;       ; 5.948 ; 5.948 ;       ;
; gnd        ; OutP             ;       ; 6.112 ; 6.112 ;       ;
; gnd        ; output_7_seg_1_A ;       ; 4.863 ; 4.863 ;       ;
; gnd        ; output_7_seg_1_B ;       ; 4.893 ; 4.893 ;       ;
; gnd        ; output_7_seg_1_C ;       ; 5.019 ; 5.019 ;       ;
; gnd        ; output_7_seg_1_D ;       ; 5.019 ; 5.019 ;       ;
; gnd        ; output_7_seg_1_E ;       ; 5.041 ; 5.041 ;       ;
; gnd        ; output_7_seg_1_F ;       ; 5.041 ; 5.041 ;       ;
; gnd        ; output_7_seg_4_A ; 6.678 ;       ;       ; 6.678 ;
; gnd        ; output_7_seg_4_B ; 6.635 ;       ;       ; 6.635 ;
; gnd        ; output_7_seg_4_C ; 6.452 ;       ;       ; 6.452 ;
; gnd        ; output_7_seg_4_D ; 6.202 ;       ;       ; 6.202 ;
; gnd        ; output_7_seg_4_E ; 6.529 ;       ;       ; 6.529 ;
; gnd        ; output_7_seg_4_F ; 6.675 ;       ;       ; 6.675 ;
; gnd        ; output_7_seg_4_G ; 6.750 ;       ;       ; 6.750 ;
+------------+------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; clk            ; clk            ; 1903     ; 0        ; 0        ; 0        ;
; enter_planta_1 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_2 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_3 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_1 ; enter_planta_1 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_2 ; enter_planta_2 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_3 ; enter_planta_3 ; 9        ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; clk            ; clk            ; 1903     ; 0        ; 0        ; 0        ;
; enter_planta_1 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_2 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_3 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_1 ; enter_planta_1 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_2 ; enter_planta_2 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_3 ; enter_planta_3 ; 9        ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 125   ; 125  ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 212   ; 212  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 13 02:35:26 2021
Info: Command: quartus_sta Huerta_Automatizada -c Huerta_Automatizada
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Huerta_Automatizada.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name enter_planta_1 enter_planta_1
    Info (332105): create_clock -period 1.000 -name enter_planta_3 enter_planta_3
    Info (332105): create_clock -period 1.000 -name enter_planta_2 enter_planta_2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.435
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.435      -307.140 clk 
    Info (332119):    -0.988        -1.388 enter_planta_3 
    Info (332119):    -0.655        -1.268 enter_planta_2 
    Info (332119):    -0.584        -1.349 enter_planta_1 
Info (332146): Worst-case hold slack is -0.103
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.103        -0.103 clk 
    Info (332119):     0.445         0.000 enter_planta_1 
    Info (332119):     0.445         0.000 enter_planta_2 
    Info (332119):     0.445         0.000 enter_planta_3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -360.679 clk 
    Info (332119):    -1.469        -5.135 enter_planta_1 
    Info (332119):    -1.469        -5.135 enter_planta_2 
    Info (332119):    -1.469        -5.135 enter_planta_3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.122
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.122      -125.345 clk 
    Info (332119):     0.252         0.000 enter_planta_3 
    Info (332119):     0.349         0.000 enter_planta_2 
    Info (332119):     0.368         0.000 enter_planta_1 
Info (332146): Worst-case hold slack is -0.147
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.147        -0.400 clk 
    Info (332119):     0.215         0.000 enter_planta_1 
    Info (332119):     0.215         0.000 enter_planta_2 
    Info (332119):     0.215         0.000 enter_planta_3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -336.222 clk 
    Info (332119):    -1.222        -4.222 enter_planta_1 
    Info (332119):    -1.222        -4.222 enter_planta_2 
    Info (332119):    -1.222        -4.222 enter_planta_3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4540 megabytes
    Info: Processing ended: Sun Jun 13 02:35:28 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


