{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1670521762663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1670521762663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 11:49:19 2022 " "Processing started: Thu Dec 08 11:49:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1670521762663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1670521762663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU_basica -c ALU_basica " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU_basica -c ALU_basica" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1670521762664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_basica_7_1200mv_85c_slow.vo C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ simulation " "Generated file ALU_basica_7_1200mv_85c_slow.vo in folder \"C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1670521764552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_basica_7_1200mv_0c_slow.vo C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ simulation " "Generated file ALU_basica_7_1200mv_0c_slow.vo in folder \"C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1670521764685 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_basica_min_1200mv_0c_fast.vo C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ simulation " "Generated file ALU_basica_min_1200mv_0c_fast.vo in folder \"C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1670521764774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_basica.vo C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ simulation " "Generated file ALU_basica.vo in folder \"C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1670521764900 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_basica_7_1200mv_85c_v_slow.sdo C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ simulation " "Generated file ALU_basica_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1670521764989 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_basica_7_1200mv_0c_v_slow.sdo C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ simulation " "Generated file ALU_basica_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1670521765090 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_basica_min_1200mv_0c_v_fast.sdo C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ simulation " "Generated file ALU_basica_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1670521765164 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_basica_v.sdo C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ simulation " "Generated file ALU_basica_v.sdo in folder \"C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1670521765239 ""}
{ "Info" "IWSC_START_SIM_TCL_FILE_ALL_NODES" "C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_dump_all_vcd_nodes.tcl " "Writing VCD Dump Commands for all nodes to C:/Users/okey-/OneDrive/Escritorio/proximo semestre/Arquitectura de computadoras/verylog/alu_sum_res_mul/simulation/modelsim/ALU_basica_dump_all_vcd_nodes.tcl" {  } {  } 0 204020 "Writing VCD Dump Commands for all nodes to %1!s!" 0 0 "" 0 -1 1670521765240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1670521765355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 11:49:25 2022 " "Processing ended: Thu Dec 08 11:49:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1670521765355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1670521765355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1670521765355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1670521765355 ""}
