// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


`timescale 1ns / 1ns
module alt_ehipc3_fm_ml_ptp_opcode_writer #(
    parameter LANES    = 4
) (
    input  logic                    i_enable_rsfec,
    input  logic                    i_tx_preamble_pass,

    input  logic                    i_clk,
    input  logic                    i_rst_n,

    input  logic                    i_pcs_fully_aligned,

    input  logic            [7:0]   i_ptp_fp,

    input  logic                    i_ptp_ins_ets,
    input  logic                    i_ptp_ins_cf,
    input  logic                    i_ptp_zero_csum,
    input  logic                    i_ptp_update_eb,
    input  logic                    i_ptp_ts_format,
    input  logic                    i_ptp_asym,
    input  logic            [15:0]  i_ptp_ts_offset,
    input  logic            [15:0]  i_ptp_cf_offset,
    input  logic            [15:0]  i_ptp_csum_offset,
    input  logic            [15:0]  i_ptp_eb_offset,
    input  logic            [95:0]  i_ptp_tx_its,

    input  logic                    i_ptp_ts_req,

    input  logic                    i_tx_early_valid,
    input  logic                    i_tx_valid,
    input  logic [LANES-1:0]        i_tx_inframe,
    input  logic [LANES-1:0]        i_tx_skip_crc,

    input  logic [LANES-1:0]        i_req_tx_tam_load,
    input  logic [LANES-1:0]        i_req_rx_tam_load,
    input  logic                    i_req_tx_ui_load,
    input  logic                    i_req_rx_ui_load,

    input  logic [LANES-1:0][95:0]  i_tx_tam,
    input  logic [LANES-1:0][31:0]  i_tx_tam_adj,
    input  logic [LANES-1:0][31:0]  i_rx_tam_adj,
    input  logic [LANES-1:0][95:0]  i_rx_tam,

    input  logic            [31:0]  i_tx_ui,
    input  logic            [31:0]  i_rx_ui,

    input  logic [19:0]             i_vl_offset_load,
    input  logic [19:0][38:0]       i_vl_offset,

    output logic [LANES-1:0][2:0]   o_ptp_ins_type,
    output logic [LANES-1:0][2:0]   o_ptp_byte_offset,
    output logic            [95:0]  o_ptp_ts,
    output logic            [7:0]   o_ptp_tx_fp,

    output logic                    o_tx_ptp_ready,
    output logic                    o_rx_ptp_ready
);

    genvar                      i;

    logic [LANES-1:0][95:0]     tx_tam;
    logic [LANES-1:0][95:0]     rx_tam;
    logic [LANES-1:0]           tx_tam_valid;
    logic [LANES-1:0]           rx_tam_valid;

    alt_ehipc3_fm_ml_ptp_convert_commands #(
        .LANES                  (LANES)
    ) ptp_covert_commands_u (
        .i_enable_rsfec         (i_enable_rsfec        ),
        .i_tx_preamble_pass     (i_tx_preamble_pass    ),
        .i_clk                  (i_clk                 ),
        .i_rst_n                (i_rst_n               ),
        .i_pcs_fully_aligned    (i_pcs_fully_aligned   ),
        .i_ptp_ins_ets          (i_ptp_ins_ets         ),
        .i_ptp_ins_cf           (i_ptp_ins_cf          ),
        .i_ptp_zero_csum        (i_ptp_zero_csum       ),
        .i_ptp_update_eb        (i_ptp_update_eb       ),
        .i_ptp_ts_format        (i_ptp_ts_format       ),
        .i_ptp_asym             (i_ptp_asym            ),
        .i_ptp_ts_offset        (i_ptp_ts_offset       ),
        .i_ptp_cf_offset        (i_ptp_cf_offset       ),
        .i_ptp_csum_offset      (i_ptp_csum_offset     ),
        .i_ptp_eb_offset        (i_ptp_eb_offset       ),
        .i_ptp_tx_its           (i_ptp_tx_its          ),
        .i_ptp_ts_req           (i_ptp_ts_req          ),
        .i_ptp_fp               (i_ptp_fp              ),
        .i_tx_early_valid       (i_tx_early_valid      ),
        .i_tx_valid             (i_tx_valid            ),
        .i_tx_inframe           (i_tx_inframe          ),
        .i_tx_skip_crc          (i_tx_skip_crc         ),
        .i_req_tx_tam_load      (tx_tam_valid          ),
        .i_tx_tam               (tx_tam                ),
        .i_req_rx_tam_load      (rx_tam_valid          ),
        .i_rx_tam               (rx_tam                ),
        .i_req_tx_ui_load       (i_req_tx_ui_load      ),
        .i_tx_ui                (i_tx_ui               ),
        .i_req_rx_ui_load       (i_req_rx_ui_load      ),
        .i_rx_ui                (i_rx_ui               ),
        .i_vl_offset_load       (i_vl_offset_load      ),
        .i_vl_offset            (i_vl_offset           ),
        .o_ptp_ins_type         (o_ptp_ins_type        ),
        .o_ptp_byte_offset      (o_ptp_byte_offset     ),
        .o_tx_ptp_ready         (o_tx_ptp_ready        ),
        .o_rx_ptp_ready         (o_rx_ptp_ready        ),
        .o_ptp_ts               (o_ptp_ts              ),
        .o_ptp_tx_fp            (o_ptp_tx_fp           )
    );

    generate
        for(i = 0; i < LANES; i++) begin: LANES_LOOP
            alt_ehipc3_fm_sl_ptp_calc_tam ptp_calc_tam_u (
                .i_clk              (i_clk               ),
                .i_rst_n            (i_rst_n             ),
                .i_tx_tam           (i_tx_tam         [i]),
                .i_rx_tam           (i_rx_tam         [i]),
                .i_tx_tam_adj       (i_tx_tam_adj     [i]),
                .i_rx_tam_adj       (i_rx_tam_adj     [i]),
                .i_req_tx_tam_load  (i_req_tx_tam_load[i]),
                .i_req_rx_tam_load  (i_req_rx_tam_load[i]),
                .o_tx_tam_valid     (tx_tam_valid     [i]),
                .o_rx_tam_valid     (rx_tam_valid     [i]),
                .o_tx_tam           (tx_tam           [i]),
                .o_rx_tam           (rx_tam           [i])
            );
        end
    endgenerate

endmodule
`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "saGjb1xDblePCNY2eWcU/WvrOpZ5y9L4HgH/STvXeTRjyVb5Hg3phAWHKa+Ja3uOaKCFTl5kfGSVJrSHGZIU2CdcxmhdytRqbQ0UcBPifegPrKd6dYg79K0bkZ61/NICQ+UJ9yoeMywH7wFow65pcDvjNEkGcPKTqnQsCsy/RLnS+cZK1GzMa0/iQAhI9wypwGpArU02scNBymXHbs0QD3gEL/csPen+0fxLO07kEh11Rh58LZ+w/mzDuC34uUwBPWYJIGbpCPyOkie/bSpxwZa3wc8YJV12lzCdq9rdF/U+sSzDofnPboq32lOrw0zXq/ADvgH253Jy1i5RzE1ENUGuHdXnopAJZZAGeJSYyUhjJvs7ze/oPm0xPoQ27K8lGtQwOI3UMLk4o9Op/7rcP9FcU7ClmjSCGnv0X7ilpR2g5ojGEK8cOSA4rR6C3JFEwUjZE1HjC1Nr8ERbbR3oMvDCHCTGPJrJJbKAvfjrkFw3uF7CIxd5YVjNC1IzRwwlsAP/HXi8tFKr+p3WlpwlzW04Hp2iRvV/oewc6UhBSTMYgU0k4W4nkYFX0rL/bBn2F8idE6Jj5+W3NBhbTH5w9F1YXZCpjxrbFtxgqaiDSfySVLSI+FWjWPTSCXmhqHi5oKW802VbRWT+hLG9k67eDDWgu+WV4PkyWbM0fNu+i9B2brgSr8uBxq8cpzrP9x5JQv0QmAeiDzY2Cqmt6qcIfUxMZfTZ/q+8Qpcry2936MGCrcEM+AVupycEOXMrB4rM/+hqHq5ND0hlGneHdng/WdIsduMf6j5AcNx7ZWpIJJeHiUjMHwKvHf2XiDGG00rggu4xgWVF3dxN+QEs9pno0x/XZulLPHBoa1ZcK+7HaqRx+TDZeq36yQF/Lp1pd5Wns74Bn9Q9h3IzyFWViHNjtgmZ0HWh07+IVm4FjA7F5U5vdSHGp8d2WNazQCxR3LkSLwW2U3mts/recfqU7X7pC8EvwSGU+gSuPa20Ti307FHrr4j9IYjmBQqO8l+MgyZz"
`endif