Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\21.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Complex_Adder -c Complex_Adder --vector_source="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/Waveform.vwf" --testbench_file="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim/Waveform.vwf.vht"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov 23 13:06:06 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Complex_Adder -c Complex_Adder --vector_source="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/Waveform.vwf" --testbench_file="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim/Waveform.vwf.vht"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim/" Complex_Adder -c Complex_Adder

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov 23 13:06:06 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim/" Complex_Adder -c Complex_Adder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Complex_Adder_8_1200mv_85c_slow.vho in folder "D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Complex_Adder_8_1200mv_0c_slow.vho in folder "D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Complex_Adder_min_1200mv_0c_fast.vho in folder "D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Complex_Adder.vho in folder "D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Complex_Adder_8_1200mv_85c_vhd_slow.sdo in folder "D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Complex_Adder_8_1200mv_0c_vhd_slow.sdo in folder "D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Complex_Adder_min_1200mv_0c_vhd_fast.sdo in folder "D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Complex_Adder_vhd.sdo in folder "D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4673 megabytes
    Info: Processing ended: Sun Nov 23 13:06:07 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim/Complex_Adder.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/21.1/modelsim_ase/win32aloem/vsim -c -do Complex_Adder.do

Reading C:/intelFPGA_lite/21.1/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do Complex_Adder.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 13:06:07 on Nov 23,2025
# vcom -work work Complex_Adder.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Compiling entity Complex_Adder

# -- Compiling architecture structure of Complex_Adder

# End time: 13:06:08 on Nov 23,2025, Elapsed time: 0:00:01

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 13:06:08 on Nov 23,2025

# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164

# -- Compiling entity Complex_Adder_vhd_vec_tst

# -- Compiling architecture Complex_Adder_arch of Complex_Adder_vhd_vec_tst

# End time: 13:06:08 on Nov 23,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -sdfmax Complex_Adder_vhd_vec_tst/i1=Complex_Adder_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Complex_Adder_vhd_vec_tst 
# Start time: 13:06:08 on Nov 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.complex_adder_vhd_vec_tst(complex_adder_arch)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.complex_adder(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading instances from Complex_Adder_vhd.sdo
# Loading timing data from Complex_Adder_vhd.sdo
# ** Warning: Design size of 11493 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /complex_adder_vhd_vec_tst File: Waveform.vwf.vht

# after#33

# End time: 13:06:08 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/Waveform.vwf...

Reading D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim/Complex_Adder.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Complex Adder/simulation/qsim/Complex_Adder_20251123130609.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.