#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000259d79e5190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000259d7a1dc70 .scope module, "plexer_tb" "plexer_tb" 3 4;
 .timescale -9 -12;
v00000259d7a72930_0 .net "bitrate", 8 0, v00000259d7a10990_0;  1 drivers
v00000259d7a729d0_0 .var "clk", 0 0;
v00000259d7a72610_0 .net "crc_16_ov", 0 0, L_00000259d7a74120;  1 drivers
v00000259d7a73f10_0 .net "d_out", 7 0, L_00000259d79ffc60;  1 drivers
v00000259d7a72bb0_0 .net "emphasis", 1 0, L_00000259d7a75de0;  1 drivers
v00000259d7a73830_0 .net "fifo_buffer_ov", 0 0, L_00000259d7a75840;  1 drivers
v00000259d7a72250_0 .var "frame_code", 3343 0;
L_00000259d7aa0160 .functor BUFT 1, C4<110000000>, C4<0>, C4<0>, C4<0>;
v00000259d7a72a70_0 .net "frame_sample", 8 0, L_00000259d7aa0160;  1 drivers
v00000259d7a73290_0 .net "frame_size", 10 0, v00000259d7a10cb0_0;  1 drivers
v00000259d7a72cf0_0 .net "header_iv", 0 0, v00000259d7a10530_0;  1 drivers
v00000259d7a72b10_0 .net "header_ov", 0 0, L_00000259d7a73010;  1 drivers
v00000259d7a72070_0 .net "mode", 1 0, L_00000259d7a74b20;  1 drivers
v00000259d7a73970_0 .net "mode_ext", 1 0, L_00000259d7a743a0;  1 drivers
v00000259d7a722f0_0 .net "padding", 0 0, L_00000259d7a750c0;  1 drivers
v00000259d7a72430_0 .net "private", 0 0, L_00000259d7a75d40;  1 drivers
v00000259d7a73a10_0 .net "prot", 0 0, L_00000259d7a748a0;  1 drivers
v00000259d7a73bf0_0 .var "rst", 0 0;
v00000259d7a73c90_0 .net "samp_rate", 15 0, v00000259d7a10f30_0;  1 drivers
v00000259d7a73330_0 .var "sd_din", 7 0;
v00000259d7a724d0_0 .var "sd_iv", 0 0;
v00000259d7a72c50_0 .net "side_info_1_ov", 0 0, L_00000259d7a74580;  1 drivers
v00000259d7a72d90_0 .net "side_info_2_ov", 0 0, L_00000259d7a758e0;  1 drivers
L_00000259d7aa01a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000259d7a72ed0_0 .net "slot_size", 2 0, L_00000259d7aa01a8;  1 drivers
S_00000259d79ee480 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 103, 3 103 0, S_00000259d7a1dc70;
 .timescale -9 -12;
v00000259d7a102b0_0 .var/2s "i", 31 0;
S_00000259d79ee610 .scope module, "h" "header" 3 58, 4 17 0, S_00000259d7a1dc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "axiid";
    .port_info 3 /INPUT 1 "axiiv";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 1 "prot";
    .port_info 6 /OUTPUT 9 "bitrate";
    .port_info 7 /OUTPUT 16 "samp_rate";
    .port_info 8 /OUTPUT 1 "padding";
    .port_info 9 /OUTPUT 1 "private";
    .port_info 10 /OUTPUT 2 "mode";
    .port_info 11 /OUTPUT 2 "mode_ext";
    .port_info 12 /OUTPUT 2 "emphasis";
    .port_info 13 /OUTPUT 9 "frame_sample";
    .port_info 14 /OUTPUT 3 "slot_size";
    .port_info 15 /OUTPUT 11 "frame_size";
v00000259d7a103f0_0 .net "axiid", 7 0, L_00000259d79ffc60;  alias, 1 drivers
v00000259d7a11070_0 .net "axiiv", 0 0, L_00000259d7a73010;  alias, 1 drivers
v00000259d7a10530_0 .var "axiov", 0 0;
v00000259d7a10990_0 .var "bitrate", 8 0;
v00000259d7a10df0_0 .net "clk", 0 0, v00000259d7a729d0_0;  1 drivers
v00000259d7a10350_0 .net "emphasis", 1 0, L_00000259d7a75de0;  alias, 1 drivers
v00000259d7a10850_0 .net "frame_sample", 8 0, L_00000259d7aa0160;  alias, 1 drivers
v00000259d7a10cb0_0 .var "frame_size", 10 0;
v00000259d7a10670_0 .var "header", 31 0;
v00000259d7a10a30_0 .var "header_byte_counter", 1 0;
v00000259d7a10d50_0 .net "mode", 1 0, L_00000259d7a74b20;  alias, 1 drivers
v00000259d7a10490_0 .net "mode_ext", 1 0, L_00000259d7a743a0;  alias, 1 drivers
v00000259d7a107b0_0 .net "padding", 0 0, L_00000259d7a750c0;  alias, 1 drivers
v00000259d7a108f0_0 .net "private", 0 0, L_00000259d7a75d40;  alias, 1 drivers
v00000259d7a10b70_0 .net "prot", 0 0, L_00000259d7a748a0;  alias, 1 drivers
v00000259d7a105d0_0 .net "rst", 0 0, v00000259d7a73bf0_0;  1 drivers
v00000259d7a10f30_0 .var "samp_rate", 15 0;
v00000259d7a10ad0_0 .net "slot_size", 2 0, L_00000259d7aa01a8;  alias, 1 drivers
E_00000259d79efee0 .event anyedge, v00000259d7a10990_0, v00000259d7a107b0_0;
E_00000259d79ef660 .event anyedge, v00000259d7a10670_0, v00000259d7a10670_0;
E_00000259d79f0020 .event posedge, v00000259d7a10df0_0;
L_00000259d7a748a0 .part v00000259d7a10670_0, 16, 1;
L_00000259d7a750c0 .part v00000259d7a10670_0, 9, 1;
L_00000259d7a75d40 .part v00000259d7a10670_0, 8, 1;
L_00000259d7a74b20 .part v00000259d7a10670_0, 6, 2;
L_00000259d7a743a0 .part v00000259d7a10670_0, 4, 2;
L_00000259d7a75de0 .part v00000259d7a10670_0, 0, 2;
S_00000259d79b25a0 .scope module, "p" "sd_plexer" 3 37, 5 15 0, S_00000259d7a1dc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "sd_iv";
    .port_info 3 /INPUT 8 "sd_din";
    .port_info 4 /INPUT 1 "header_iv";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /INPUT 1 "prot";
    .port_info 7 /INPUT 11 "frame_size";
    .port_info 8 /OUTPUT 1 "header_ov";
    .port_info 9 /OUTPUT 1 "crc_16_ov";
    .port_info 10 /OUTPUT 1 "side_info_1_ov";
    .port_info 11 /OUTPUT 1 "side_info_2_ov";
    .port_info 12 /OUTPUT 1 "fifo_buffer_ov";
    .port_info 13 /OUTPUT 8 "d_out";
L_00000259d79ffc60 .functor BUFZ 8, v00000259d7a73330_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000259d7aa0088 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000259d7a10fd0_0 .net *"_ivl_11", 6 0, L_00000259d7aa0088;  1 drivers
v00000259d7a10170_0 .net *"_ivl_12", 10 0, L_00000259d7a74940;  1 drivers
L_00000259d7aa00d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000259d7a10210_0 .net *"_ivl_15", 8 0, L_00000259d7aa00d0;  1 drivers
v00000259d7a730b0_0 .net *"_ivl_16", 10 0, L_00000259d7a755c0;  1 drivers
v00000259d7a721b0_0 .net *"_ivl_18", 10 0, L_00000259d7a74260;  1 drivers
L_00000259d7aa0118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000259d7a73650_0 .net *"_ivl_21", 4 0, L_00000259d7aa0118;  1 drivers
v00000259d7a733d0_0 .net *"_ivl_22", 10 0, L_00000259d7a752a0;  1 drivers
v00000259d7a72e30_0 .net *"_ivl_7", 4 0, v00000259d7a72110_0;  1 drivers
v00000259d7a73d30_0 .net *"_ivl_8", 10 0, L_00000259d7a75a20;  1 drivers
v00000259d7a73470_0 .var "byte_counter", 8 0;
v00000259d7a72890_0 .net "clk", 0 0, v00000259d7a729d0_0;  alias, 1 drivers
v00000259d7a73150_0 .net "crc_16_ov", 0 0, L_00000259d7a74120;  alias, 1 drivers
v00000259d7a736f0_0 .var "crc_length", 1 0;
v00000259d7a72750_0 .net "d_out", 7 0, L_00000259d79ffc60;  alias, 1 drivers
v00000259d7a73510_0 .net "fifo_buffer_ov", 0 0, L_00000259d7a75840;  alias, 1 drivers
v00000259d7a731f0_0 .net "frame_size", 10 0, v00000259d7a10cb0_0;  alias, 1 drivers
v00000259d7a73ab0_0 .net "header_iv", 0 0, v00000259d7a10530_0;  alias, 1 drivers
v00000259d7a72570_0 .var "header_length", 3 0;
v00000259d7a735b0_0 .net "header_ov", 0 0, L_00000259d7a73010;  alias, 1 drivers
v00000259d7a738d0_0 .net "main_data_length", 10 0, L_00000259d7a75ac0;  1 drivers
v00000259d7a72390_0 .net "mode", 1 0, L_00000259d7a74b20;  alias, 1 drivers
v00000259d7a72110_0 .var "output_codeword", 4 0;
v00000259d7a73dd0_0 .net "prot", 0 0, L_00000259d7a748a0;  alias, 1 drivers
v00000259d7a73790_0 .net "rst", 0 0, v00000259d7a73bf0_0;  alias, 1 drivers
v00000259d7a72f70_0 .net "sd_din", 7 0, v00000259d7a73330_0;  1 drivers
v00000259d7a726b0_0 .net "sd_iv", 0 0, v00000259d7a724d0_0;  1 drivers
v00000259d7a73e70_0 .net "side_info_1_ov", 0 0, L_00000259d7a74580;  alias, 1 drivers
v00000259d7a73b50_0 .net "side_info_2_ov", 0 0, L_00000259d7a758e0;  alias, 1 drivers
v00000259d7a727f0_0 .var "side_info_length", 5 0;
L_00000259d7a73010 .part v00000259d7a72110_0, 4, 1;
L_00000259d7a74120 .part v00000259d7a72110_0, 3, 1;
L_00000259d7a74580 .part v00000259d7a72110_0, 2, 1;
L_00000259d7a758e0 .part v00000259d7a72110_0, 1, 1;
L_00000259d7a75840 .part v00000259d7a72110_0, 0, 1;
L_00000259d7a75a20 .concat [ 4 7 0 0], v00000259d7a72570_0, L_00000259d7aa0088;
L_00000259d7a74940 .concat [ 2 9 0 0], v00000259d7a736f0_0, L_00000259d7aa00d0;
L_00000259d7a755c0 .arith/sum 11, L_00000259d7a75a20, L_00000259d7a74940;
L_00000259d7a74260 .concat [ 6 5 0 0], v00000259d7a727f0_0, L_00000259d7aa0118;
L_00000259d7a752a0 .arith/sum 11, L_00000259d7a755c0, L_00000259d7a74260;
L_00000259d7a75ac0 .arith/sub 11, v00000259d7a10cb0_0, L_00000259d7a752a0;
    .scope S_00000259d79b25a0;
T_0 ;
    %wait E_00000259d79f0020;
    %load/vec4 v00000259d7a73790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000259d7a73470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000259d7a72110_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000259d7a72570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000259d7a726b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000259d7a73470_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000259d7a73470_0, 0;
    %load/vec4 v00000259d7a73470_0;
    %load/vec4 v00000259d7a72570_0;
    %pad/u 9;
    %cmp/u;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000259d7a72110_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v00000259d7a73470_0;
    %load/vec4 v00000259d7a72570_0;
    %pad/u 9;
    %load/vec4 v00000259d7a736f0_0;
    %pad/u 9;
    %add;
    %cmp/u;
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000259d7a72110_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000259d7a73470_0;
    %load/vec4 v00000259d7a72570_0;
    %pad/u 9;
    %load/vec4 v00000259d7a736f0_0;
    %pad/u 9;
    %add;
    %load/vec4 v00000259d7a727f0_0;
    %pad/u 9;
    %add;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v00000259d7a72390_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v00000259d7a72110_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000259d7a72110_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v00000259d7a73470_0;
    %pad/u 11;
    %load/vec4 v00000259d7a72570_0;
    %pad/u 11;
    %load/vec4 v00000259d7a736f0_0;
    %pad/u 11;
    %add;
    %load/vec4 v00000259d7a727f0_0;
    %pad/u 11;
    %add;
    %load/vec4 v00000259d7a738d0_0;
    %add;
    %cmp/u;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000259d7a72110_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000259d7a72110_0, 0;
T_0.13 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000259d7a72110_0, 0;
T_0.3 ;
    %load/vec4 v00000259d7a73ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000259d7a72570_0, 0;
    %load/vec4 v00000259d7a73dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259d7a736f0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000259d7a736f0_0, 0;
T_0.17 ;
    %load/vec4 v00000259d7a72390_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v00000259d7a727f0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000259d7a727f0_0, 0;
T_0.19 ;
T_0.14 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000259d79ee610;
T_1 ;
    %wait E_00000259d79f0020;
    %load/vec4 v00000259d7a105d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000259d7a10670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259d7a10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259d7a10530_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000259d7a11070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000259d7a10670_0;
    %parti/s 24, 0, 2;
    %load/vec4 v00000259d7a103f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000259d7a10670_0, 0;
    %load/vec4 v00000259d7a10a30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000259d7a10530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000259d7a10a30_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000259d7a10a30_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000259d7a10a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259d7a10530_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000259d7a10530_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000259d79ee610;
T_2 ;
Ewait_0 .event/or E_00000259d79ef660, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000259d7a10670_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.0 ;
    %pushi/vec4 32, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.1 ;
    %pushi/vec4 40, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.2 ;
    %pushi/vec4 48, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.3 ;
    %pushi/vec4 56, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.4 ;
    %pushi/vec4 64, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.5 ;
    %pushi/vec4 80, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.6 ;
    %pushi/vec4 96, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.7 ;
    %pushi/vec4 112, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.8 ;
    %pushi/vec4 128, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.9 ;
    %pushi/vec4 160, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.10 ;
    %pushi/vec4 192, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.11 ;
    %pushi/vec4 224, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.12 ;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 320, 0, 9;
    %store/vec4 v00000259d7a10990_0, 0, 9;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %load/vec4 v00000259d7a10670_0;
    %parti/s 2, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000259d7a10f30_0, 0, 16;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 44100, 0, 16;
    %store/vec4 v00000259d7a10f30_0, 0, 16;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 48000, 0, 16;
    %store/vec4 v00000259d7a10f30_0, 0, 16;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 32000, 0, 16;
    %store/vec4 v00000259d7a10f30_0, 0, 16;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000259d79ee610;
T_3 ;
Ewait_1 .event/or E_00000259d79efee0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000259d7a10990_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 9;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 9;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 9;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 9;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 9;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 9;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 9;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 9;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 9;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 160, 0, 9;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 9;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 224, 0, 9;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 9;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 320, 0, 9;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.0 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 105, 0, 11;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 104, 0, 11;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 131, 0, 11;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 130, 0, 11;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 157, 0, 11;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %pushi/vec4 156, 0, 11;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.22, 8;
    %pushi/vec4 183, 0, 11;
    %jmp/1 T_3.23, 8;
T_3.22 ; End of true expr.
    %pushi/vec4 182, 0, 11;
    %jmp/0 T_3.23, 8;
 ; End of false expr.
    %blend;
T_3.23;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %pushi/vec4 209, 0, 11;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %pushi/vec4 208, 0, 11;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.26, 8;
    %pushi/vec4 262, 0, 11;
    %jmp/1 T_3.27, 8;
T_3.26 ; End of true expr.
    %pushi/vec4 261, 0, 11;
    %jmp/0 T_3.27, 8;
 ; End of false expr.
    %blend;
T_3.27;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %pushi/vec4 314, 0, 11;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %pushi/vec4 313, 0, 11;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.30, 8;
    %pushi/vec4 366, 0, 11;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %pushi/vec4 365, 0, 11;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %pushi/vec4 418, 0, 11;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %pushi/vec4 417, 0, 11;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.34, 8;
    %pushi/vec4 523, 0, 11;
    %jmp/1 T_3.35, 8;
T_3.34 ; End of true expr.
    %pushi/vec4 522, 0, 11;
    %jmp/0 T_3.35, 8;
 ; End of false expr.
    %blend;
T_3.35;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %pushi/vec4 627, 0, 11;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %pushi/vec4 626, 0, 11;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.38, 8;
    %pushi/vec4 732, 0, 11;
    %jmp/1 T_3.39, 8;
T_3.38 ; End of true expr.
    %pushi/vec4 731, 0, 11;
    %jmp/0 T_3.39, 8;
 ; End of false expr.
    %blend;
T_3.39;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.40, 8;
    %pushi/vec4 836, 0, 11;
    %jmp/1 T_3.41, 8;
T_3.40 ; End of true expr.
    %pushi/vec4 835, 0, 11;
    %jmp/0 T_3.41, 8;
 ; End of false expr.
    %blend;
T_3.41;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v00000259d7a107b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.42, 8;
    %pushi/vec4 1045, 0, 11;
    %jmp/1 T_3.43, 8;
T_3.42 ; End of true expr.
    %pushi/vec4 1044, 0, 11;
    %jmp/0 T_3.43, 8;
 ; End of false expr.
    %blend;
T_3.43;
    %store/vec4 v00000259d7a10cb0_0, 0, 11;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000259d7a1dc70;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v00000259d7a729d0_0;
    %nor/r;
    %store/vec4 v00000259d7a729d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000259d7a1dc70;
T_5 ;
    %vpi_call/w 3 85 "$dumpfile", "sim/plexer_sim.vcd" {0 0 0};
    %vpi_call/w 3 86 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000259d7a1dc70 {0 0 0};
    %vpi_call/w 3 87 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 4294677092, 0, 32;
    %concati/vec4 2181812281, 0, 34;
    %concati/vec4 2170207652, 0, 32;
    %concati/vec4 3524132864, 0, 66;
    %concati/vec4 2271522732, 0, 35;
    %concati/vec4 3440923976, 0, 33;
    %concati/vec4 3523215360, 0, 50;
    %concati/vec4 2630118803, 0, 35;
    %concati/vec4 2930610822, 0, 33;
    %concati/vec4 2962333808, 0, 32;
    %concati/vec4 4065351857, 0, 32;
    %concati/vec4 3309501276, 0, 33;
    %concati/vec4 3690448085, 0, 32;
    %concati/vec4 2710220365, 0, 33;
    %concati/vec4 2800680598, 0, 33;
    %concati/vec4 2799022531, 0, 32;
    %concati/vec4 3790272696, 0, 32;
    %concati/vec4 2367842621, 0, 32;
    %concati/vec4 2813208494, 0, 32;
    %concati/vec4 3149916317, 0, 34;
    %concati/vec4 3218921423, 0, 33;
    %concati/vec4 2514805842, 0, 36;
    %concati/vec4 3261298476, 0, 32;
    %concati/vec4 2147555500, 0, 34;
    %concati/vec4 3699659373, 0, 37;
    %concati/vec4 3385945516, 0, 35;
    %concati/vec4 3226290712, 0, 32;
    %concati/vec4 4090918810, 0, 33;
    %concati/vec4 3845400040, 0, 32;
    %concati/vec4 2338237683, 0, 32;
    %concati/vec4 4248136282, 0, 32;
    %concati/vec4 2530803005, 0, 32;
    %concati/vec4 2831029674, 0, 32;
    %concati/vec4 3959833891, 0, 35;
    %concati/vec4 3950292000, 0, 32;
    %concati/vec4 2584731604, 0, 33;
    %concati/vec4 3105168121, 0, 33;
    %concati/vec4 3709504663, 0, 34;
    %concati/vec4 4072647798, 0, 32;
    %concati/vec4 3329940951, 0, 32;
    %concati/vec4 3635334218, 0, 32;
    %concati/vec4 3031176430, 0, 35;
    %concati/vec4 3529101957, 0, 32;
    %concati/vec4 3527551244, 0, 32;
    %concati/vec4 3145950094, 0, 33;
    %concati/vec4 3315189854, 0, 32;
    %concati/vec4 3668301533, 0, 32;
    %concati/vec4 4024284918, 0, 32;
    %concati/vec4 3073607944, 0, 32;
    %concati/vec4 2651485835, 0, 32;
    %concati/vec4 3727507421, 0, 33;
    %concati/vec4 2346710532, 0, 34;
    %concati/vec4 2717917327, 0, 36;
    %concati/vec4 3235745560, 0, 32;
    %concati/vec4 2345271007, 0, 32;
    %concati/vec4 2620277464, 0, 34;
    %concati/vec4 2737187330, 0, 32;
    %concati/vec4 2190780956, 0, 32;
    %concati/vec4 2970369634, 0, 32;
    %concati/vec4 2772894161, 0, 33;
    %concati/vec4 4215588864, 0, 39;
    %concati/vec4 2270207840, 0, 40;
    %concati/vec4 3479548438, 0, 37;
    %concati/vec4 2380603754, 0, 32;
    %concati/vec4 3542788601, 0, 32;
    %concati/vec4 2175445325, 0, 33;
    %concati/vec4 3878136373, 0, 32;
    %concati/vec4 2803561009, 0, 32;
    %concati/vec4 2573845861, 0, 33;
    %concati/vec4 3444273798, 0, 32;
    %concati/vec4 3289254587, 0, 33;
    %concati/vec4 2216758725, 0, 34;
    %concati/vec4 2805958621, 0, 32;
    %concati/vec4 3534332828, 0, 33;
    %concati/vec4 3642832487, 0, 34;
    %concati/vec4 2820807813, 0, 39;
    %concati/vec4 3088081475, 0, 37;
    %concati/vec4 2194073310, 0, 32;
    %concati/vec4 3930874199, 0, 33;
    %concati/vec4 3114899752, 0, 33;
    %concati/vec4 2880151801, 0, 33;
    %concati/vec4 3666498400, 0, 32;
    %concati/vec4 2484077481, 0, 32;
    %concati/vec4 3322299397, 0, 33;
    %concati/vec4 3356854696, 0, 37;
    %concati/vec4 3146950033, 0, 32;
    %concati/vec4 3585510388, 0, 32;
    %concati/vec4 3263238520, 0, 37;
    %concati/vec4 3231687685, 0, 32;
    %concati/vec4 4039831716, 0, 32;
    %concati/vec4 3135423856, 0, 32;
    %concati/vec4 3772590688, 0, 32;
    %concati/vec4 3038007719, 0, 34;
    %concati/vec4 2539131493, 0, 32;
    %concati/vec4 2591267021, 0, 32;
    %concati/vec4 3021897240, 0, 32;
    %concati/vec4 2156518929, 0, 33;
    %concati/vec4 3717885602, 0, 32;
    %concati/vec4 3855482267, 0, 32;
    %concati/vec4 24044, 0, 15;
    %store/vec4 v00000259d7a72250_0, 0, 3344;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000259d7a729d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000259d7a73bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000259d7a724d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000259d7a73330_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000259d7a73bf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000259d7a73bf0_0, 0, 1;
    %fork t_1, S_00000259d79ee480;
    %jmp t_0;
    .scope S_00000259d79ee480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000259d7a102b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000259d7a102b0_0;
    %cmpi/s 418, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000259d7a724d0_0, 0, 1;
    %load/vec4 v00000259d7a72250_0;
    %pushi/vec4 3343, 0, 32;
    %load/vec4 v00000259d7a102b0_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v00000259d7a73330_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000259d7a724d0_0, 0, 1;
    %delay 100000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000259d7a102b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000259d7a102b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_00000259d7a1dc70;
t_0 %join;
    %vpi_call/w 3 113 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 114 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\sd_plexer_tb.sv";
    ".\src\header.sv";
    ".\src\sd_plexer.sv";
