<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>tiled_conv</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>64262177</Best-caseLatency>
            <Average-caseLatency>64262177</Average-caseLatency>
            <Worst-caseLatency>64262177</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.643 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.643 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.643 sec</Worst-caseRealTimeLatency>
            <Interval-min>64262178</Interval-min>
            <Interval-max>64262178</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <TILE_ROW>
                <TripCount>16</TripCount>
                <Latency>64262176</Latency>
                <AbsoluteTimeLatency>642621760</AbsoluteTimeLatency>
                <IterationLatency>4016386</IterationLatency>
                <InstanceList/>
                <TILE_COL>
                    <TripCount>32</TripCount>
                    <Latency>4016384</Latency>
                    <AbsoluteTimeLatency>40163840</AbsoluteTimeLatency>
                    <IterationLatency>125512</IterationLatency>
                    <InstanceList/>
                </TILE_COL>
            </TILE_ROW>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>58</BRAM_18K>
            <DSP>10</DSP>
            <FF>12276</FF>
            <LUT>21821</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWADDR</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWLEN</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWSIZE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWBURST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWLOCK</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWCACHE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWPROT</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWQOS</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWREGION</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WDATA</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WSTRB</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WLAST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARADDR</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARLEN</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARSIZE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARBURST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARLOCK</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARCACHE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARPROT</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARQOS</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARREGION</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RDATA</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RLAST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RRESP</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BRESP</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWADDR</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWLEN</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWSIZE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWBURST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWLOCK</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWCACHE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWPROT</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWQOS</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWREGION</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WDATA</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WSTRB</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WLAST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARADDR</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARLEN</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARSIZE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARBURST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARLOCK</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARCACHE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARPROT</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARQOS</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARREGION</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RDATA</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RLAST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RRESP</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BRESP</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>tiled_conv</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_load_input_tile_block_from_DRAM_fu_424</InstName>
                    <ModuleName>load_input_tile_block_from_DRAM</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>424</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_fu_254</InstName>
                            <ModuleName>load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>254</ID>
                            <BindInstances>add_ln37_1_fu_2218_p2 add_ln37_fu_2230_p2 mac_muladd_2ns_6ns_6ns_8_1_1_U2 mul_2ns_22ns_23_1_1_U1 mac_muladd_2ns_6ns_6ns_8_1_1_U2 add_ln42_1_fu_2312_p2 add_ln50_1_fu_2262_p2 add_ln50_fu_2272_p2 add_ln53_1_fu_2347_p2 add_ln53_3_fu_3173_p2 add_ln53_2_fu_3183_p2 add_ln53_6_fu_2378_p2 add_ln53_7_fu_3211_p2 add_ln53_5_fu_3221_p2 add_ln53_10_fu_2409_p2 add_ln53_12_fu_3249_p2 add_ln53_8_fu_3259_p2 add_ln53_15_fu_2435_p2 add_ln53_16_fu_3287_p2 add_ln53_11_fu_3297_p2 add_ln53_19_fu_2466_p2 add_ln53_21_fu_3325_p2 add_ln53_14_fu_3335_p2 add_ln53_24_fu_2497_p2 add_ln53_25_fu_3363_p2 add_ln53_17_fu_3373_p2 add_ln53_28_fu_2528_p2 add_ln53_30_fu_3401_p2 add_ln53_20_fu_3411_p2 add_ln53_33_fu_2559_p2 add_ln53_34_fu_3439_p2 add_ln53_23_fu_3449_p2 add_ln53_37_fu_2590_p2 add_ln53_39_fu_3477_p2 add_ln53_26_fu_3487_p2 add_ln53_42_fu_2621_p2 add_ln53_43_fu_3515_p2 add_ln53_29_fu_3525_p2 add_ln53_46_fu_2652_p2 add_ln53_48_fu_3553_p2 add_ln53_32_fu_3563_p2 add_ln53_51_fu_2678_p2 add_ln53_52_fu_3591_p2 add_ln53_35_fu_3601_p2 add_ln53_38_fu_3626_p2 add_ln53_60_fu_2704_p2 add_ln53_61_fu_3654_p2 add_ln53_41_fu_3664_p2 add_ln53_44_fu_3689_p2 add_ln53_69_fu_2730_p2 add_ln53_70_fu_3717_p2 add_ln53_47_fu_3727_p2 add_ln53_50_fu_3752_p2 add_ln53_78_fu_2756_p2 add_ln53_79_fu_3780_p2 add_ln53_53_fu_3790_p2 add_ln53_56_fu_3815_p2 add_ln53_87_fu_2782_p2 add_ln53_88_fu_3843_p2 add_ln53_59_fu_3853_p2 add_ln53_62_fu_3878_p2 add_ln53_96_fu_2808_p2 add_ln53_97_fu_3906_p2 add_ln53_65_fu_3916_p2 add_ln53_68_fu_3941_p2 add_ln53_105_fu_2834_p2 add_ln53_106_fu_3969_p2 add_ln53_71_fu_3979_p2 add_ln53_74_fu_4004_p2 add_ln53_114_fu_2860_p2 add_ln53_115_fu_4032_p2 add_ln53_77_fu_4042_p2 add_ln53_80_fu_4067_p2 add_ln53_123_fu_2886_p2 add_ln53_124_fu_4095_p2 add_ln53_83_fu_4105_p2 add_ln53_86_fu_4130_p2 add_ln53_130_fu_2912_p2 add_ln53_132_fu_4158_p2 add_ln53_89_fu_4168_p2 add_ln53_92_fu_4193_p2 add_ln53_133_fu_2938_p2 add_ln53_135_fu_4221_p2 add_ln53_95_fu_4231_p2 add_ln53_98_fu_4256_p2 add_ln53_136_fu_2964_p2 add_ln53_138_fu_4284_p2 add_ln53_101_fu_4294_p2 add_ln53_104_fu_4319_p2 add_ln53_139_fu_2990_p2 add_ln53_140_fu_4347_p2 add_ln53_107_fu_4357_p2 add_ln53_110_fu_4382_p2 add_ln53_141_fu_3016_p2 add_ln53_142_fu_4410_p2 add_ln53_113_fu_4420_p2 add_ln53_116_fu_4445_p2 add_ln53_143_fu_3042_p2 add_ln53_144_fu_4473_p2 add_ln53_119_fu_4483_p2 add_ln53_122_fu_4508_p2 add_ln53_145_fu_3068_p2 add_ln53_146_fu_4536_p2 add_ln53_125_fu_4546_p2 add_ln53_128_fu_4571_p2 add_ln53_147_fu_3099_p2 add_ln53_148_fu_4599_p2 add_ln53_131_fu_4609_p2 add_ln53_149_fu_3130_p2 add_ln53_150_fu_4637_p2 add_ln53_134_fu_4647_p2 add_ln53_151_fu_3161_p2 add_ln53_152_fu_4675_p2 add_ln53_137_fu_4685_p2 add_ln40_fu_4718_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_5ns_7ns_11_1_1_U113 width_offset_fu_447_p2 input_x_fu_456_p2 input_x_1_fu_462_p2 input_x_2_fu_468_p2 input_x_11_fu_509_p2 input_x_12_fu_514_p2 input_x_13_fu_519_p2 input_x_14_fu_524_p2 input_x_15_fu_529_p2 input_x_16_fu_534_p2 input_x_17_fu_539_p2 input_x_18_fu_544_p2 input_x_19_fu_549_p2 input_x_20_fu_554_p2 input_x_21_fu_559_p2 input_x_22_fu_564_p2 input_x_23_fu_569_p2 input_x_24_fu_574_p2 input_x_25_fu_579_p2 input_x_26_fu_584_p2 input_x_27_fu_589_p2 input_x_28_fu_594_p2 input_x_29_fu_599_p2 input_x_30_fu_604_p2 input_x_31_fu_609_p2 input_x_32_fu_614_p2 input_x_33_fu_619_p2 input_x_34_fu_624_p2 input_x_35_fu_629_p2 input_x_36_fu_634_p2 input_x_37_fu_639_p2 input_x_38_fu_644_p2 input_x_39_fu_649_p2 input_x_40_fu_654_p2 input_x_41_fu_659_p2 input_x_42_fu_664_p2 input_x_43_fu_669_p2 input_x_44_fu_674_p2 input_x_45_fu_679_p2 add_ln42_fu_1326_p2 add_ln53_55_fu_1332_p2 add_ln53_57_fu_1339_p2 add_ln53_64_fu_1346_p2 add_ln53_66_fu_1353_p2 add_ln53_73_fu_1360_p2 add_ln53_75_fu_1367_p2 add_ln53_82_fu_1374_p2 add_ln53_84_fu_1381_p2 add_ln53_91_fu_1388_p2 add_ln53_93_fu_1395_p2 add_ln53_100_fu_1402_p2 add_ln53_102_fu_1409_p2 add_ln53_109_fu_1416_p2 add_ln53_111_fu_1423_p2 add_ln53_118_fu_1430_p2 add_ln53_120_fu_1437_p2 add_ln53_127_fu_1444_p2 add_ln53_126_fu_1451_p2 add_ln53_121_fu_1458_p2 add_ln53_117_fu_1465_p2 add_ln53_112_fu_1472_p2 add_ln53_108_fu_1479_p2 add_ln53_103_fu_1486_p2 add_ln53_99_fu_1493_p2 add_ln53_94_fu_1500_p2 add_ln53_90_fu_1507_p2 add_ln53_85_fu_1514_p2 add_ln53_81_fu_1521_p2 add_ln53_76_fu_1528_p2 add_ln53_72_fu_1535_p2 add_ln53_67_fu_1542_p2 add_ln53_63_fu_1549_p2 add_ln53_58_fu_1556_p2 add_ln53_54_fu_1563_p2 add_ln53_49_fu_1570_p2 add_ln53_45_fu_1577_p2 add_ln53_40_fu_1584_p2 add_ln53_36_fu_1591_p2 add_ln53_31_fu_1598_p2 add_ln53_27_fu_1605_p2 add_ln53_22_fu_1612_p2 add_ln53_18_fu_1619_p2 add_ln53_13_fu_1626_p2 add_ln53_9_fu_1633_p2 add_ln53_4_fu_1640_p2 add_ln53_fu_1647_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_load_layer_params_from_DRAM_fu_479</InstName>
                    <ModuleName>load_layer_params_from_DRAM</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>479</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG_fu_170</InstName>
                            <ModuleName>load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>170</ID>
                            <BindInstances>add_ln77_fu_286_p2 add_ln77_1_fu_389_p2 sub_ln88_fu_425_p2 add_ln80_fu_446_p2 add_ln88_fu_470_p2 add_ln83_fu_492_p2 add_ln86_fu_524_p2 add_ln83_1_fu_334_p2 add_ln80_1_fu_348_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_layer_params_from_DRAM_Pipeline_BIAS_fu_191</InstName>
                            <ModuleName>load_layer_params_from_DRAM_Pipeline_BIAS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>191</ID>
                            <BindInstances>add_ln95_fu_221_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_6ns_10ns_15_1_1_U184 add_ln77_fu_227_p2 add_ln95_fu_264_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_7x7_fu_515</InstName>
                    <ModuleName>conv_7x7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>515</ID>
                    <BindInstances>add_ln41_1_fu_1042_p2 indvars_iv_next305_fu_1898_p2 add_ln41_fu_1999_p2 add_ln41_2_fu_1137_p2 add_ln41_3_fu_1147_p2 indvars_iv_next295_fu_1232_p2 add_ln44_fu_2019_p2 mul_3ns_6ns_7_1_1_U201 add_ln1319_fu_1202_p2 add_ln1319_1_fu_1212_p2 add_ln1319_2_fu_1222_p2 add_ln1319_3_fu_1243_p2 add_ln1319_4_fu_1909_p2 add_ln1319_5_fu_1253_p2 add_ln1319_6_fu_1263_p2 mul_mul_16s_16s_29_1_1_U210 mul_mul_16s_16s_29_1_1_U211 mul_mul_16s_16s_29_1_1_U212 mul_mul_16s_16s_28_1_1_U213 mul_mul_16s_16s_29_1_1_U216 mul_mul_16s_16s_29_1_1_U214 mul_mul_16s_16s_29_1_1_U215 add_ln859_fu_2074_p2 add_ln859_3_fu_2084_p2 sub_ln1466_fu_2173_p2 add_ln859_6_fu_2179_p2 add_ln47_fu_1861_p2 add_ln44_1_fu_1866_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_store_output_tile_to_DRAM_fu_573</InstName>
                    <ModuleName>store_output_tile_to_DRAM</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>573</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP_fu_102</InstName>
                            <ModuleName>store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>102</ID>
                            <BindInstances>empty_fu_348_p2 mul_mul_6ns_19ns_25_1_1_U279 add_ln138_fu_494_p2 empty_46_fu_502_p2 add_ln138_3_fu_621_p2 grp_fu_330_p0 add_ln123_fu_356_p2 p_mid111_fu_372_p2 mul_mul_6ns_19ns_25_1_1_U280 add_ln138_4_fu_541_p2 add_ln138_5_fu_631_p2 add_ln126_fu_448_p2 p_mid1_fu_573_p2 add_ln138_8_fu_638_p2 add_ln129_fu_475_p2 add_ln126_1_fu_388_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_5ns_7ns_10_1_1_U296 add_ln120_fu_178_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv_in_buf_V_U conv_in_buf_V_1_U conv_in_buf_V_2_U conv_in_buf_V_3_U conv_in_buf_V_4_U conv_in_buf_V_5_U conv_in_buf_V_6_U conv_in_buf_V_7_U conv_in_buf_V_8_U conv_in_buf_V_9_U conv_in_buf_V_10_U conv_in_buf_V_11_U conv_in_buf_V_12_U conv_in_buf_V_13_U conv_in_buf_V_14_U conv_in_buf_V_15_U conv_in_buf_V_16_U conv_in_buf_V_17_U conv_in_buf_V_18_U conv_in_buf_V_19_U conv_in_buf_V_20_U conv_in_buf_V_21_U conv_in_buf_V_22_U conv_in_buf_V_23_U conv_in_buf_V_24_U conv_in_buf_V_25_U conv_in_buf_V_26_U conv_in_buf_V_27_U conv_in_buf_V_28_U conv_in_buf_V_29_U conv_in_buf_V_30_U conv_in_buf_V_31_U conv_in_buf_V_32_U conv_in_buf_V_33_U conv_in_buf_V_34_U conv_in_buf_V_35_U conv_in_buf_V_36_U conv_in_buf_V_37_U conv_in_buf_V_38_U conv_in_buf_V_39_U conv_in_buf_V_40_U conv_in_buf_V_41_U conv_in_buf_V_42_U conv_in_buf_V_43_U conv_in_buf_V_44_U conv_in_buf_45_U conv_wt_buf_V_U conv_wt_buf_V_1_U conv_wt_buf_V_2_U conv_wt_buf_V_3_U conv_wt_buf_V_4_U conv_wt_buf_V_5_U conv_wt_buf_V_6_U conv_out_buf_V_U conv_out_buf_V_1_U conv_out_buf_V_2_U conv_out_buf_V_3_U ti_2_fu_657_p2 tj_1_fu_674_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_input_tile_block_from_DRAM_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT</Name>
            <Loops>
                <INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7188</Best-caseLatency>
                    <Average-caseLatency>7188</Average-caseLatency>
                    <Worst-caseLatency>7188</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7188</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT>
                        <Name>INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT</Name>
                        <TripCount>156</TripCount>
                        <Latency>7186</Latency>
                        <AbsoluteTimeLatency>71.860 us</AbsoluteTimeLatency>
                        <PipelineII>46</PipelineII>
                        <PipelineDepth>57</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4405</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6783</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_2218_p2" SOURCE="utils.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_2230_p2" SOURCE="utils.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_1_1_U2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="mul_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_22ns_23_1_1_U1" SOURCE="utils.cpp:37" URAM="0" VARIABLE="mul_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_2ns_6ns_6ns_8_1_1_U2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_2312_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_2262_p2" SOURCE="utils.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_2272_p2" SOURCE="utils.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_2347_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_3_fu_3173_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_3183_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_6_fu_2378_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_7_fu_3211_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_5_fu_3221_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_10_fu_2409_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_12_fu_3249_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_8_fu_3259_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_15_fu_2435_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_16_fu_3287_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_11_fu_3297_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_19_fu_2466_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_21_fu_3325_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_14_fu_3335_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_24_fu_2497_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_25_fu_3363_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_17_fu_3373_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_28_fu_2528_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_30_fu_3401_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_20_fu_3411_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_33_fu_2559_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_34_fu_3439_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_23_fu_3449_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_37_fu_2590_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_39_fu_3477_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_26_fu_3487_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_42_fu_2621_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_43_fu_3515_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_29_fu_3525_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_46_fu_2652_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_48_fu_3553_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_32_fu_3563_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_51_fu_2678_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_52_fu_3591_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_35_fu_3601_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_38_fu_3626_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_60_fu_2704_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_61_fu_3654_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_41_fu_3664_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_44_fu_3689_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_69_fu_2730_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_70_fu_3717_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_47_fu_3727_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_50_fu_3752_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_78_fu_2756_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_79_fu_3780_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_53_fu_3790_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_56_fu_3815_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_87_fu_2782_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_88_fu_3843_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_59_fu_3853_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_62_fu_3878_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_96_fu_2808_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_97_fu_3906_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_65_fu_3916_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_68_fu_3941_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_105_fu_2834_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_106_fu_3969_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_71_fu_3979_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_74_fu_4004_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_114_fu_2860_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_115_fu_4032_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_77_fu_4042_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_80_fu_4067_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_123_fu_2886_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_124_fu_4095_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_83_fu_4105_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_86_fu_4130_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_130_fu_2912_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_132_fu_4158_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_89_fu_4168_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_92_fu_4193_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_133_fu_2938_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_135_fu_4221_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_95_fu_4231_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_98_fu_4256_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_136_fu_2964_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_138_fu_4284_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_101_fu_4294_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_104_fu_4319_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_139_fu_2990_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_140_fu_4347_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_107_fu_4357_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_110_fu_4382_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_141_fu_3016_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_142_fu_4410_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_113_fu_4420_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_116_fu_4445_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_143_fu_3042_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_144_fu_4473_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_119_fu_4483_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_122_fu_4508_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_145_fu_3068_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_146_fu_4536_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_125_fu_4546_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_128_fu_4571_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_147_fu_3099_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_148_fu_4599_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_131_fu_4609_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_149_fu_3130_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_150_fu_4637_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_134_fu_4647_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_151_fu_3161_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_152_fu_4675_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_137_fu_4685_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_4718_p2" SOURCE="utils.cpp:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_tile_block_from_DRAM</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7190</Best-caseLatency>
                    <Average-caseLatency>7190</Average-caseLatency>
                    <Worst-caseLatency>7190</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7190</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7396</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>10823</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U113" SOURCE="utils.cpp:30" URAM="0" VARIABLE="height_offset"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="width_offset_fu_447_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="width_offset"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_fu_456_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_1_fu_462_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_2_fu_468_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_11_fu_509_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_12_fu_514_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_13_fu_519_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_14_fu_524_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_15_fu_529_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_16_fu_534_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_17_fu_539_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_18_fu_544_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_19_fu_549_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_20_fu_554_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_21_fu_559_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_22_fu_564_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_23_fu_569_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_24_fu_574_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_25_fu_579_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_26_fu_584_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_27_fu_589_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_28_fu_594_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_29_fu_599_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_30_fu_604_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_31_fu_609_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_32_fu_614_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_33_fu_619_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_34_fu_624_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_35_fu_629_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_36_fu_634_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_37_fu_639_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_38_fu_644_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_39_fu_649_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_40_fu_654_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_41_fu_659_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_42_fu_664_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_43_fu_669_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_44_fu_674_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="input_x_45_fu_679_p2" SOURCE="utils.cpp:31" URAM="0" VARIABLE="input_x_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1326_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_55_fu_1332_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_57_fu_1339_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_64_fu_1346_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_66_fu_1353_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_73_fu_1360_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_75_fu_1367_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_82_fu_1374_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_84_fu_1381_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_91_fu_1388_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_93_fu_1395_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_100_fu_1402_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_102_fu_1409_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_109_fu_1416_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_111_fu_1423_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_118_fu_1430_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_120_fu_1437_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_127_fu_1444_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_126_fu_1451_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_121_fu_1458_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_117_fu_1465_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_112_fu_1472_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_108_fu_1479_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_103_fu_1486_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_99_fu_1493_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_94_fu_1500_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_90_fu_1507_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_85_fu_1514_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_81_fu_1521_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_76_fu_1528_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_72_fu_1535_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_67_fu_1542_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_63_fu_1549_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_58_fu_1556_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_54_fu_1563_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_49_fu_1570_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_45_fu_1577_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_40_fu_1584_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_36_fu_1591_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_31_fu_1598_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_27_fu_1605_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_22_fu_1612_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_18_fu_1619_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_13_fu_1626_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_9_fu_1633_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_4_fu_1640_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1647_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG</Name>
            <Loops>
                <WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>591</Best-caseLatency>
                    <Average-caseLatency>591</Average-caseLatency>
                    <Worst-caseLatency>591</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>591</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH>
                        <Name>WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</Name>
                        <TripCount>588</TripCount>
                        <Latency>589</Latency>
                        <AbsoluteTimeLatency>5.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>74</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>354</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_286_p2" SOURCE="utils.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_389_p2" SOURCE="utils.cpp:77" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_fu_425_p2" SOURCE="utils.cpp:88" URAM="0" VARIABLE="sub_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_446_p2" SOURCE="utils.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_470_p2" SOURCE="utils.cpp:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_492_p2" SOURCE="utils.cpp:83" URAM="0" VARIABLE="add_ln83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_524_p2" SOURCE="utils.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_334_p2" SOURCE="utils.cpp:83" URAM="0" VARIABLE="add_ln83_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_348_p2" SOURCE="utils.cpp:80" URAM="0" VARIABLE="add_ln80_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_layer_params_from_DRAM_Pipeline_BIAS</Name>
            <Loops>
                <BIAS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BIAS>
                        <Name>BIAS</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BIAS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BIAS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_221_p2" SOURCE="utils.cpp:95" URAM="0" VARIABLE="add_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_layer_params_from_DRAM</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>617</Best-caseLatency>
                    <Average-caseLatency>617</Average-caseLatency>
                    <Worst-caseLatency>617</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>617</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>378</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1060</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_10ns_15_1_1_U184" SOURCE="utils.cpp:77" URAM="0" VARIABLE="mul_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_227_p2" SOURCE="utils.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_264_p2" SOURCE="utils.cpp:95" URAM="0" VARIABLE="add_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_7x7</Name>
            <Loops>
                <HEIGHT_WIDTH_KERNEL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.289</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5527</Best-caseLatency>
                    <Average-caseLatency>5527</Average-caseLatency>
                    <Worst-caseLatency>5527</Worst-caseLatency>
                    <Best-caseRealTimeLatency>55.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>55.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>55.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5527</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <HEIGHT_WIDTH_KERNEL>
                        <Name>HEIGHT_WIDTH_KERNEL</Name>
                        <TripCount>1840</TripCount>
                        <Latency>5525</Latency>
                        <AbsoluteTimeLatency>55.250 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </HEIGHT_WIDTH_KERNEL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>757</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2156</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_1042_p2" SOURCE="conv_7x7.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next305_fu_1898_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1999_p2" SOURCE="conv_7x7.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_1137_p2" SOURCE="conv_7x7.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_1147_p2" SOURCE="conv_7x7.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next295_fu_1232_p2" SOURCE="conv_7x7.cpp:41" URAM="0" VARIABLE="indvars_iv_next295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_2019_p2" SOURCE="conv_7x7.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_6ns_7_1_1_U201" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_fu_1202_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_1_fu_1212_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_2_fu_1222_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_3_fu_1243_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_4_fu_1909_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_5_fu_1253_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_6_fu_1263_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U210" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U211" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U212" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_28_1_1_U213" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1317" URAM="0" VARIABLE="mul_ln1317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U216" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U214" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U215" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864" URAM="0" VARIABLE="mul_ln864_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_2074_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_3_fu_2084_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1466_fu_2173_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1466" URAM="0" VARIABLE="sub_ln1466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_6_fu_2179_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1861_p2" SOURCE="conv_7x7.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEIGHT_WIDTH_KERNEL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_1866_p2" SOURCE="conv_7x7.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP</Name>
            <Loops>
                <OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1862</Best-caseLatency>
                    <Average-caseLatency>1862</Average-caseLatency>
                    <Worst-caseLatency>1862</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1862</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH>
                        <Name>OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH</Name>
                        <TripCount>1840</TripCount>
                        <Latency>1860</Latency>
                        <AbsoluteTimeLatency>18.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1388</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1600</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_348_p2" SOURCE="utils.cpp:123" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_6ns_19ns_25_1_1_U279" SOURCE="utils.cpp:138" URAM="0" VARIABLE="mul_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_494_p2" SOURCE="utils.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_502_p2" SOURCE="utils.cpp:126" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_3_fu_621_p2" SOURCE="utils.cpp:138" URAM="0" VARIABLE="add_ln138_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_330_p0" SOURCE="utils.cpp:123" URAM="0" VARIABLE="add_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_356_p2" SOURCE="utils.cpp:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="p_mid111_fu_372_p2" SOURCE="utils.cpp:123" URAM="0" VARIABLE="p_mid111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_6ns_19ns_25_1_1_U280" SOURCE="utils.cpp:138" URAM="0" VARIABLE="mul_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_4_fu_541_p2" SOURCE="utils.cpp:138" URAM="0" VARIABLE="add_ln138_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_5_fu_631_p2" SOURCE="utils.cpp:138" URAM="0" VARIABLE="add_ln138_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_448_p2" SOURCE="utils.cpp:126" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_573_p2" SOURCE="utils.cpp:126" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_8_fu_638_p2" SOURCE="utils.cpp:138" URAM="0" VARIABLE="add_ln138_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_475_p2" SOURCE="utils.cpp:129" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_1_fu_388_p2" SOURCE="utils.cpp:126" URAM="0" VARIABLE="add_ln126_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_output_tile_to_DRAM</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1864</Best-caseLatency>
                    <Average-caseLatency>1864</Average-caseLatency>
                    <Worst-caseLatency>1864</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1864</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1455</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1730</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_10_1_1_U296" SOURCE="utils.cpp:119" URAM="0" VARIABLE="mul_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_178_p2" SOURCE="utils.cpp:120" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv</Name>
            <Loops>
                <TILE_ROW>
                    <TILE_COL/>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>64262177</Best-caseLatency>
                    <Average-caseLatency>64262177</Average-caseLatency>
                    <Worst-caseLatency>64262177</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.643 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.643 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.643 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>64262178</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <TripCount>16</TripCount>
                        <Latency>64262176</Latency>
                        <AbsoluteTimeLatency>0.643 sec</AbsoluteTimeLatency>
                        <IterationLatency>4016386</IterationLatency>
                        <PipelineDepth>4016386</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <TILE_COL>
                            <Name>TILE_COL</Name>
                            <TripCount>32</TripCount>
                            <Latency>4016384</Latency>
                            <AbsoluteTimeLatency>40.164 ms</AbsoluteTimeLatency>
                            <IterationLatency>125512</IterationLatency>
                            <PipelineDepth>125512</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_load_input_tile_block_from_DRAM_fu_424</Instance>
                                <Instance>grp_load_layer_params_from_DRAM_fu_479</Instance>
                                <Instance>grp_conv_7x7_fu_515</Instance>
                                <Instance>grp_store_output_tile_to_DRAM_fu_573</Instance>
                            </InstanceList>
                        </TILE_COL>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>12276</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>21821</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_1_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_2_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_3_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_4_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_5_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_6_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_7_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_8_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_9_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_10_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_11_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_12_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_13_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_14_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_15_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_16_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_17_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_18_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_19_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_20_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_21_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_22_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_23_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_24_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_25_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_26_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_27_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_28_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_29_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_30_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_31_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_32_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_33_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_34_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_35_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_36_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_37_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_38_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_39_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_40_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_41_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_42_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_43_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_44_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_45_U" SOURCE="" URAM="0" VARIABLE="conv_in_buf_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_1_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_2_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_3_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_4_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_5_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="conv_wt_buf_V_6_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_buf_V_U" SOURCE="tiled_conv.cpp:37" URAM="0" VARIABLE="conv_out_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_buf_V_1_U" SOURCE="tiled_conv.cpp:37" URAM="0" VARIABLE="conv_out_buf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_buf_V_2_U" SOURCE="tiled_conv.cpp:37" URAM="0" VARIABLE="conv_out_buf_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_buf_V_3_U" SOURCE="tiled_conv.cpp:37" URAM="0" VARIABLE="conv_out_buf_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="ti_2_fu_657_p2" SOURCE="tiled_conv.cpp:52" URAM="0" VARIABLE="ti_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_COL" OPTYPE="add" PRAGMA="" RTLNAME="tj_1_fu_674_p2" SOURCE="tiled_conv.cpp:55" URAM="0" VARIABLE="tj_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_feature_map" index="0" direction="inout" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fm" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_feature_map_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_feature_map_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_weights" index="1" direction="in" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wt" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_bias" index="2" direction="in" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wt" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_feature_map" index="3" direction="inout" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fm" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_feature_map_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_feature_map_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_feature_map_1" access="W" description="Data signal of input_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_feature_map" access="W" description="Bit 31 to 0 of input_feature_map"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_feature_map_2" access="W" description="Data signal of input_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_feature_map" access="W" description="Bit 63 to 32 of input_feature_map"/>
                    </fields>
                </register>
                <register offset="0x1c" name="layer_weights_1" access="W" description="Data signal of layer_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_weights" access="W" description="Bit 31 to 0 of layer_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="layer_weights_2" access="W" description="Data signal of layer_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_weights" access="W" description="Bit 63 to 32 of layer_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="layer_bias_1" access="W" description="Data signal of layer_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_bias" access="W" description="Bit 31 to 0 of layer_bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="layer_bias_2" access="W" description="Data signal of layer_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_bias" access="W" description="Bit 63 to 32 of layer_bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="output_feature_map_1" access="W" description="Data signal of output_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_feature_map" access="W" description="Bit 31 to 0 of output_feature_map"/>
                    </fields>
                </register>
                <register offset="0x38" name="output_feature_map_2" access="W" description="Data signal of output_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_feature_map" access="W" description="Bit 63 to 32 of output_feature_map"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_feature_map"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="layer_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="layer_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="output_feature_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_fm:m_axi_wt</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_fm" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_fm_" paramPrefix="C_M_AXI_FM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_fm_ARADDR</port>
                <port>m_axi_fm_ARBURST</port>
                <port>m_axi_fm_ARCACHE</port>
                <port>m_axi_fm_ARID</port>
                <port>m_axi_fm_ARLEN</port>
                <port>m_axi_fm_ARLOCK</port>
                <port>m_axi_fm_ARPROT</port>
                <port>m_axi_fm_ARQOS</port>
                <port>m_axi_fm_ARREADY</port>
                <port>m_axi_fm_ARREGION</port>
                <port>m_axi_fm_ARSIZE</port>
                <port>m_axi_fm_ARUSER</port>
                <port>m_axi_fm_ARVALID</port>
                <port>m_axi_fm_AWADDR</port>
                <port>m_axi_fm_AWBURST</port>
                <port>m_axi_fm_AWCACHE</port>
                <port>m_axi_fm_AWID</port>
                <port>m_axi_fm_AWLEN</port>
                <port>m_axi_fm_AWLOCK</port>
                <port>m_axi_fm_AWPROT</port>
                <port>m_axi_fm_AWQOS</port>
                <port>m_axi_fm_AWREADY</port>
                <port>m_axi_fm_AWREGION</port>
                <port>m_axi_fm_AWSIZE</port>
                <port>m_axi_fm_AWUSER</port>
                <port>m_axi_fm_AWVALID</port>
                <port>m_axi_fm_BID</port>
                <port>m_axi_fm_BREADY</port>
                <port>m_axi_fm_BRESP</port>
                <port>m_axi_fm_BUSER</port>
                <port>m_axi_fm_BVALID</port>
                <port>m_axi_fm_RDATA</port>
                <port>m_axi_fm_RID</port>
                <port>m_axi_fm_RLAST</port>
                <port>m_axi_fm_RREADY</port>
                <port>m_axi_fm_RRESP</port>
                <port>m_axi_fm_RUSER</port>
                <port>m_axi_fm_RVALID</port>
                <port>m_axi_fm_WDATA</port>
                <port>m_axi_fm_WID</port>
                <port>m_axi_fm_WLAST</port>
                <port>m_axi_fm_WREADY</port>
                <port>m_axi_fm_WSTRB</port>
                <port>m_axi_fm_WUSER</port>
                <port>m_axi_fm_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_feature_map"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="input_feature_map"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_feature_map"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="output_feature_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_wt" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_wt_" paramPrefix="C_M_AXI_WT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_wt_ARADDR</port>
                <port>m_axi_wt_ARBURST</port>
                <port>m_axi_wt_ARCACHE</port>
                <port>m_axi_wt_ARID</port>
                <port>m_axi_wt_ARLEN</port>
                <port>m_axi_wt_ARLOCK</port>
                <port>m_axi_wt_ARPROT</port>
                <port>m_axi_wt_ARQOS</port>
                <port>m_axi_wt_ARREADY</port>
                <port>m_axi_wt_ARREGION</port>
                <port>m_axi_wt_ARSIZE</port>
                <port>m_axi_wt_ARUSER</port>
                <port>m_axi_wt_ARVALID</port>
                <port>m_axi_wt_AWADDR</port>
                <port>m_axi_wt_AWBURST</port>
                <port>m_axi_wt_AWCACHE</port>
                <port>m_axi_wt_AWID</port>
                <port>m_axi_wt_AWLEN</port>
                <port>m_axi_wt_AWLOCK</port>
                <port>m_axi_wt_AWPROT</port>
                <port>m_axi_wt_AWQOS</port>
                <port>m_axi_wt_AWREADY</port>
                <port>m_axi_wt_AWREGION</port>
                <port>m_axi_wt_AWSIZE</port>
                <port>m_axi_wt_AWUSER</port>
                <port>m_axi_wt_AWVALID</port>
                <port>m_axi_wt_BID</port>
                <port>m_axi_wt_BREADY</port>
                <port>m_axi_wt_BRESP</port>
                <port>m_axi_wt_BUSER</port>
                <port>m_axi_wt_BVALID</port>
                <port>m_axi_wt_RDATA</port>
                <port>m_axi_wt_RID</port>
                <port>m_axi_wt_RLAST</port>
                <port>m_axi_wt_RREADY</port>
                <port>m_axi_wt_RRESP</port>
                <port>m_axi_wt_RUSER</port>
                <port>m_axi_wt_RVALID</port>
                <port>m_axi_wt_WDATA</port>
                <port>m_axi_wt_WID</port>
                <port>m_axi_wt_WLAST</port>
                <port>m_axi_wt_WREADY</port>
                <port>m_axi_wt_WSTRB</port>
                <port>m_axi_wt_WUSER</port>
                <port>m_axi_wt_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="layer_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="layer_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="layer_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="layer_bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_fm">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_wt">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_feature_map_1, 0x10, 32, W, Data signal of input_feature_map, </column>
                    <column name="s_axi_control">input_feature_map_2, 0x14, 32, W, Data signal of input_feature_map, </column>
                    <column name="s_axi_control">layer_weights_1, 0x1c, 32, W, Data signal of layer_weights, </column>
                    <column name="s_axi_control">layer_weights_2, 0x20, 32, W, Data signal of layer_weights, </column>
                    <column name="s_axi_control">layer_bias_1, 0x28, 32, W, Data signal of layer_bias, </column>
                    <column name="s_axi_control">layer_bias_2, 0x2c, 32, W, Data signal of layer_bias, </column>
                    <column name="s_axi_control">output_feature_map_1, 0x34, 32, W, Data signal of output_feature_map, </column>
                    <column name="s_axi_control">output_feature_map_2, 0x38, 32, W, Data signal of output_feature_map, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_feature_map">inout, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer_weights">in, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer_bias">in, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output_feature_map">inout, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_feature_map">m_axi_fm, interface, , </column>
                    <column name="input_feature_map">s_axi_control, register, offset, name=input_feature_map_1 offset=0x10 range=32</column>
                    <column name="input_feature_map">s_axi_control, register, offset, name=input_feature_map_2 offset=0x14 range=32</column>
                    <column name="layer_weights">m_axi_wt, interface, , </column>
                    <column name="layer_weights">s_axi_control, register, offset, name=layer_weights_1 offset=0x1c range=32</column>
                    <column name="layer_weights">s_axi_control, register, offset, name=layer_weights_2 offset=0x20 range=32</column>
                    <column name="layer_bias">m_axi_wt, interface, , </column>
                    <column name="layer_bias">s_axi_control, register, offset, name=layer_bias_1 offset=0x28 range=32</column>
                    <column name="layer_bias">s_axi_control, register, offset, name=layer_bias_2 offset=0x2c range=32</column>
                    <column name="output_feature_map">m_axi_fm, interface, , </column>
                    <column name="output_feature_map">s_axi_control, register, offset, name=output_feature_map_1 offset=0x34 range=32</column>
                    <column name="output_feature_map">s_axi_control, register, offset, name=output_feature_map_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_wt">WEIGHT_KERNEL_NUM, read, 588, 16, utils.cpp:77:5</column>
                    <column name="m_axi_wt">BIAS, read, 4, 16, utils.cpp:95:5</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fm">in_fm, INPUT_BUFFER_HEIGHT, Access load is in the conditional branch, 214-232, utils.cpp:40:9</column>
                    <column name="m_axi_fmfmfmfmfmfmfmfmfmfmfmfmfmfmfmfm">out_fm, OUTPUT_BUFFER_WIDTH, Access store is in the conditional branch, 214-232, utils.cpp:129:13</column>
                    <column name="m_axi_fmfmfmfmfmfmfmfmfmfmfmfmfmfmfmfm">out_fm, OUTPUT_BUFFER_WIDTH, Access store is in the conditional branch, 214-232, utils.cpp:129:13</column>
                    <column name="m_axi_wtwtwtwtwtwtwtwtwtwtwtwtwtwtwtwt">bias, BIAS, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, utils.cpp:95:5</column>
                    <column name="m_axi_wtwtwtwtwtwtwtwtwtwtwtwtwtwtwtwt">weights, WEIGHT_KERNEL_WIDTH, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, utils.cpp:86:14</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="conv_7x7.cpp:58" status="valid" parentFunction="conv_7x7" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="conv_7x7.cpp:61" status="valid" parentFunction="conv_7x7" variable="acc" isDirective="0" options="variable=acc complete dim=1"/>
        <Pragma type="unroll" location="conv_7x7.cpp:65" status="valid" parentFunction="conv_7x7" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="tiled_conv.cpp:23" status="valid" parentFunction="tiled_conv" variable="input_feature_map" isDirective="0" options="m_axi depth=1 port=input_feature_map bundle=fm"/>
        <Pragma type="interface" location="tiled_conv.cpp:24" status="valid" parentFunction="tiled_conv" variable="layer_weights" isDirective="0" options="m_axi depth=1 port=layer_weights bundle=wt"/>
        <Pragma type="interface" location="tiled_conv.cpp:25" status="valid" parentFunction="tiled_conv" variable="layer_bias" isDirective="0" options="m_axi depth=1 port=layer_bias bundle=wt"/>
        <Pragma type="interface" location="tiled_conv.cpp:26" status="valid" parentFunction="tiled_conv" variable="output_feature_map" isDirective="0" options="m_axi depth=1 port=output_feature_map bundle=fm"/>
        <Pragma type="interface" location="tiled_conv.cpp:28" status="valid" parentFunction="tiled_conv" variable="return" isDirective="0" options="s_axilite register port=return"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:40" status="valid" parentFunction="tiled_conv" variable="conv_out_buf" isDirective="0" options="variable=conv_out_buf type=complete dim=1"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:42" status="valid" parentFunction="tiled_conv" variable="conv_in_buf" isDirective="0" options="variable=conv_in_buf type=complete dim=3"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:43" status="valid" parentFunction="tiled_conv" variable="conv_wt_buf" isDirective="0" options="variable=conv_wt_buf type=complete dim=3"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:45" status="valid" parentFunction="tiled_conv" variable="conv_bias_buf" isDirective="0" options="variable=conv_bias_buf type=complete dim=1"/>
        <Pragma type="unroll" location="tiled_conv.cpp:74" status="valid" parentFunction="tiled_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="utils.cpp:47" status="valid" parentFunction="load_input_tile_block_from_dram" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

