DC_STATE_DISABLE,VAR_0
HAS_PCH_NOP,FUNC_0
SKL_DISP_PW_1,VAR_1
gen9_dbuf_enable,FUNC_1
gen9_set_dc_state,FUNC_2
intel_cdclk_init,FUNC_3
intel_combo_phy_init,FUNC_4
intel_csr_load_program,FUNC_5
intel_pch_reset_handshake,FUNC_6
intel_power_well_enable,FUNC_7
lookup_power_well,FUNC_8
mutex_lock,FUNC_9
mutex_unlock,FUNC_10
cnl_display_core_init,FUNC_11
dev_priv,VAR_2
resume,VAR_3
power_domains,VAR_4
well,VAR_5
