# EESchema Netlist Version 1.1 created  Mon 09 Mar 2015 15:58:13 GMT
(
 ( /54EBBD3A $noname  SW1 SW_PUSH {Lib=SW_PUSH}
  (    1 /PWR_BTN )
  (    2 GND )
 )
 ( /54EBBD47 $noname  SW2 SW_PUSH {Lib=SW_PUSH}
  (    1 /RST_BTN )
  (    2 GND )
 )
 ( /54F0A1F1 CP2104_MINI  P2 CP2104_MINI {Lib=CP2104_MINI}
  (    1 VIO )
  (    2 VDD )
  (    3 ? )
  (    4 /1_8V_SENSE )
  (    5 N-000006 )
  (    6 /PWR_BTN )
  (    7 /RST_BTN )
  (    8 ? )
  (    9 GND )
  (   10 /UART0_RXD_LV )
  (   11 /UART0_TXD_LV )
  (   12 /UART0_CTS_LV )
  (   13 /UART0_RTS_LV )
  (   14 ? )
  (   15 ? )
  (   16 ? )
 )
 ( /54F0AFFF 96BOARD_LS_EXPANSION  P1 96BOARD_LS_EXPANSION {Lib=96BOARD_LS_EXPANSION}
  (    1 GND )
  (    2 GND )
  (    3 /UART0_CTS_LV )
  (    4 /PWR_BTN )
  (    5 /UART0_TXD_LV )
  (    6 /RST_BTN )
  (    7 /UART0_RXD_LV )
  (    8 ? )
  (    9 /UART0_RTS_LV )
  (   10 ? )
  (   11 ? )
  (   12 ? )
  (   13 ? )
  (   14 ? )
  (   15 ? )
  (   16 ? )
  (   17 ? )
  (   18 ? )
  (   19 ? )
  (   20 ? )
  (   21 ? )
  (   22 ? )
  (   23 N-000006 )
  (   24 ? )
  (   25 ? )
  (   26 ? )
  (   27 ? )
  (   28 ? )
  (   29 ? )
  (   30 ? )
  (   31 ? )
  (   32 ? )
  (   33 ? )
  (   34 ? )
  (   35 +1.8V )
  (   36 ? )
  (   37 ? )
  (   38 ? )
  (   39 GND )
  (   40 GND )
 )
 ( /54F37856 SOD-123  D1 MMSZ4678T1G {Lib=ZENER}
  (    1 GND )
  (    2 VIO )
 )
 ( /54F378F7 $noname  R1 10K {Lib=R}
  (    1 VIO )
  (    2 VDD )
 )
 ( /54FDBF43 $noname  R2 10K {Lib=R}
  (    1 +1.8V )
  (    2 /1_8V_SENSE )
 )
)
*
{ Allowed footprints by component:
$component D1
 D?
 SO*
 SM*
$endlist
$component R1
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R2
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 1 "VDD" "VDD"
 P2 2
 R1 2
Net 2 "/UART0_CTS_LV" "UART0_CTS_LV"
 P1 3
 P2 12
Net 3 "VIO" "VIO"
 D1 2
 R1 1
 P2 1
Net 4 "+1.8V" "+1.8V"
 P1 35
 R2 1
Net 5 "/1_8V_SENSE" "1_8V_SENSE"
 P2 4
 R2 2
Net 6 "" ""
 P2 5
 P1 23
Net 7 "GND" "GND"
 P1 40
 D1 1
 P1 2
 SW2 2
 SW1 2
 P1 1
 P1 39
 P2 9
Net 13 "/UART0_TXD_LV" "UART0_TXD_LV"
 P2 11
 P1 5
Net 14 "/UART0_RXD_LV" "UART0_RXD_LV"
 P2 10
 P1 7
Net 15 "/UART0_RTS_LV" "UART0_RTS_LV"
 P1 9
 P2 13
Net 16 "/PWR_BTN" "PWR_BTN"
 P1 4
 SW1 1
 P2 6
Net 17 "/RST_BTN" "RST_BTN"
 P1 6
 SW2 1
 P2 7
}
#End
