

================================================================
== Vitis HLS Report for 'mm_Pipeline_1'
================================================================
* Date:           Thu Nov 30 16:20:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        3_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       65|       65|         3|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      57|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      57|      76|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_25_fu_219_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond478_fu_213_p2             |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  31|          17|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |A_port_blk_n_R                      |   9|          2|    1|          2|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index12_load  |   9|          2|    7|         14|
    |loop_index12_fu_82                  |   9|          2|    7|         14|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  45|         10|   17|         34|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_port_addr_read_reg_286          |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_26_reg_282                  |   3|   0|    3|          0|
    |empty_26_reg_282_pp0_iter1_reg    |   3|   0|    3|          0|
    |exitcond478_reg_273               |   1|   0|    1|          0|
    |loop_index12_fu_82                |   7|   0|    7|          0|
    |tmp_1_reg_277                     |   3|   0|    3|          0|
    |tmp_1_reg_277_pp0_iter1_reg       |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  57|   0|   57|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  mm_Pipeline_1|  return value|
|m_axi_A_port_AWVALID   |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWREADY   |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWADDR    |  out|   64|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWID      |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWLEN     |  out|   32|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWSIZE    |  out|    3|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWBURST   |  out|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWLOCK    |  out|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWCACHE   |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWPROT    |  out|    3|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWQOS     |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWREGION  |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_AWUSER    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WVALID    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WREADY    |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WDATA     |  out|   32|       m_axi|         A_port|       pointer|
|m_axi_A_port_WSTRB     |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_WLAST     |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WID       |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_WUSER     |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARVALID   |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARREADY   |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARADDR    |  out|   64|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARID      |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARLEN     |  out|   32|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARSIZE    |  out|    3|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARBURST   |  out|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARLOCK    |  out|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARCACHE   |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARPROT    |  out|    3|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARQOS     |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARREGION  |  out|    4|       m_axi|         A_port|       pointer|
|m_axi_A_port_ARUSER    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RVALID    |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RREADY    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RDATA     |   in|   32|       m_axi|         A_port|       pointer|
|m_axi_A_port_RLAST     |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RID       |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RFIFONUM  |   in|    9|       m_axi|         A_port|       pointer|
|m_axi_A_port_RUSER     |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_RRESP     |   in|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_BVALID    |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_BREADY    |  out|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_BRESP     |   in|    2|       m_axi|         A_port|       pointer|
|m_axi_A_port_BID       |   in|    1|       m_axi|         A_port|       pointer|
|m_axi_A_port_BUSER     |   in|    1|       m_axi|         A_port|       pointer|
|sext_ln34              |   in|   62|     ap_none|      sext_ln34|        scalar|
|A_buff_address0        |  out|    3|   ap_memory|         A_buff|         array|
|A_buff_ce0             |  out|    1|   ap_memory|         A_buff|         array|
|A_buff_we0             |  out|    1|   ap_memory|         A_buff|         array|
|A_buff_d0              |  out|   32|   ap_memory|         A_buff|         array|
|A_buff_1_address0      |  out|    3|   ap_memory|       A_buff_1|         array|
|A_buff_1_ce0           |  out|    1|   ap_memory|       A_buff_1|         array|
|A_buff_1_we0           |  out|    1|   ap_memory|       A_buff_1|         array|
|A_buff_1_d0            |  out|   32|   ap_memory|       A_buff_1|         array|
|A_buff_2_address0      |  out|    3|   ap_memory|       A_buff_2|         array|
|A_buff_2_ce0           |  out|    1|   ap_memory|       A_buff_2|         array|
|A_buff_2_we0           |  out|    1|   ap_memory|       A_buff_2|         array|
|A_buff_2_d0            |  out|   32|   ap_memory|       A_buff_2|         array|
|A_buff_3_address0      |  out|    3|   ap_memory|       A_buff_3|         array|
|A_buff_3_ce0           |  out|    1|   ap_memory|       A_buff_3|         array|
|A_buff_3_we0           |  out|    1|   ap_memory|       A_buff_3|         array|
|A_buff_3_d0            |  out|   32|   ap_memory|       A_buff_3|         array|
|A_buff_4_address0      |  out|    3|   ap_memory|       A_buff_4|         array|
|A_buff_4_ce0           |  out|    1|   ap_memory|       A_buff_4|         array|
|A_buff_4_we0           |  out|    1|   ap_memory|       A_buff_4|         array|
|A_buff_4_d0            |  out|   32|   ap_memory|       A_buff_4|         array|
|A_buff_5_address0      |  out|    3|   ap_memory|       A_buff_5|         array|
|A_buff_5_ce0           |  out|    1|   ap_memory|       A_buff_5|         array|
|A_buff_5_we0           |  out|    1|   ap_memory|       A_buff_5|         array|
|A_buff_5_d0            |  out|   32|   ap_memory|       A_buff_5|         array|
|A_buff_6_address0      |  out|    3|   ap_memory|       A_buff_6|         array|
|A_buff_6_ce0           |  out|    1|   ap_memory|       A_buff_6|         array|
|A_buff_6_we0           |  out|    1|   ap_memory|       A_buff_6|         array|
|A_buff_6_d0            |  out|   32|   ap_memory|       A_buff_6|         array|
|A_buff_7_address0      |  out|    3|   ap_memory|       A_buff_7|         array|
|A_buff_7_ce0           |  out|    1|   ap_memory|       A_buff_7|         array|
|A_buff_7_we0           |  out|    1|   ap_memory|       A_buff_7|         array|
|A_buff_7_d0            |  out|   32|   ap_memory|       A_buff_7|         array|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index12 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln34_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34"   --->   Operation 7 'read' 'sext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln34_cast = sext i62 %sext_ln34_read"   --->   Operation 8 'sext' 'sext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %loop_index12"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop11"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_index12_load = load i7 %loop_index12"   --->   Operation 12 'load' 'loop_index12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.81ns)   --->   "%exitcond478 = icmp_eq  i7 %loop_index12_load, i7 64"   --->   Operation 13 'icmp' 'exitcond478' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%empty_25 = add i7 %loop_index12_load, i7 1"   --->   Operation 14 'add' 'empty_25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond478, void %load-store-loop11.split, void %memcpy-split10.exitStub"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %loop_index12_load, i32 3, i32 5"   --->   Operation 16 'partselect' 'tmp_1' <Predicate = (!exitcond478)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_26 = trunc i7 %loop_index12_load"   --->   Operation 17 'trunc' 'empty_26' <Predicate = (!exitcond478)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.44ns)   --->   "%switch_ln0 = switch i3 %empty_26, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 18 'switch' 'switch_ln0' <Predicate = (!exitcond478)> <Delay = 0.44>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 %empty_25, i7 %loop_index12"   --->   Operation 19 'store' 'store_ln0' <Predicate = (!exitcond478)> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop11"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!exitcond478)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_port"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_port_addr = getelementptr i32 %A_port, i64 %sext_ln34_cast" [gemm.cc:34]   --->   Operation 22 'getelementptr' 'A_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%A_port_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_port_addr" [gemm.cc:34]   --->   Operation 25 'read' 'A_port_addr_read' <Predicate = (!exitcond478)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (exitcond478)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast52 = zext i3 %tmp_1"   --->   Operation 26 'zext' 'p_cast52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%A_buff_addr = getelementptr i32 %A_buff, i64 0, i64 %p_cast52"   --->   Operation 27 'getelementptr' 'A_buff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%A_buff_1_addr = getelementptr i32 %A_buff_1, i64 0, i64 %p_cast52"   --->   Operation 28 'getelementptr' 'A_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%A_buff_2_addr = getelementptr i32 %A_buff_2, i64 0, i64 %p_cast52"   --->   Operation 29 'getelementptr' 'A_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%A_buff_3_addr = getelementptr i32 %A_buff_3, i64 0, i64 %p_cast52"   --->   Operation 30 'getelementptr' 'A_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%A_buff_4_addr = getelementptr i32 %A_buff_4, i64 0, i64 %p_cast52"   --->   Operation 31 'getelementptr' 'A_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_buff_5_addr = getelementptr i32 %A_buff_5, i64 0, i64 %p_cast52"   --->   Operation 32 'getelementptr' 'A_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%A_buff_6_addr = getelementptr i32 %A_buff_6, i64 0, i64 %p_cast52"   --->   Operation 33 'getelementptr' 'A_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%A_buff_7_addr = getelementptr i32 %A_buff_7, i64 0, i64 %p_cast52"   --->   Operation 34 'getelementptr' 'A_buff_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.67ns)   --->   "%store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_6_addr" [gemm.cc:34]   --->   Operation 35 'store' 'store_ln34' <Predicate = (empty_26 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 36 'br' 'br_ln0' <Predicate = (empty_26 == 6)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.67ns)   --->   "%store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_5_addr" [gemm.cc:34]   --->   Operation 37 'store' 'store_ln34' <Predicate = (empty_26 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 38 'br' 'br_ln0' <Predicate = (empty_26 == 5)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.67ns)   --->   "%store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_4_addr" [gemm.cc:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = (empty_26 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (empty_26 == 4)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_3_addr" [gemm.cc:34]   --->   Operation 41 'store' 'store_ln34' <Predicate = (empty_26 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (empty_26 == 3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.67ns)   --->   "%store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_2_addr" [gemm.cc:34]   --->   Operation 43 'store' 'store_ln34' <Predicate = (empty_26 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (empty_26 == 2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.67ns)   --->   "%store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_1_addr" [gemm.cc:34]   --->   Operation 45 'store' 'store_ln34' <Predicate = (empty_26 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (empty_26 == 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.67ns)   --->   "%store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_addr" [gemm.cc:34]   --->   Operation 47 'store' 'store_ln34' <Predicate = (empty_26 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (empty_26 == 0)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln34 = store i32 %A_port_addr_read, i3 %A_buff_7_addr" [gemm.cc:34]   --->   Operation 49 'store' 'store_ln34' <Predicate = (empty_26 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (empty_26 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_buff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_buff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_buff_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_buff_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_buff_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index12      (alloca           ) [ 0100]
sext_ln34_read    (read             ) [ 0000]
sext_ln34_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
loop_index12_load (load             ) [ 0000]
exitcond478       (icmp             ) [ 0110]
empty_25          (add              ) [ 0000]
br_ln0            (br               ) [ 0000]
tmp_1             (partselect       ) [ 0111]
empty_26          (trunc            ) [ 0111]
switch_ln0        (switch           ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
A_port_addr       (getelementptr    ) [ 0000]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (speclooptripcount) [ 0000]
A_port_addr_read  (read             ) [ 0101]
p_cast52          (zext             ) [ 0000]
A_buff_addr       (getelementptr    ) [ 0000]
A_buff_1_addr     (getelementptr    ) [ 0000]
A_buff_2_addr     (getelementptr    ) [ 0000]
A_buff_3_addr     (getelementptr    ) [ 0000]
A_buff_4_addr     (getelementptr    ) [ 0000]
A_buff_5_addr     (getelementptr    ) [ 0000]
A_buff_6_addr     (getelementptr    ) [ 0000]
A_buff_7_addr     (getelementptr    ) [ 0000]
store_ln34        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
store_ln34        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
store_ln34        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
store_ln34        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
store_ln34        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
store_ln34        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
store_ln34        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
store_ln34        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln34">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_buff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_buff_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_buff_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_buff_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_buff_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_buff_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_buff_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_buff_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_buff_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_buff_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_buff_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_buff_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_buff_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_buff_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_buff_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="loop_index12_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index12/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln34_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="62" slack="0"/>
<pin id="88" dir="0" index="1" bw="62" slack="0"/>
<pin id="89" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln34_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="A_port_addr_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_port_addr_read/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="A_buff_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_buff_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="A_buff_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_buff_1_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="A_buff_2_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_buff_2_addr/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="A_buff_3_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_buff_3_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="A_buff_4_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_buff_4_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_buff_5_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_buff_5_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="A_buff_6_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_buff_6_addr/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="A_buff_7_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_buff_7_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln34_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln34_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln34_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln34_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln34_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln34_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln34_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln34_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln34_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="62" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_cast/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="loop_index12_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index12_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="exitcond478_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond478/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_25_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="7" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="0" index="3" bw="4" slack="0"/>
<pin id="230" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_26_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="7" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="A_port_addr_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="1"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_cast52_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="2"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast52/3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="loop_index12_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="loop_index12 "/>
</bind>
</comp>

<comp id="268" class="1005" name="sext_ln34_cast_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln34_cast "/>
</bind>
</comp>

<comp id="273" class="1005" name="exitcond478_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond478 "/>
</bind>
</comp>

<comp id="277" class="1005" name="tmp_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="2"/>
<pin id="279" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="empty_26_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="2"/>
<pin id="284" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="286" class="1005" name="A_port_addr_read_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="78" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="80" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="80" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="80" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="80" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="80" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="139" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="132" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="125" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="118" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="111" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="104" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="97" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="146" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="86" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="210" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="210" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="219" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="244" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="264"><net_src comp="82" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="271"><net_src comp="201" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="276"><net_src comp="213" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="225" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="285"><net_src comp="235" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="92" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="297"><net_src comp="286" pin="1"/><net_sink comp="195" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_port | {}
	Port: A_buff | {3 }
	Port: A_buff_1 | {3 }
	Port: A_buff_2 | {3 }
	Port: A_buff_3 | {3 }
	Port: A_buff_4 | {3 }
	Port: A_buff_5 | {3 }
	Port: A_buff_6 | {3 }
	Port: A_buff_7 | {3 }
 - Input state : 
	Port: mm_Pipeline_1 : A_port | {2 }
	Port: mm_Pipeline_1 : sext_ln34 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index12_load : 1
		exitcond478 : 2
		empty_25 : 2
		br_ln0 : 3
		tmp_1 : 2
		empty_26 : 2
		switch_ln0 : 3
		store_ln0 : 3
	State 2
		A_port_addr_read : 1
	State 3
		A_buff_addr : 1
		A_buff_1_addr : 1
		A_buff_2_addr : 1
		A_buff_3_addr : 1
		A_buff_4_addr : 1
		A_buff_5_addr : 1
		A_buff_6_addr : 1
		A_buff_7_addr : 1
		store_ln34 : 2
		store_ln34 : 2
		store_ln34 : 2
		store_ln34 : 2
		store_ln34 : 2
		store_ln34 : 2
		store_ln34 : 2
		store_ln34 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       empty_25_fu_219       |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |      exitcond478_fu_213     |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln34_read_read_fu_86  |    0    |    0    |
|          | A_port_addr_read_read_fu_92 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln34_cast_fu_201    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_1_fu_225        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |       empty_26_fu_235       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       p_cast52_fu_250       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    24   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|A_port_addr_read_reg_286|   32   |
|    empty_26_reg_282    |    3   |
|   exitcond478_reg_273  |    1   |
|  loop_index12_reg_261  |    7   |
| sext_ln34_cast_reg_268 |   64   |
|      tmp_1_reg_277     |    3   |
+------------------------+--------+
|          Total         |   110  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   110  |    -   |
+-----------+--------+--------+
|   Total   |   110  |   24   |
+-----------+--------+--------+
