#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Sep 01 11:50:55 2017
# Process ID: 28860
# Current directory: C:/git/GIT/emiKitchenFPGA_2016.4/rev1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29104 C:\git\GIT\emiKitchenFPGA_2016.4\rev1\rev1.xpr
# Log file: C:/git/GIT/emiKitchenFPGA_2016.4/rev1/vivado.log
# Journal file: C:/git/GIT/emiKitchenFPGA_2016.4/rev1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.xpr
open_bd_design {C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true} CONFIG.CHANNEL_ENABLE_VAUXP3_VAUXN3 {true} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {false} CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {false} CONFIG.AVERAGE_ENABLE_VAUXP1_VAUXN1 {true} CONFIG.AVERAGE_ENABLE_VAUXP2_VAUXN2 {true} CONFIG.AVERAGE_ENABLE_VAUXP3_VAUXN3 {true} CONFIG.AVERAGE_ENABLE_VAUXP6_VAUXN6 {false} CONFIG.AVERAGE_ENABLE_VAUXP7_VAUXN7 {false}] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_intf_nets Vaux6_1] [get_bd_intf_nets Vaux7_1]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux1
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vaux1] [get_bd_intf_ports Vaux1]
endgroup
startgroup
set_property -dict [list CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {false} CONFIG.AVERAGE_ENABLE_VAUXP15_VAUXN15 {false}] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_intf_nets Vaux15_1]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux2
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vaux2] [get_bd_intf_ports Vaux2]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux3
connect_bd_intf_net [get_bd_intf_pins xadc_wiz_0/Vaux3] [get_bd_intf_ports Vaux3]
endgroup
delete_bd_objs [get_bd_intf_ports Vaux15]
save_bd_design
open_bd_design {C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_ports Vaux6]
delete_bd_objs [get_bd_intf_ports Vaux7]
regenerate_bd_layout
validate_bd_design
report_ip_status
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/git/kitchen C:/git/GIT/VivadoIP} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/git/GIT/VivadoIP [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_3]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins axi_gpio_3/GPIO] [get_bd_intf_ports GPIO]
endgroup
undo
delete_bd_objs [get_bd_cells axi_gpio_3]
set_property name deviceStatus [get_bd_intf_ports ledEnable]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {7 2339 1598} [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_cells axi_quad_spi_0]
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
export_ip_user_files -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_xadc_wiz_0_0_synth_1
export_simulation -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/sim_scripts -ip_user_files_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files -ipstatic_source_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/modelsim} {questa=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/questa} {riviera=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/riviera} {activehdl=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
apply_board_connection -board_interface "spi" -ip_intf "axi_quad_spi_0/SPI_0" -diagram "system" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
connect_bd_net [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins axi_quad_spi_0/s_axi_aclk]
save_bd_design
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_1] }
catch { config_ip_cache -export [get_ips -all system_axi_quad_spi_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
export_ip_user_files -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_xbar_1_synth_1 system_axi_quad_spi_0_0_synth_1}
export_simulation -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/sim_scripts -ip_user_files_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files -ipstatic_source_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/modelsim} {questa=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/questa} {riviera=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/riviera} {activehdl=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {0} CONFIG.C_ALL_INPUTS_2 {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_3]
endgroup
set_property name GP [get_bd_cells axi_gpio_3]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins GP/GPIO] [get_bd_intf_ports GPIO]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins GP/S_AXI]
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_1] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_3_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
export_ip_user_files -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_xbar_1_synth_1 system_axi_gpio_3_0_synth_1}
export_simulation -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/sim_scripts -ip_user_files_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files -ipstatic_source_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/modelsim} {questa=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/questa} {riviera=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/riviera} {activehdl=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 4 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/mig_7series_0/u_block0_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {dip_switches_4bits_tri_i_IBUF[0]} {dip_switches_4bits_tri_i_IBUF[1]} {dip_switches_4bits_tri_i_IBUF[2]} {dip_switches_4bits_tri_i_IBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {devicestatus_tri_i_IBUF[0]} {devicestatus_tri_i_IBUF[1]} {devicestatus_tri_i_IBUF[2]} {devicestatus_tri_i_IBUF[3]} {devicestatus_tri_i_IBUF[4]} {devicestatus_tri_i_IBUF[5]} {devicestatus_tri_i_IBUF[6]} {devicestatus_tri_i_IBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {gpio_tri_o_OBUF[0]} {gpio_tri_o_OBUF[1]} {gpio_tri_o_OBUF[2]} {gpio_tri_o_OBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {pwm_OBUF[0]} {pwm_OBUF[1]} {pwm_OBUF[2]} {pwm_OBUF[3]} {pwm_OBUF[4]} {pwm_OBUF[5]} {pwm_OBUF[6]} {pwm_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list Vaux0_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Vaux0_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Vaux1_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Vaux1_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Vaux2_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Vaux2_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Vaux3_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list Vaux3_v_p_IBUF ]]
save_constraints
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd}
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {reset} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {ddr3_sdram} -objects [get_bd_cells mig_7series_0]
startgroup
set_property -dict [list CONFIG.ENABLE_TEMP_BUS {true}] [get_bd_cells xadc_wiz_0]
endgroup
connect_bd_net [get_bd_pins xadc_wiz_0/temp_out] [get_bd_pins mig_7series_0/device_temp_i]
generate_target all [get_files  C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_mig_7series_0_0] }
catch { config_ip_cache -export [get_ips -all system_xadc_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_0] }
catch { config_ip_cache -export [get_ips -all system_auto_us_1] }
export_ip_user_files -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_xadc_wiz_0_0_synth_1 system_mig_7series_0_0_synth_1}
export_simulation -of_objects [get_files C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd] -directory C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/sim_scripts -ip_user_files_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files -ipstatic_source_dir C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/modelsim} {questa=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/questa} {riviera=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/riviera} {activehdl=C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 4 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {pwm_OBUF[0]} {pwm_OBUF[1]} {pwm_OBUF[2]} {pwm_OBUF[3]} {pwm_OBUF[4]} {pwm_OBUF[5]} {pwm_OBUF[6]} {pwm_OBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {devicestatus_tri_i_IBUF[0]} {devicestatus_tri_i_IBUF[1]} {devicestatus_tri_i_IBUF[2]} {devicestatus_tri_i_IBUF[3]} {devicestatus_tri_i_IBUF[4]} {devicestatus_tri_i_IBUF[5]} {devicestatus_tri_i_IBUF[6]} {devicestatus_tri_i_IBUF[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {dip_switches_4bits_tri_i_IBUF[0]} {dip_switches_4bits_tri_i_IBUF[1]} {dip_switches_4bits_tri_i_IBUF[2]} {dip_switches_4bits_tri_i_IBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {gpio_tri_o_OBUF[0]} {gpio_tri_o_OBUF[1]} {gpio_tri_o_OBUF[2]} {gpio_tri_o_OBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list usb_uart_txd_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list Vaux0_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list Vaux0_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list Vaux1_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list Vaux1_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list Vaux2_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list Vaux2_v_p_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list Vaux3_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list Vaux3_v_p_IBUF ]]
save_constraints
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
place_ports Vaux0_v_n C14
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/GIT/emiKitchenFPGA_2016.4/rev1/rev1.srcs/sources_1/bd/system/system.bd]
refresh_design
place_ports Vaux0_v_n C14
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux0_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux0_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux0_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux1_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux1_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux2_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux2_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux3_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Vaux3_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list eth_ref_clk]]
place_ports eth_ref_clk G18
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
place_ports {devicestatus_tri_i[0]} V17
set_property IOSTANDARD LVCMOS33 [get_ports [list {devicestatus_tri_i[0]}]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
