// Seed: 4232757487
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output id_5,
    input logic id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    input id_10
);
  logic id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  logic id_23 = 1;
  logic id_24;
endmodule
`celldefine
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1ps `default_nettype wire `timescale 1ps / 1ps
`define pp_13 0
