// Seed: 4087048266
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4
);
  assign id_4 = id_2;
  assign id_4 = (id_2);
  tri1 id_6 = id_2;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1,
    input  wand id_2,
    output wand id_3,
    input  wand id_4,
    input  tri0 id_5,
    output wire id_6,
    input  wor  id_7,
    output wire id_8,
    input  wor  id_9
);
  logic [7:0] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9,
      id_5,
      id_6
  );
  wire id_13;
  assign id_11[1] = 1;
endmodule
