-makelib ies_lib/xil_defaultlib \
  "../../../ipstatic/hdl/verilog/len_stream_AXILiteS_s_axi.v" \
  "../../../ipstatic/hdl/verilog/Loop_1_proc.v" \
  "../../../ipstatic/hdl/verilog/len_stream.v" \
  "../../../ipstatic/hdl/verilog/Block_proc.v" \
  "../../../ipstatic/hdl/verilog/fifo_w32_d2_A.v" \
  "../../../../RTLFullyPipelinedSpMV.srcs/sources_1/ip/len_stream_0/sim/len_stream_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

