Analysis & Synthesis report for lab1
Sat Jan 24 15:12:53 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lab1|FibFSM:fsm|state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |lab1
 15. Parameter Settings for User Entity Instance: FibFSM:fsm
 16. Parameter Settings for User Entity Instance: register_file:rf
 17. Parameter Settings for User Entity Instance: ImmMux:imm_mux
 18. Parameter Settings for User Entity Instance: alu:alu_unit
 19. Port Connectivity Checks: "bin16_to_bcd5:converter"
 20. Port Connectivity Checks: "alu:alu_unit"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jan 24 15:12:53 2026           ;
; Quartus Prime Version           ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name                   ; lab1                                            ;
; Top-level Entity Name           ; lab1                                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 280                                             ;
; Total pins                      ; 41                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab1               ; lab1               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+--------------------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                             ; Library ;
+--------------------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------+---------+
; ../Verilog/Register File Lab/seven_seg_decoder.v ; yes             ; User Verilog HDL File  ; C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/seven_seg_decoder.v ;         ;
; ../Verilog/Register File Lab/register_file.v     ; yes             ; User Verilog HDL File  ; C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/register_file.v     ;         ;
; ../Verilog/Register File Lab/lab1.v              ; yes             ; User Verilog HDL File  ; C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v              ;         ;
; ../Verilog/Register File Lab/ImmMux.v            ; yes             ; User Verilog HDL File  ; C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ImmMux.v            ;         ;
; ../Verilog/Register File Lab/FibFSM.v            ; yes             ; User Verilog HDL File  ; C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v            ;         ;
; ../Verilog/Register File Lab/ALU.v               ; yes             ; User Verilog HDL File  ; C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v               ;         ;
; ../Verilog/Register File Lab/bin16_to_bcd5.v     ; yes             ; User Verilog HDL File  ; C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v     ;         ;
+--------------------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 283       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 320       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 200       ;
;     -- 5 input functions                    ; 37        ;
;     -- 4 input functions                    ; 41        ;
;     -- <=3 input functions                  ; 42        ;
;                                             ;           ;
; Dedicated logic registers                   ; 280       ;
;                                             ;           ;
; I/O pins                                    ; 41        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 280       ;
; Total fan-out                               ; 2851      ;
; Average fan-out                             ; 4.18      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------+-------------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name           ; Entity Name       ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------+-------------------+--------------+
; |lab1                        ; 320 (0)             ; 280 (0)                   ; 0                 ; 0          ; 41   ; 0            ; |lab1                         ; lab1              ; work         ;
;    |FibFSM:fsm|              ; 22 (22)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |lab1|FibFSM:fsm              ; FibFSM            ; work         ;
;    |alu:alu_unit|            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|alu:alu_unit            ; alu               ; work         ;
;    |bin16_to_bcd5:converter| ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|bin16_to_bcd5:converter ; bin16_to_bcd5     ; work         ;
;    |register_file:rf|        ; 176 (176)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |lab1|register_file:rf        ; register_file     ; work         ;
;    |seven_seg_decoder:seg0|  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|seven_seg_decoder:seg0  ; seven_seg_decoder ; work         ;
;    |seven_seg_decoder:seg1|  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|seven_seg_decoder:seg1  ; seven_seg_decoder ; work         ;
;    |seven_seg_decoder:seg2|  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|seven_seg_decoder:seg2  ; seven_seg_decoder ; work         ;
;    |seven_seg_decoder:seg3|  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |lab1|seven_seg_decoder:seg3  ; seven_seg_decoder ; work         ;
+------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |lab1|FibFSM:fsm|state                                          ;
+-----------------+------------+----------------+---------------+-----------------+
; Name            ; state.DONE ; state.CALC_FIB ; state.INIT_R1 ; state.INIT_REGS ;
+-----------------+------------+----------------+---------------+-----------------+
; state.INIT_REGS ; 0          ; 0              ; 0             ; 0               ;
; state.INIT_R1   ; 0          ; 0              ; 1             ; 1               ;
; state.CALC_FIB  ; 0          ; 1              ; 0             ; 1               ;
; state.DONE      ; 1          ; 0              ; 0             ; 1               ;
+-----------------+------------+----------------+---------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; alu:alu_unit|Result[0]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[13]                             ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[14]                             ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[15]                             ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[12]                             ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[11]                             ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[10]                             ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[9]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[8]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[7]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[6]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[5]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[4]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[3]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[2]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; alu:alu_unit|Result[1]                              ; FibFSM:fsm|op[0]    ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; FibFSM:fsm|ImmData[1..15]              ; Stuck at GND due to stuck port data_in ;
; FibFSM:fsm|op[1,3..7]                  ; Stuck at GND due to stuck port data_in ;
; FibFSM:fsm|outputState[2]              ; Stuck at GND due to stuck port data_in ;
; FibFSM:fsm|op[2]                       ; Merged with FibFSM:fsm|regWriteEn      ;
; FibFSM:fsm|ImmData[0]                  ; Merged with FibFSM:fsm|ImmMuxSel       ;
; FibFSM:fsm|regWriteEn                  ; Merged with FibFSM:fsm|op[0]           ;
; FibFSM:fsm|state~6                     ; Lost fanout                            ;
; FibFSM:fsm|state~7                     ; Lost fanout                            ;
; FibFSM:fsm|state~8                     ; Lost fanout                            ;
; FibFSM:fsm|state.INIT_R1               ; Merged with FibFSM:fsm|regReset        ;
; Total Number of Removed Registers = 29 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 280   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 280   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 256   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; FibFSM:fsm|regIndex[1]                 ; 13      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |lab1|alu:alu_unit|Selector16 ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |lab1|register_file:rf|Mux21  ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |lab1|register_file:rf|Mux15  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lab1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; BIT_WIDTH      ; 16    ; Signed Integer                              ;
; SEL_WIDTH      ; 4     ; Signed Integer                              ;
; OPCODE_WIDTH   ; 8     ; Signed Integer                              ;
; FLAG_WIDTH     ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: FibFSM:fsm ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; BIT_WIDTH      ; 16    ; Signed Integer                 ;
; SEL_WIDTH      ; 4     ; Signed Integer                 ;
; OPCODE_WIDTH   ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:rf ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; BIT_WIDTH      ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ImmMux:imm_mux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; BIT_WIDTH      ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_unit ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; BIT_WIDTH      ; 16    ; Signed Integer                   ;
; OPCODE_WIDTH   ; 8     ; Signed Integer                   ;
; FLAG_WIDTH     ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin16_to_bcd5:converter"                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bcd4 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu_unit"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Flags ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 280                         ;
;     CLR               ; 24                          ;
;     ENA CLR           ; 256                         ;
; arriav_lcell_comb     ; 329                         ;
;     arith             ; 16                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 313                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 41                          ;
;         5 data inputs ; 37                          ;
;         6 data inputs ; 200                         ;
; boundary_port         ; 41                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 6.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Sat Jan 24 15:12:46 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/seven_seg_decoder.v
    Info (12023): Found entity 1: seven_seg_decoder File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/seven_seg_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/lab1.v
    Info (12023): Found entity 1: lab1 File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/immmux.v
    Info (12023): Found entity 1: ImmMux File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ImmMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/fibfsm.v
    Info (12023): Found entity 1: FibFSM File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/bin16_to_bcd5.v
    Info (12023): Found entity 1: bin16_to_bcd5 File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v Line: 1
Info (12127): Elaborating entity "lab1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab1.v(114): object "display_value" assigned a value but never read File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v Line: 114
Info (12128): Elaborating entity "FibFSM" for hierarchy "FibFSM:fsm" File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v Line: 64
Warning (10230): Verilog HDL assignment warning at FibFSM.v(94): truncated value with size 32 to match size of target (4) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v Line: 94
Warning (10230): Verilog HDL assignment warning at FibFSM.v(95): truncated value with size 32 to match size of target (4) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v Line: 95
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:rf" File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at register_file.v(26): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/register_file.v Line: 26
Info (12128): Elaborating entity "ImmMux" for hierarchy "ImmMux:imm_mux" File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v Line: 93
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_unit" File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v Line: 108
Warning (10764): Verilog HDL warning at ALU.v(173): converting signed shift amount to unsigned File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 173
Warning (10764): Verilog HDL warning at ALU.v(185): converting signed shift amount to unsigned File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 185
Warning (10764): Verilog HDL warning at ALU.v(197): converting signed shift amount to unsigned File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 197
Warning (10270): Verilog HDL Case Statement warning at ALU.v(55): incomplete case statement has no default case item File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "Result", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "zFlag", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "cFlag", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "fFlag", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "lFlag", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "nFlag", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "Flags", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "negRsrc", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable "shift_amt", which holds its previous value in one or more paths through the always construct File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Flags[0]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Flags[1]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Flags[2]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Flags[3]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Flags[4]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "nFlag" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "lFlag" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "fFlag" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "cFlag" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "zFlag" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[0]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[1]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[2]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[3]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[4]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[5]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[6]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[7]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[8]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[9]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[10]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[11]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[12]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[13]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[14]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (10041): Inferred latch for "Result[15]" at ALU.v(55) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v Line: 55
Info (12128): Elaborating entity "bin16_to_bcd5" for hierarchy "bin16_to_bcd5:converter" File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v Line: 126
Warning (10230): Verilog HDL assignment warning at bin16_to_bcd5.v(20): truncated value with size 32 to match size of target (4) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v Line: 20
Warning (10230): Verilog HDL assignment warning at bin16_to_bcd5.v(21): truncated value with size 32 to match size of target (4) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v Line: 21
Warning (10230): Verilog HDL assignment warning at bin16_to_bcd5.v(22): truncated value with size 32 to match size of target (4) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v Line: 22
Warning (10230): Verilog HDL assignment warning at bin16_to_bcd5.v(23): truncated value with size 32 to match size of target (4) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v Line: 23
Warning (10230): Verilog HDL assignment warning at bin16_to_bcd5.v(24): truncated value with size 32 to match size of target (4) File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v Line: 24
Info (12128): Elaborating entity "seven_seg_decoder" for hierarchy "seven_seg_decoder:seg0" File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v Line: 131
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "fsmState[2]" is stuck at GND File: C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 619 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 578 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4925 megabytes
    Info: Processing ended: Sat Jan 24 15:12:53 2026
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:14


