# Computer Architecture Project 1 - RISC V RV32I verilog implementation

*Abdelsalam ElTamawy
*Ahmed Ibrahim
*Andrew Fahmy
*Rinal Mohamed

This working implementation includes all RV32I instructions except for CRS and FENCE instructions.