#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun  9 16:49:13 2023
# Process ID: 34612
# Current directory: C:/Users/Praveen/Downloads/FinalLab/FinalLab
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33156 C:\Users\Praveen\Downloads\FinalLab\FinalLab\FinalLab.xpr
# Log file: C:/Users/Praveen/Downloads/FinalLab/FinalLab/vivado.log
# Journal file: C:/Users/Praveen/Downloads/FinalLab/FinalLab\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e1fdad1ff98749ce9dd2bc4d63c059bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter_3 [program_counter_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_3 [multiplexer_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_4 [decoder_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_4 [multiplexer_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4 [register_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_4 [multiplexer_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim/xsim.dir/TB_NanoProcessor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  9 16:53:38 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -view {C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 960.180 ; gain = 18.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e1fdad1ff98749ce9dd2bc4d63c059bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -view {C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 992.430 ; gain = 28.250
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1059.637 ; gain = 67.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Program_Counter_3' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:34' bound to instance 'Program_Counter_3_0' of component 'Program_Counter_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Program_Counter_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:43]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:63]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter_3' (3#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Counter_3.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:34' bound to instance 'Adder_3_0' of component 'Adder_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Adder_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:49]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Adder_3' (6#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Adder_3.vhd:39]
INFO: [Synth 8-3491] module 'Multiplexer_2_3' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd:34' bound to instance 'Multiplexer_2_3_0' of component 'Multiplexer_2_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2_3' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2_3' (7#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_3.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd:34' bound to instance 'Program_ROM_0' of component 'Program_ROM' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:186]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Operation_Selector' of component 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_4' (9#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-3491] module 'Multiplexer_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_4.vhd:34' bound to instance 'Multiplexer_2_4_0' of component 'Multiplexer_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_2_4' (11#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_2_4.vhd:41]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:13' bound to instance 'RegisterBank_0' of component 'RegisterBank' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:214]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:30]
INFO: [Synth 8-3491] module 'Decoder_3_8' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_2_4_0' of component 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_2_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_2_4.vhd:34' bound to instance 'Decoder_2_4_1' of component 'Decoder_2_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_8' (12#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Decoder_3_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_0' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4' (13#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:42]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_1' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:70]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_2' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:79]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_3' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:88]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_4' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:97]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_5' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:106]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_6' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:115]
INFO: [Synth 8-3491] module 'Register_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Register_4.vhd:34' bound to instance 'Reg_7' of component 'Register_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (14#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/RegisterBank.vhd:30]
INFO: [Synth 8-3491] module 'Multiplexer_8_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:34' bound to instance 'Multiplexer_8_4_A' of component 'Multiplexer_8_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:231]
INFO: [Synth 8-638] synthesizing module 'Multiplexer_8_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:47]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:32' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:38]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (15#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (16#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (17#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:71]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:85]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:49]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Multiplexer_8_4' (18#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:47]
INFO: [Synth 8-3491] module 'Multiplexer_8_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Multiplexer_8_4.vhd:34' bound to instance 'Multiplexer_8_4_B' of component 'Multiplexer_8_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:246]
INFO: [Synth 8-3491] module 'Add_Sub_4' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:32' bound to instance 'Add_Sub_4_0' of component 'Add_Sub_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:260]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:74]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4' (19#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Add_Sub_4.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/LUT_16_7.vhd:34' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:270]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (20#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (21#1) [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/NanoProcessor.vhd:44]
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design NanoProcessor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Decoder_3_to_8 has unconnected port EN
WARNING: [Synth 8-3331] design Decoder_3_8 has unconnected port En
WARNING: [Synth 8-3331] design D_FF has unconnected port Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.914 ; gain = 110.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.914 ; gain = 110.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.914 ; gain = 110.484
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1472.926 ; gain = 480.496
90 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1472.926 ; gain = 480.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e1fdad1ff98749ce9dd2bc4d63c059bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter_3 [program_counter_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_3 [multiplexer_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_4 [decoder_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_4 [multiplexer_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4 [register_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_4 [multiplexer_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -view {C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1472.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e1fdad1ff98749ce9dd2bc4d63c059bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter_3 [program_counter_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_3 [multiplexer_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_4 [decoder_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_4 [multiplexer_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4 [register_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_4 [multiplexer_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -view {C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1472.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e1fdad1ff98749ce9dd2bc4d63c059bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter_3 [program_counter_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_3 [multiplexer_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_4 [decoder_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_4 [multiplexer_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4 [register_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_4 [multiplexer_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -view {C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1473.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e1fdad1ff98749ce9dd2bc4d63c059bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter_3 [program_counter_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_3 [multiplexer_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_4 [decoder_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_4 [multiplexer_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4 [register_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_4 [multiplexer_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -view {C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1475.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/sources_1/new/Program_Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e1fdad1ff98749ce9dd2bc4d63c059bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_NanoProcessor_behav xil_defaultlib.TB_NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter_3 [program_counter_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3 [adder_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_3 [multiplexer_2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_4 [decoder_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_4 [multiplexer_2_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_8 [decoder_3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4 [register_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_8_4 [multiplexer_8_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_NanoProcessor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_NanoProcessor_behav -key {Behavioral:sim_1:Functional:TB_NanoProcessor} -tclbatch {TB_NanoProcessor.tcl} -view {C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/Praveen/Downloads/FinalLab/FinalLab/TB_NanoProcessor_behav1.wcfg
source TB_NanoProcessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_NanoProcessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1475.383 ; gain = 0.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 10
[Fri Jun  9 17:29:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jun  9 17:30:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2086.191 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2086.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Jun  9 17:35:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Jun  9 17:36:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2158.512 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2158.512 ; gain = 0.000
current_design rtl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Jun  9 17:44:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Jun  9 17:44:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/Praveen/Downloads/FinalLab/FinalLab/FinalLab.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2167.957 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2167.957 ; gain = 0.000
current_design rtl_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 18:54:52 2023...
