#ifndef CSR_ADDR_H
#define CSR_ADDR_H

#define MMIO_CSR_TS_STATE 0
#define MMIO_CSR_READ_CNT 1
#define MMIO_CSR_WRITE_CNT 2
#define MMIO_CSR_CLK_CNT 3
#define MMIO_CSR_STATE 4
#define MMIO_CSR_REPORT_RECCNT 5
#define MMIO_CSR_RDRSP_CNT 6
#define MMIO_CSR_WRRSP_CNT 7
#define MMIO_CSR_CTL 8
#define MMIO_CSR_MEM_BASE 10
#define MMIO_CSR_LEN_MASK 11
#define MMIO_CSR_READ_TOTAL 12
#define MMIO_CSR_WRITE_TOTAL 13
#define MMIO_CSR_PROPERTIES 14
#define MMIO_CSR_RAND_SEED_0 15
#define MMIO_CSR_RAND_SEED_1 16
#define MMIO_CSR_RAND_SEED_2 17
#define MMIO_CSR_STATUS_ADDR 18
#define MMIO_CSR_REC_FILTER 19
#define MMIO_CSR_SEQ_START_OFFSET 20
 
#endif
