
---------- Begin Simulation Statistics ----------
final_tick                                10749164000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172661                       # Simulator instruction rate (inst/s)
host_mem_usage                                 795608                       # Number of bytes of host memory used
host_op_rate                                   273436                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.78                       # Real time elapsed on the host
host_tick_rate                              309096578                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6004451                       # Number of instructions simulated
sim_ops                                       9509018                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010749                       # Number of seconds simulated
sim_ticks                                 10749164000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               502286                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               485                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            502051                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             500290                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          502286                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1996                       # Number of indirect misses.
system.cpu.branchPred.lookups                  502716                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     231                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          425                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5006477                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9004119                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               487                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     500950                       # Number of branches committed
system.cpu.commit.bw_lim_events               1001506                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10900                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6004451                       # Number of instructions committed
system.cpu.commit.committedOps                9509018                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10741196                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.885285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.334627                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8788186     81.82%     81.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       475356      4.43%     86.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       452661      4.21%     90.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          834      0.01%     90.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          374      0.00%     90.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21453      0.20%     90.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          753      0.01%     90.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           73      0.00%     90.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1001506      9.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10741196                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        314                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   88                       # Number of function calls committed.
system.cpu.commit.int_insts                   9508863                       # Number of committed integer instructions.
system.cpu.commit.loads                        500769                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9007035     94.72%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              34      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             48      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          500741      5.27%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            865      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           28      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9509018                       # Class of committed instruction
system.cpu.commit.refs                         501786                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6004451                       # Number of Instructions Simulated
system.cpu.committedOps                       9509018                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.790199                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.790199                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               9232679                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9524335                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   317273                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    415152                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    494                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                777391                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      501474                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        438710                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1568                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.fetch.Branches                      502716                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1001886                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       9733387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   285                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        6013085                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            21                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     988                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.046768                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1009066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             500521                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.559400                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10742989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.886761                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.144850                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8867615     82.54%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   163854      1.53%     84.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   151907      1.41%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   150806      1.40%     86.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   163934      1.53%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   523880      4.88%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   213916      1.99%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8869      0.08%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   498208      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10742989                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       550                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      194                       # number of floating regfile writes
system.cpu.idleCycles                            6176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  624                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   501376                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.165231                       # Inst execution rate
system.cpu.iew.exec_refs                      3512981                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1567                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1364                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                502064                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                15                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2046                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9519915                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3511414                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               862                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12525264                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   664                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    494                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   673                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        491878                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               49                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1295                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1029                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          608                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             16                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  13159043                       # num instructions consuming a value
system.cpu.iew.wb_count                       9514913                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.603294                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7938766                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.885177                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9515087                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20039699                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9011734                       # number of integer regfile writes
system.cpu.ipc                               0.558597                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.558597                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               261      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9012416     71.95%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    23      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   73      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   55      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  66      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3511490     28.03%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1504      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            157      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12526126                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     448                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 888                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          399                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                744                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      477147                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038092                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5151      1.08%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 471965     98.91%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    22      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13002564                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           36271559                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9514514                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9530073                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9519837                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12526126                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        15539                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10742989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.165981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.717901                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5624438     52.35%     52.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2376018     22.12%     74.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              795602      7.41%     81.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              457224      4.26%     86.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              820125      7.63%     93.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              342079      3.18%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              178731      1.66%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               66225      0.62%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               82547      0.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10742989                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.165312                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1001892                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                44                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               39                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               502064                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2046                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4516812                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         10749165                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 7920463                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              18010031                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     26                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   623037                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               1137789                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20555664                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9522879                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18024852                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    652294                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2017                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    494                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1546017                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    14821                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               816                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14032912                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            684                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   5683061                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     19259608                       # The number of ROB reads
system.cpu.rob.rob_writes                    19041660                       # The number of ROB writes
system.cpu.timesIdled                             175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       491159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        983562                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             492308                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          114                       # Transaction distribution
system.membus.trans_dist::WritebackClean          117                       # Transaction distribution
system.membus.trans_dist::CleanEvict           490928                       # Transaction distribution
system.membus.trans_dist::ReadExReq                94                       # Transaction distribution
system.membus.trans_dist::ReadExResp               94                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        491972                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1475174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1475174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1475964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        28992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        28992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     31499520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     31499520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31528512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            492403                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000002                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001425                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  492402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              492403                       # Request fanout histogram
system.membus.reqLayer2.occupancy           984486000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1780500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2740488250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             25.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       31492224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31513728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          492066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              492402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2000528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2929737047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2931737575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2000528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2000528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         678750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               678750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         678750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2000528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2929737047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2932416326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    492065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021394886750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              932904                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      492403                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        231                       # Number of write requests accepted
system.mem_ctrls.readBursts                    492403                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      231                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             30805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            30732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               13                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16689497750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2461960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             25921847750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33894.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52644.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26075                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     172                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                492403                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  231                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  180833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  114041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       466337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     67.598291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.396250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    18.028030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       443012     95.00%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22872      4.90%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          348      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           51      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       466337                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   37874.230769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    252.833880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  135740.058066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383           12     92.31%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::475136-491519            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               13    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31513088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   13312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31513792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                14784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2931.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2931.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10749155000                       # Total gap between requests
system.mem_ctrls.avgGap                      21819.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     31492160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1946942.106381482212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2929731093.506434440613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1238421.890297701349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       492066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          231                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9903250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  25911944500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 150854378500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29386.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52659.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 653049257.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     5.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1664948040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            884914305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1757361060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             412380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     848203200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4879378410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         18729120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        10053946515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        935.323576                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      8313000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    358800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10382051000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1664805240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            884834610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1758310680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             673380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     848203200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4878383760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         19566720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        10054777590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        935.400892                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     10447000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    358800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10379917000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1001457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1001457                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1001457                       # number of overall hits
system.cpu.icache.overall_hits::total         1001457                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          429                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            429                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          429                       # number of overall misses
system.cpu.icache.overall_misses::total           429                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24901000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24901000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24901000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24901000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1001886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1001886                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1001886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1001886                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000428                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000428                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000428                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000428                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58044.289044                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58044.289044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58044.289044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58044.289044                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          308                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   102.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           92                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20670000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20670000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61335.311573                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61335.311573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61335.311573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61335.311573                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1001457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1001457                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          429                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           429                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24901000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24901000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1001886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1001886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58044.289044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58044.289044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61335.311573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61335.311573                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.829071                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1001793                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2981.526786                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   208.829071                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2004108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2004108                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10212                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10212                       # number of overall hits
system.cpu.dcache.overall_hits::total           10212                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       492190                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         492190                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       492190                       # number of overall misses
system.cpu.dcache.overall_misses::total        492190                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42935188000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42935188000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42935188000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42935188000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       502402                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502402                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       502402                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       502402                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.979674                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.979674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.979674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.979674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87232.954753                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87232.954753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87232.954753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87232.954753                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9753984                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            491887                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.829725                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.dcache.writebacks::total               114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       492066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492066                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  41945661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41945661000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  41945661000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41945661000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.979427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.979427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.979427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.979427                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85243.973369                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85243.973369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85243.973369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85243.973369                       # average overall mshr miss latency
system.cpu.dcache.replacements                 491042                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       492095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        492095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  42929037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42929037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       501384                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       501384                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.981473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.981473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87237.295644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87237.295644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       491972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       491972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  41939757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41939757000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.981228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.981228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85248.260064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85248.260064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6151000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6151000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64747.368421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64747.368421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.092338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.092338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62808.510638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62808.510638                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10749164000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.868350                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              502278                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.020753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            217000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.868350                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          625                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1496870                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1496870                       # Number of data accesses

---------- End Simulation Statistics   ----------
