// Seed: 1708864041
module module_0;
  assign id_1 = -1 == 1;
  module_2 modCall_1 (id_1);
  id_2(
      .id_0(-1)
  );
  assign module_1.type_0 = 0;
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    input logic id_3
);
  final cover (id_3) return -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  always if ((id_1)) if (id_1) id_2 = id_2;
  initial id_3 <= -1 + id_1 == 1;
  wire id_4;
endmodule
