# system-verilog

<p>Examples of System-Verilog code</p>

<table>
  <tr>
    <th>Tag</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>class</td>
    <td>Collection of examples on using class objects, methods and OOP</td>
  </tr>
  <tr>
    <td>constraints</td>
    <td>Examples on using randomization constraints</td>
  </tr>
  <tr>
    <td>control</td>
    <td>Examples on using control constructs - loops, if-else-if, fork-join, etc </td>
  </tr>
  <tr>
    <td>interface</td>
    <td>Examples on declaration and use of interfaces, modports, clocking blocks</td>
  </tr>
</table>
