

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3'
================================================================
* Date:           Tue Jun 25 13:53:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.857 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_3  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stream_b_done = alloca i32 1"   --->   Operation 7 'alloca' 'stream_b_done' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stream_a_done = alloca i32 1"   --->   Operation 8 'alloca' 'stream_a_done' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stream_c_addr = alloca i32 1"   --->   Operation 9 'alloca' 'stream_c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stream_b_addr = alloca i32 1"   --->   Operation 10 'alloca' 'stream_b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stream_a_addr = alloca i32 1"   --->   Operation 11 'alloca' 'stream_a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ram_depth_1_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %ram_depth_1"   --->   Operation 12 'read' 'ram_depth_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ram_depth_1_cast = zext i27 %ram_depth_1_read"   --->   Operation 13 'zext' 'ram_depth_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ram_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_a1, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_b2, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_c3, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %stream_a_addr"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %stream_b_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %stream_c_addr"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.47ns)   --->   "%store_ln0 = store i1 0, i1 %stream_a_done"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 22 [1/1] (0.47ns)   --->   "%store_ln0 = store i1 0, i1 %stream_b_done"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.48>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%stream_c_done = phi i1 %stream_c_done_2, void %if.end53, i1 0, void %newFuncRoot"   --->   Operation 24 'phi' 'stream_c_done' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%stream_a_addr_1 = load i32 %stream_a_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:50]   --->   Operation 25 'load' 'stream_a_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %stream_c_done, void %while.body, void %while.end.exitStub" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:45]   --->   Operation 26 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%stream_a_done_load = load i1 %stream_a_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 27 'load' 'stream_a_done_load' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 28 'specloopname' 'specloopname_ln47' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i256P0A, i256 %data_copy_a1, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 29 'nbwritereq' 'tmp' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%xor_ln47 = xor i1 %tmp, i1 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 30 'xor' 'xor_ln47' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln47 = or i1 %stream_a_done_load, i1 %xor_ln47" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 31 'or' 'or_ln47' <Predicate = (!stream_c_done)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.28ns)   --->   "%or_ln47_1 = or i1 %stream_a_done_load, i1 %tmp" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 32 'or' 'or_ln47_1' <Predicate = (!stream_c_done)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %or_ln47, void %if.then, void %while.body.if.end29_crit_edge" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 33 'br' 'br_ln47' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i32 %stream_a_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 34 'zext' 'zext_ln49' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ram_V_addr = getelementptr i256 %ram_V, i64 0, i64 %zext_ln49" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 35 'getelementptr' 'ram_V_addr' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%ram_V_load = load i9 %ram_V_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 36 'load' 'ram_V_load' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_2 : Operation 37 [1/1] (1.01ns)   --->   "%stream_a_addr_2 = add i32 %stream_a_addr_1, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:50]   --->   Operation 37 'add' 'stream_a_addr_2' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.99ns)   --->   "%stream_a_done_1 = icmp_eq  i32 %stream_a_addr_2, i32 %ram_depth_1_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:51]   --->   Operation 38 'icmp' 'stream_a_done_1' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln55 = store i32 %stream_a_addr_2, i32 %stream_a_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:55]   --->   Operation 39 'store' 'store_ln55' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.47ns)   --->   "%store_ln55 = store i1 %stream_a_done_1, i1 %stream_a_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:55]   --->   Operation 40 'store' 'store_ln55' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.47>
ST_2 : Operation 41 [1/1] (0.47ns)   --->   "%store_ln47 = store i1 %or_ln47_1, i1 %stream_a_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 41 'store' 'store_ln47' <Predicate = (!stream_c_done & or_ln47)> <Delay = 0.47>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln47 = br void %if.end29" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 42 'br' 'br_ln47' <Predicate = (!stream_c_done & or_ln47)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%stream_b_done_load = load i1 %stream_b_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 43 'load' 'stream_b_done_load' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i256P0A, i256 %data_copy_b2, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 44 'nbwritereq' 'tmp_s' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln57)   --->   "%xor_ln57 = xor i1 %tmp_s, i1 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 45 'xor' 'xor_ln57' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln57 = or i1 %stream_b_done_load, i1 %xor_ln57" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 46 'or' 'or_ln57' <Predicate = (!stream_c_done)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln57_1 = or i1 %stream_b_done_load, i1 %tmp_s" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 47 'or' 'or_ln57_1' <Predicate = (!stream_c_done)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %or_ln57, void %if.then34, void %if.end29.if.end41_crit_edge" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 48 'br' 'br_ln57' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.47ns)   --->   "%store_ln57 = store i1 %or_ln57_1, i1 %stream_b_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 49 'store' 'store_ln57' <Predicate = (!stream_c_done & or_ln57)> <Delay = 0.47>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end41" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 50 'br' 'br_ln57' <Predicate = (!stream_c_done & or_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%stream_c_addr_1 = load i32 %stream_c_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:70]   --->   Operation 51 'load' 'stream_c_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%stream_b_addr_1 = load i32 %stream_b_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:60]   --->   Operation 52 'load' 'stream_b_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (1.23ns)   --->   "%ram_V_load = load i9 %ram_V_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 54 'load' 'ram_V_load' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_3 : Operation 55 [1/1] (1.62ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_copy_a1, i256 %ram_V_load" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 55 'write' 'write_ln49' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln55 = br void %if.end29" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:55]   --->   Operation 56 'br' 'br_ln55' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %stream_b_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 57 'zext' 'zext_ln59' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%ram_V_addr_1 = getelementptr i256 %ram_V, i64 0, i64 %zext_ln59" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 58 'getelementptr' 'ram_V_addr_1' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.23ns)   --->   "%ram_V_load_1 = load i9 %ram_V_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 59 'load' 'ram_V_load_1' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_3 : Operation 60 [1/1] (1.01ns)   --->   "%stream_b_addr_2 = add i32 %stream_b_addr_1, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:60]   --->   Operation 60 'add' 'stream_b_addr_2' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.99ns)   --->   "%stream_b_done_1 = icmp_eq  i32 %stream_b_addr_2, i32 %ram_depth_1_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:61]   --->   Operation 61 'icmp' 'stream_b_done_1' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln65 = store i32 %stream_b_addr_2, i32 %stream_b_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:65]   --->   Operation 62 'store' 'store_ln65' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.42>
ST_3 : Operation 63 [1/1] (0.47ns)   --->   "%store_ln65 = store i1 %stream_b_done_1, i1 %stream_b_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:65]   --->   Operation 63 'store' 'store_ln65' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.47>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i256P0A, i256 %data_copy_c3, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:67]   --->   Operation 64 'nbwritereq' 'tmp_1' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_3 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln67 = br i1 %tmp_1, void %if.end53, void %if.then46" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:67]   --->   Operation 65 'br' 'br_ln67' <Predicate = (!stream_c_done)> <Delay = 0.42>
ST_3 : Operation 66 [1/1] (1.01ns)   --->   "%stream_c_addr_2 = add i32 %stream_c_addr_1, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:70]   --->   Operation 66 'add' 'stream_c_addr_2' <Predicate = (!stream_c_done & tmp_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%stream_c_done_1 = icmp_eq  i32 %stream_c_addr_2, i32 %ram_depth_1_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:71]   --->   Operation 67 'icmp' 'stream_c_done_1' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln75 = store i32 %stream_c_addr_2, i32 %stream_c_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:75]   --->   Operation 68 'store' 'store_ln75' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.42>
ST_3 : Operation 69 [1/1] (0.42ns)   --->   "%br_ln75 = br void %if.end53" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:75]   --->   Operation 69 'br' 'br_ln75' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (stream_c_done)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 70 [1/2] (1.23ns)   --->   "%ram_V_load_1 = load i9 %ram_V_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 70 'load' 'ram_V_load_1' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_4 : Operation 71 [1/1] (1.62ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_copy_b2, i256 %ram_V_load_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 71 'write' 'write_ln59' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln65 = br void %if.end41" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:65]   --->   Operation 72 'br' 'br_ln65' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i32 %stream_c_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 73 'zext' 'zext_ln69' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%ram_V_addr_2 = getelementptr i256 %ram_V, i64 0, i64 %zext_ln69" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 74 'getelementptr' 'ram_V_addr_2' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.23ns)   --->   "%ram_V_load_2 = load i9 %ram_V_addr_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 75 'load' 'ram_V_load_2' <Predicate = (!stream_c_done & tmp_1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%stream_c_done_2 = phi i1 %stream_c_done_1, void %if.then46, i1 0, void %if.end41"   --->   Operation 76 'phi' 'stream_c_done_2' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln45 = br void %while.cond" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:45]   --->   Operation 77 'br' 'br_ln45' <Predicate = (!stream_c_done)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.85>
ST_5 : Operation 78 [1/2] (1.23ns)   --->   "%ram_V_load_2 = load i9 %ram_V_addr_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 78 'load' 'ram_V_load_2' <Predicate = (!stream_c_done & tmp_1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_5 : Operation 79 [1/1] (1.62ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_copy_c3, i256 %ram_V_load_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 79 'write' 'write_ln69' <Predicate = (!stream_c_done & tmp_1)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.476ns
The critical path consists of the following:
	'alloca' operation ('stream_a_done') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'stream_a_done' [20]  (0.476 ns)

 <State 2>: 2.48ns
The critical path consists of the following:
	'load' operation ('stream_a_addr', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:50) on local variable 'stream_a_addr' [27]  (0 ns)
	'add' operation ('stream_a_addr', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:50) [43]  (1.02 ns)
	'icmp' operation ('stream_a_done', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:51) [44]  (0.991 ns)
	'store' operation ('store_ln55', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:55) of variable 'stream_a_done', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:51 on local variable 'stream_a_done' [46]  (0.476 ns)

 <State 3>: 2.86ns
The critical path consists of the following:
	'load' operation ('ram_V_load', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49) on array 'ram_V' [41]  (1.24 ns)
	fifo write operation ('write_ln49', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49) on port 'data_copy_a1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49) [42]  (1.62 ns)

 <State 4>: 2.86ns
The critical path consists of the following:
	'load' operation ('ram_V_load_1', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59) on array 'ram_V' [61]  (1.24 ns)
	fifo write operation ('write_ln59', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59) on port 'data_copy_b2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59) [62]  (1.62 ns)

 <State 5>: 2.86ns
The critical path consists of the following:
	'load' operation ('ram_V_load_2', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69) on array 'ram_V' [77]  (1.24 ns)
	fifo write operation ('write_ln69', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69) on port 'data_copy_c3' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69) [78]  (1.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
