|zhong
pcwrite <= Control0:inst10.pc_rwrite
clk => register_set:inst1.clk
clk => memwbreg:inst7.clk
clk => exmemreg:inst23.clk
clk => idexreg:inst17.clk
clk => ifidreg:inst5.clk
clk => rom:inst4.clk
clk => pc:inst.CLK
clk => ram:inst16.clk
reset => register_set:inst1.reset
reset => memwbreg:inst7.reset
reset => exmemreg:inst23.reset
reset => idexreg:inst17.reset
reset => ifidreg:inst5.reset
reset => rom:inst4.reset
reset => pc:inst.RESET
reset => ram:inst16.reset
memwb_ir[0] <= memwbreg:inst7.ir_output[0]
memwb_ir[1] <= memwbreg:inst7.ir_output[1]
memwb_ir[2] <= memwbreg:inst7.ir_output[2]
memwb_ir[3] <= memwbreg:inst7.ir_output[3]
memwb_ir[4] <= memwbreg:inst7.ir_output[4]
memwb_ir[5] <= memwbreg:inst7.ir_output[5]
memwb_ir[6] <= memwbreg:inst7.ir_output[6]
memwb_ir[7] <= memwbreg:inst7.ir_output[7]
memwb_ir[8] <= memwbreg:inst7.ir_output[8]
memwb_ir[9] <= memwbreg:inst7.ir_output[9]
memwb_ir[10] <= memwbreg:inst7.ir_output[10]
memwb_ir[11] <= memwbreg:inst7.ir_output[11]
memwb_ir[12] <= memwbreg:inst7.ir_output[12]
memwb_ir[13] <= memwbreg:inst7.ir_output[13]
memwb_ir[14] <= memwbreg:inst7.ir_output[14]
memwb_ir[15] <= memwbreg:inst7.ir_output[15]
memwb_ir[16] <= memwbreg:inst7.ir_output[16]
memwb_ir[17] <= memwbreg:inst7.ir_output[17]
memwb_ir[18] <= memwbreg:inst7.ir_output[18]
memwb_ir[19] <= memwbreg:inst7.ir_output[19]
memwb_ir[20] <= memwbreg:inst7.ir_output[20]
memwb_ir[21] <= memwbreg:inst7.ir_output[21]
memwb_ir[22] <= memwbreg:inst7.ir_output[22]
memwb_ir[23] <= memwbreg:inst7.ir_output[23]
memwb_ir[24] <= memwbreg:inst7.ir_output[24]
memwb_ir[25] <= memwbreg:inst7.ir_output[25]
memwb_ir[26] <= memwbreg:inst7.ir_output[26]
memwb_ir[27] <= memwbreg:inst7.ir_output[27]
memwb_ir[28] <= memwbreg:inst7.ir_output[28]
memwb_ir[29] <= memwbreg:inst7.ir_output[29]
memwb_ir[30] <= memwbreg:inst7.ir_output[30]
memwb_ir[31] <= memwbreg:inst7.ir_output[31]
exmem_ir[0] <= exmemreg:inst23.ir_output[0]
exmem_ir[1] <= exmemreg:inst23.ir_output[1]
exmem_ir[2] <= exmemreg:inst23.ir_output[2]
exmem_ir[3] <= exmemreg:inst23.ir_output[3]
exmem_ir[4] <= exmemreg:inst23.ir_output[4]
exmem_ir[5] <= exmemreg:inst23.ir_output[5]
exmem_ir[6] <= exmemreg:inst23.ir_output[6]
exmem_ir[7] <= exmemreg:inst23.ir_output[7]
exmem_ir[8] <= exmemreg:inst23.ir_output[8]
exmem_ir[9] <= exmemreg:inst23.ir_output[9]
exmem_ir[10] <= exmemreg:inst23.ir_output[10]
exmem_ir[11] <= exmemreg:inst23.ir_output[11]
exmem_ir[12] <= exmemreg:inst23.ir_output[12]
exmem_ir[13] <= exmemreg:inst23.ir_output[13]
exmem_ir[14] <= exmemreg:inst23.ir_output[14]
exmem_ir[15] <= exmemreg:inst23.ir_output[15]
exmem_ir[16] <= exmemreg:inst23.ir_output[16]
exmem_ir[17] <= exmemreg:inst23.ir_output[17]
exmem_ir[18] <= exmemreg:inst23.ir_output[18]
exmem_ir[19] <= exmemreg:inst23.ir_output[19]
exmem_ir[20] <= exmemreg:inst23.ir_output[20]
exmem_ir[21] <= exmemreg:inst23.ir_output[21]
exmem_ir[22] <= exmemreg:inst23.ir_output[22]
exmem_ir[23] <= exmemreg:inst23.ir_output[23]
exmem_ir[24] <= exmemreg:inst23.ir_output[24]
exmem_ir[25] <= exmemreg:inst23.ir_output[25]
exmem_ir[26] <= exmemreg:inst23.ir_output[26]
exmem_ir[27] <= exmemreg:inst23.ir_output[27]
exmem_ir[28] <= exmemreg:inst23.ir_output[28]
exmem_ir[29] <= exmemreg:inst23.ir_output[29]
exmem_ir[30] <= exmemreg:inst23.ir_output[30]
exmem_ir[31] <= exmemreg:inst23.ir_output[31]
idex_ir[0] <= idexreg:inst17.ir_output[0]
idex_ir[1] <= idexreg:inst17.ir_output[1]
idex_ir[2] <= idexreg:inst17.ir_output[2]
idex_ir[3] <= idexreg:inst17.ir_output[3]
idex_ir[4] <= idexreg:inst17.ir_output[4]
idex_ir[5] <= idexreg:inst17.ir_output[5]
idex_ir[6] <= idexreg:inst17.ir_output[6]
idex_ir[7] <= idexreg:inst17.ir_output[7]
idex_ir[8] <= idexreg:inst17.ir_output[8]
idex_ir[9] <= idexreg:inst17.ir_output[9]
idex_ir[10] <= idexreg:inst17.ir_output[10]
idex_ir[11] <= idexreg:inst17.ir_output[11]
idex_ir[12] <= idexreg:inst17.ir_output[12]
idex_ir[13] <= idexreg:inst17.ir_output[13]
idex_ir[14] <= idexreg:inst17.ir_output[14]
idex_ir[15] <= idexreg:inst17.ir_output[15]
idex_ir[16] <= idexreg:inst17.ir_output[16]
idex_ir[17] <= idexreg:inst17.ir_output[17]
idex_ir[18] <= idexreg:inst17.ir_output[18]
idex_ir[19] <= idexreg:inst17.ir_output[19]
idex_ir[20] <= idexreg:inst17.ir_output[20]
idex_ir[21] <= idexreg:inst17.ir_output[21]
idex_ir[22] <= idexreg:inst17.ir_output[22]
idex_ir[23] <= idexreg:inst17.ir_output[23]
idex_ir[24] <= idexreg:inst17.ir_output[24]
idex_ir[25] <= idexreg:inst17.ir_output[25]
idex_ir[26] <= idexreg:inst17.ir_output[26]
idex_ir[27] <= idexreg:inst17.ir_output[27]
idex_ir[28] <= idexreg:inst17.ir_output[28]
idex_ir[29] <= idexreg:inst17.ir_output[29]
idex_ir[30] <= idexreg:inst17.ir_output[30]
idex_ir[31] <= idexreg:inst17.ir_output[31]
ifid_ir[0] <= ifidreg:inst5.ir_output[0]
ifid_ir[1] <= ifidreg:inst5.ir_output[1]
ifid_ir[2] <= ifidreg:inst5.ir_output[2]
ifid_ir[3] <= ifidreg:inst5.ir_output[3]
ifid_ir[4] <= ifidreg:inst5.ir_output[4]
ifid_ir[5] <= ifidreg:inst5.ir_output[5]
ifid_ir[6] <= ifidreg:inst5.ir_output[6]
ifid_ir[7] <= ifidreg:inst5.ir_output[7]
ifid_ir[8] <= ifidreg:inst5.ir_output[8]
ifid_ir[9] <= ifidreg:inst5.ir_output[9]
ifid_ir[10] <= ifidreg:inst5.ir_output[10]
ifid_ir[11] <= ifidreg:inst5.ir_output[11]
ifid_ir[12] <= ifidreg:inst5.ir_output[12]
ifid_ir[13] <= ifidreg:inst5.ir_output[13]
ifid_ir[14] <= ifidreg:inst5.ir_output[14]
ifid_ir[15] <= ifidreg:inst5.ir_output[15]
ifid_ir[16] <= ifidreg:inst5.ir_output[16]
ifid_ir[17] <= ifidreg:inst5.ir_output[17]
ifid_ir[18] <= ifidreg:inst5.ir_output[18]
ifid_ir[19] <= ifidreg:inst5.ir_output[19]
ifid_ir[20] <= ifidreg:inst5.ir_output[20]
ifid_ir[21] <= ifidreg:inst5.ir_output[21]
ifid_ir[22] <= ifidreg:inst5.ir_output[22]
ifid_ir[23] <= ifidreg:inst5.ir_output[23]
ifid_ir[24] <= ifidreg:inst5.ir_output[24]
ifid_ir[25] <= ifidreg:inst5.ir_output[25]
ifid_ir[26] <= ifidreg:inst5.ir_output[26]
ifid_ir[27] <= ifidreg:inst5.ir_output[27]
ifid_ir[28] <= ifidreg:inst5.ir_output[28]
ifid_ir[29] <= ifidreg:inst5.ir_output[29]
ifid_ir[30] <= ifidreg:inst5.ir_output[30]
ifid_ir[31] <= ifidreg:inst5.ir_output[31]
ifidclear <= Control0:inst10.ifid_clear
ifidwrite <= Control0:inst10.ifid_rwrite
dount[0] <= rom:inst4.Dount[0]
dount[1] <= rom:inst4.Dount[1]
dount[2] <= rom:inst4.Dount[2]
dount[3] <= rom:inst4.Dount[3]
dount[4] <= rom:inst4.Dount[4]
dount[5] <= rom:inst4.Dount[5]
dount[6] <= rom:inst4.Dount[6]
dount[7] <= rom:inst4.Dount[7]
dount[8] <= rom:inst4.Dount[8]
dount[9] <= rom:inst4.Dount[9]
dount[10] <= rom:inst4.Dount[10]
dount[11] <= rom:inst4.Dount[11]
dount[12] <= rom:inst4.Dount[12]
dount[13] <= rom:inst4.Dount[13]
dount[14] <= rom:inst4.Dount[14]
dount[15] <= rom:inst4.Dount[15]
dount[16] <= rom:inst4.Dount[16]
dount[17] <= rom:inst4.Dount[17]
dount[18] <= rom:inst4.Dount[18]
dount[19] <= rom:inst4.Dount[19]
dount[20] <= rom:inst4.Dount[20]
dount[21] <= rom:inst4.Dount[21]
dount[22] <= rom:inst4.Dount[22]
dount[23] <= rom:inst4.Dount[23]
dount[24] <= rom:inst4.Dount[24]
dount[25] <= rom:inst4.Dount[25]
dount[26] <= rom:inst4.Dount[26]
dount[27] <= rom:inst4.Dount[27]
dount[28] <= rom:inst4.Dount[28]
dount[29] <= rom:inst4.Dount[29]
dount[30] <= rom:inst4.Dount[30]
dount[31] <= rom:inst4.Dount[31]
addsel <= Control0:inst10.addsel
ALU1output[0] <= ALU1:inst21.result[0]
ALU1output[1] <= ALU1:inst21.result[1]
ALU1output[2] <= ALU1:inst21.result[2]
ALU1output[3] <= ALU1:inst21.result[3]
ALU1output[4] <= ALU1:inst21.result[4]
ALU1output[5] <= ALU1:inst21.result[5]
ALU1output[6] <= ALU1:inst21.result[6]
ALU1output[7] <= ALU1:inst21.result[7]
ALU1output[8] <= ALU1:inst21.result[8]
ALU1output[9] <= ALU1:inst21.result[9]
ALU1output[10] <= ALU1:inst21.result[10]
ALU1output[11] <= ALU1:inst21.result[11]
ALU1output[12] <= ALU1:inst21.result[12]
ALU1output[13] <= ALU1:inst21.result[13]
ALU1output[14] <= ALU1:inst21.result[14]
ALU1output[15] <= ALU1:inst21.result[15]
ALU1output[16] <= ALU1:inst21.result[16]
ALU1output[17] <= ALU1:inst21.result[17]
ALU1output[18] <= ALU1:inst21.result[18]
ALU1output[19] <= ALU1:inst21.result[19]
ALU1output[20] <= ALU1:inst21.result[20]
ALU1output[21] <= ALU1:inst21.result[21]
ALU1output[22] <= ALU1:inst21.result[22]
ALU1output[23] <= ALU1:inst21.result[23]
ALU1output[24] <= ALU1:inst21.result[24]
ALU1output[25] <= ALU1:inst21.result[25]
ALU1output[26] <= ALU1:inst21.result[26]
ALU1output[27] <= ALU1:inst21.result[27]
ALU1output[28] <= ALU1:inst21.result[28]
ALU1output[29] <= ALU1:inst21.result[29]
ALU1output[30] <= ALU1:inst21.result[30]
ALU1output[31] <= ALU1:inst21.result[31]
ALU2output[0] <= exmemreg:inst23.aluoutput_output[0]
ALU2output[1] <= exmemreg:inst23.aluoutput_output[1]
ALU2output[2] <= exmemreg:inst23.aluoutput_output[2]
ALU2output[3] <= exmemreg:inst23.aluoutput_output[3]
ALU2output[4] <= exmemreg:inst23.aluoutput_output[4]
ALU2output[5] <= exmemreg:inst23.aluoutput_output[5]
ALU2output[6] <= exmemreg:inst23.aluoutput_output[6]
ALU2output[7] <= exmemreg:inst23.aluoutput_output[7]
ALU2output[8] <= exmemreg:inst23.aluoutput_output[8]
ALU2output[9] <= exmemreg:inst23.aluoutput_output[9]
ALU2output[10] <= exmemreg:inst23.aluoutput_output[10]
ALU2output[11] <= exmemreg:inst23.aluoutput_output[11]
ALU2output[12] <= exmemreg:inst23.aluoutput_output[12]
ALU2output[13] <= exmemreg:inst23.aluoutput_output[13]
ALU2output[14] <= exmemreg:inst23.aluoutput_output[14]
ALU2output[15] <= exmemreg:inst23.aluoutput_output[15]
ALU2output[16] <= exmemreg:inst23.aluoutput_output[16]
ALU2output[17] <= exmemreg:inst23.aluoutput_output[17]
ALU2output[18] <= exmemreg:inst23.aluoutput_output[18]
ALU2output[19] <= exmemreg:inst23.aluoutput_output[19]
ALU2output[20] <= exmemreg:inst23.aluoutput_output[20]
ALU2output[21] <= exmemreg:inst23.aluoutput_output[21]
ALU2output[22] <= exmemreg:inst23.aluoutput_output[22]
ALU2output[23] <= exmemreg:inst23.aluoutput_output[23]
ALU2output[24] <= exmemreg:inst23.aluoutput_output[24]
ALU2output[25] <= exmemreg:inst23.aluoutput_output[25]
ALU2output[26] <= exmemreg:inst23.aluoutput_output[26]
ALU2output[27] <= exmemreg:inst23.aluoutput_output[27]
ALU2output[28] <= exmemreg:inst23.aluoutput_output[28]
ALU2output[29] <= exmemreg:inst23.aluoutput_output[29]
ALU2output[30] <= exmemreg:inst23.aluoutput_output[30]
ALU2output[31] <= exmemreg:inst23.aluoutput_output[31]
lw5[0] <= memwbreg:inst7.lmd_output[0]
lw5[1] <= memwbreg:inst7.lmd_output[1]
lw5[2] <= memwbreg:inst7.lmd_output[2]
lw5[3] <= memwbreg:inst7.lmd_output[3]
lw5[4] <= memwbreg:inst7.lmd_output[4]
lw5[5] <= memwbreg:inst7.lmd_output[5]
lw5[6] <= memwbreg:inst7.lmd_output[6]
lw5[7] <= memwbreg:inst7.lmd_output[7]
lw5[8] <= memwbreg:inst7.lmd_output[8]
lw5[9] <= memwbreg:inst7.lmd_output[9]
lw5[10] <= memwbreg:inst7.lmd_output[10]
lw5[11] <= memwbreg:inst7.lmd_output[11]
lw5[12] <= memwbreg:inst7.lmd_output[12]
lw5[13] <= memwbreg:inst7.lmd_output[13]
lw5[14] <= memwbreg:inst7.lmd_output[14]
lw5[15] <= memwbreg:inst7.lmd_output[15]
lw5[16] <= memwbreg:inst7.lmd_output[16]
lw5[17] <= memwbreg:inst7.lmd_output[17]
lw5[18] <= memwbreg:inst7.lmd_output[18]
lw5[19] <= memwbreg:inst7.lmd_output[19]
lw5[20] <= memwbreg:inst7.lmd_output[20]
lw5[21] <= memwbreg:inst7.lmd_output[21]
lw5[22] <= memwbreg:inst7.lmd_output[22]
lw5[23] <= memwbreg:inst7.lmd_output[23]
lw5[24] <= memwbreg:inst7.lmd_output[24]
lw5[25] <= memwbreg:inst7.lmd_output[25]
lw5[26] <= memwbreg:inst7.lmd_output[26]
lw5[27] <= memwbreg:inst7.lmd_output[27]
lw5[28] <= memwbreg:inst7.lmd_output[28]
lw5[29] <= memwbreg:inst7.lmd_output[29]
lw5[30] <= memwbreg:inst7.lmd_output[30]
lw5[31] <= memwbreg:inst7.lmd_output[31]
lw4[0] <= ram:inst16.Read_data[0]
lw4[1] <= ram:inst16.Read_data[1]
lw4[2] <= ram:inst16.Read_data[2]
lw4[3] <= ram:inst16.Read_data[3]
lw4[4] <= ram:inst16.Read_data[4]
lw4[5] <= ram:inst16.Read_data[5]
lw4[6] <= ram:inst16.Read_data[6]
lw4[7] <= ram:inst16.Read_data[7]
lw4[8] <= ram:inst16.Read_data[8]
lw4[9] <= ram:inst16.Read_data[9]
lw4[10] <= ram:inst16.Read_data[10]
lw4[11] <= ram:inst16.Read_data[11]
lw4[12] <= ram:inst16.Read_data[12]
lw4[13] <= ram:inst16.Read_data[13]
lw4[14] <= ram:inst16.Read_data[14]
lw4[15] <= ram:inst16.Read_data[15]
lw4[16] <= ram:inst16.Read_data[16]
lw4[17] <= ram:inst16.Read_data[17]
lw4[18] <= ram:inst16.Read_data[18]
lw4[19] <= ram:inst16.Read_data[19]
lw4[20] <= ram:inst16.Read_data[20]
lw4[21] <= ram:inst16.Read_data[21]
lw4[22] <= ram:inst16.Read_data[22]
lw4[23] <= ram:inst16.Read_data[23]
lw4[24] <= ram:inst16.Read_data[24]
lw4[25] <= ram:inst16.Read_data[25]
lw4[26] <= ram:inst16.Read_data[26]
lw4[27] <= ram:inst16.Read_data[27]
lw4[28] <= ram:inst16.Read_data[28]
lw4[29] <= ram:inst16.Read_data[29]
lw4[30] <= ram:inst16.Read_data[30]
lw4[31] <= ram:inst16.Read_data[31]
mux2_sel[0] <= Control0:inst10.mux2_s[0]
mux2_sel[1] <= Control0:inst10.mux2_s[1]
mux0_sel[0] <= Control0:inst10.mux0_s[0]
mux0_sel[1] <= Control0:inst10.mux0_s[1]
extop[0] <= Control0:inst10.ExtOp[0]
extop[1] <= Control0:inst10.ExtOp[1]
mux1_sel[0] <= Control0:inst10.mux1_s[0]
mux1_sel[1] <= Control0:inst10.mux1_s[1]
mux3_sel <= Control0:inst10.mux3_s
idex_write <= Control0:inst10.idex_rwrite
idexclear <= Control0:inst10.idex_clear
zero <= ALU0:inst15.zero
symbol <= ALU0:inst15.symbol
A[0] <= register_set:inst1.A[0]
A[1] <= register_set:inst1.A[1]
A[2] <= register_set:inst1.A[2]
A[3] <= register_set:inst1.A[3]
A[4] <= register_set:inst1.A[4]
A[5] <= register_set:inst1.A[5]
A[6] <= register_set:inst1.A[6]
A[7] <= register_set:inst1.A[7]
A[8] <= register_set:inst1.A[8]
A[9] <= register_set:inst1.A[9]
A[10] <= register_set:inst1.A[10]
A[11] <= register_set:inst1.A[11]
A[12] <= register_set:inst1.A[12]
A[13] <= register_set:inst1.A[13]
A[14] <= register_set:inst1.A[14]
A[15] <= register_set:inst1.A[15]
A[16] <= register_set:inst1.A[16]
A[17] <= register_set:inst1.A[17]
A[18] <= register_set:inst1.A[18]
A[19] <= register_set:inst1.A[19]
A[20] <= register_set:inst1.A[20]
A[21] <= register_set:inst1.A[21]
A[22] <= register_set:inst1.A[22]
A[23] <= register_set:inst1.A[23]
A[24] <= register_set:inst1.A[24]
A[25] <= register_set:inst1.A[25]
A[26] <= register_set:inst1.A[26]
A[27] <= register_set:inst1.A[27]
A[28] <= register_set:inst1.A[28]
A[29] <= register_set:inst1.A[29]
A[30] <= register_set:inst1.A[30]
A[31] <= register_set:inst1.A[31]
ALUOP[0] <= control1:inst31.alu_sel[0]
ALUOP[1] <= control1:inst31.alu_sel[1]
ALUOP[2] <= control1:inst31.alu_sel[2]
ALUOP[3] <= control1:inst31.alu_sel[3]
B[0] <= register_set:inst1.B[0]
B[1] <= register_set:inst1.B[1]
B[2] <= register_set:inst1.B[2]
B[3] <= register_set:inst1.B[3]
B[4] <= register_set:inst1.B[4]
B[5] <= register_set:inst1.B[5]
B[6] <= register_set:inst1.B[6]
B[7] <= register_set:inst1.B[7]
B[8] <= register_set:inst1.B[8]
B[9] <= register_set:inst1.B[9]
B[10] <= register_set:inst1.B[10]
B[11] <= register_set:inst1.B[11]
B[12] <= register_set:inst1.B[12]
B[13] <= register_set:inst1.B[13]
B[14] <= register_set:inst1.B[14]
B[15] <= register_set:inst1.B[15]
B[16] <= register_set:inst1.B[16]
B[17] <= register_set:inst1.B[17]
B[18] <= register_set:inst1.B[18]
B[19] <= register_set:inst1.B[19]
B[20] <= register_set:inst1.B[20]
B[21] <= register_set:inst1.B[21]
B[22] <= register_set:inst1.B[22]
B[23] <= register_set:inst1.B[23]
B[24] <= register_set:inst1.B[24]
B[25] <= register_set:inst1.B[25]
B[26] <= register_set:inst1.B[26]
B[27] <= register_set:inst1.B[27]
B[28] <= register_set:inst1.B[28]
B[29] <= register_set:inst1.B[29]
B[30] <= register_set:inst1.B[30]
B[31] <= register_set:inst1.B[31]
boutput[0] <= exmemreg:inst23.b_output[0]
boutput[1] <= exmemreg:inst23.b_output[1]
boutput[2] <= exmemreg:inst23.b_output[2]
boutput[3] <= exmemreg:inst23.b_output[3]
boutput[4] <= exmemreg:inst23.b_output[4]
boutput[5] <= exmemreg:inst23.b_output[5]
boutput[6] <= exmemreg:inst23.b_output[6]
boutput[7] <= exmemreg:inst23.b_output[7]
boutput[8] <= exmemreg:inst23.b_output[8]
boutput[9] <= exmemreg:inst23.b_output[9]
boutput[10] <= exmemreg:inst23.b_output[10]
boutput[11] <= exmemreg:inst23.b_output[11]
boutput[12] <= exmemreg:inst23.b_output[12]
boutput[13] <= exmemreg:inst23.b_output[13]
boutput[14] <= exmemreg:inst23.b_output[14]
boutput[15] <= exmemreg:inst23.b_output[15]
boutput[16] <= exmemreg:inst23.b_output[16]
boutput[17] <= exmemreg:inst23.b_output[17]
boutput[18] <= exmemreg:inst23.b_output[18]
boutput[19] <= exmemreg:inst23.b_output[19]
boutput[20] <= exmemreg:inst23.b_output[20]
boutput[21] <= exmemreg:inst23.b_output[21]
boutput[22] <= exmemreg:inst23.b_output[22]
boutput[23] <= exmemreg:inst23.b_output[23]
boutput[24] <= exmemreg:inst23.b_output[24]
boutput[25] <= exmemreg:inst23.b_output[25]
boutput[26] <= exmemreg:inst23.b_output[26]
boutput[27] <= exmemreg:inst23.b_output[27]
boutput[28] <= exmemreg:inst23.b_output[28]
boutput[29] <= exmemreg:inst23.b_output[29]
boutput[30] <= exmemreg:inst23.b_output[30]
boutput[31] <= exmemreg:inst23.b_output[31]
C[0] <= register_set:inst1.C[0]
C[1] <= register_set:inst1.C[1]
C[2] <= register_set:inst1.C[2]
C[3] <= register_set:inst1.C[3]
C[4] <= register_set:inst1.C[4]
C[5] <= register_set:inst1.C[5]
C[6] <= register_set:inst1.C[6]
C[7] <= register_set:inst1.C[7]
C[8] <= register_set:inst1.C[8]
C[9] <= register_set:inst1.C[9]
C[10] <= register_set:inst1.C[10]
C[11] <= register_set:inst1.C[11]
C[12] <= register_set:inst1.C[12]
C[13] <= register_set:inst1.C[13]
C[14] <= register_set:inst1.C[14]
C[15] <= register_set:inst1.C[15]
C[16] <= register_set:inst1.C[16]
C[17] <= register_set:inst1.C[17]
C[18] <= register_set:inst1.C[18]
C[19] <= register_set:inst1.C[19]
C[20] <= register_set:inst1.C[20]
C[21] <= register_set:inst1.C[21]
C[22] <= register_set:inst1.C[22]
C[23] <= register_set:inst1.C[23]
C[24] <= register_set:inst1.C[24]
C[25] <= register_set:inst1.C[25]
C[26] <= register_set:inst1.C[26]
C[27] <= register_set:inst1.C[27]
C[28] <= register_set:inst1.C[28]
C[29] <= register_set:inst1.C[29]
C[30] <= register_set:inst1.C[30]
C[31] <= register_set:inst1.C[31]
imm[0] <= idexreg:inst17.imm_output[0]
imm[1] <= idexreg:inst17.imm_output[1]
imm[2] <= idexreg:inst17.imm_output[2]
imm[3] <= idexreg:inst17.imm_output[3]
imm[4] <= idexreg:inst17.imm_output[4]
imm[5] <= idexreg:inst17.imm_output[5]
imm[6] <= idexreg:inst17.imm_output[6]
imm[7] <= idexreg:inst17.imm_output[7]
imm[8] <= idexreg:inst17.imm_output[8]
imm[9] <= idexreg:inst17.imm_output[9]
imm[10] <= idexreg:inst17.imm_output[10]
imm[11] <= idexreg:inst17.imm_output[11]
imm[12] <= idexreg:inst17.imm_output[12]
imm[13] <= idexreg:inst17.imm_output[13]
imm[14] <= idexreg:inst17.imm_output[14]
imm[15] <= idexreg:inst17.imm_output[15]
imm[16] <= idexreg:inst17.imm_output[16]
imm[17] <= idexreg:inst17.imm_output[17]
imm[18] <= idexreg:inst17.imm_output[18]
imm[19] <= idexreg:inst17.imm_output[19]
imm[20] <= idexreg:inst17.imm_output[20]
imm[21] <= idexreg:inst17.imm_output[21]
imm[22] <= idexreg:inst17.imm_output[22]
imm[23] <= idexreg:inst17.imm_output[23]
imm[24] <= idexreg:inst17.imm_output[24]
imm[25] <= idexreg:inst17.imm_output[25]
imm[26] <= idexreg:inst17.imm_output[26]
imm[27] <= idexreg:inst17.imm_output[27]
imm[28] <= idexreg:inst17.imm_output[28]
imm[29] <= idexreg:inst17.imm_output[29]
imm[30] <= idexreg:inst17.imm_output[30]
imm[31] <= idexreg:inst17.imm_output[31]
jieguo[0] <= ram:inst16.jieguo[0]
jieguo[1] <= ram:inst16.jieguo[1]
jieguo[2] <= ram:inst16.jieguo[2]
jieguo[3] <= ram:inst16.jieguo[3]
jieguo[4] <= ram:inst16.jieguo[4]
jieguo[5] <= ram:inst16.jieguo[5]
jieguo[6] <= ram:inst16.jieguo[6]
jieguo[7] <= ram:inst16.jieguo[7]
jieguo[8] <= ram:inst16.jieguo[8]
jieguo[9] <= ram:inst16.jieguo[9]
jieguo[10] <= ram:inst16.jieguo[10]
jieguo[11] <= ram:inst16.jieguo[11]
jieguo[12] <= ram:inst16.jieguo[12]
jieguo[13] <= ram:inst16.jieguo[13]
jieguo[14] <= ram:inst16.jieguo[14]
jieguo[15] <= ram:inst16.jieguo[15]
jieguo[16] <= ram:inst16.jieguo[16]
jieguo[17] <= ram:inst16.jieguo[17]
jieguo[18] <= ram:inst16.jieguo[18]
jieguo[19] <= ram:inst16.jieguo[19]
jieguo[20] <= ram:inst16.jieguo[20]
jieguo[21] <= ram:inst16.jieguo[21]
jieguo[22] <= ram:inst16.jieguo[22]
jieguo[23] <= ram:inst16.jieguo[23]
jieguo[24] <= ram:inst16.jieguo[24]
jieguo[25] <= ram:inst16.jieguo[25]
jieguo[26] <= ram:inst16.jieguo[26]
jieguo[27] <= ram:inst16.jieguo[27]
jieguo[28] <= ram:inst16.jieguo[28]
jieguo[29] <= ram:inst16.jieguo[29]
jieguo[30] <= ram:inst16.jieguo[30]
jieguo[31] <= ram:inst16.jieguo[31]
mux0_output[0] <= mux0:inst3.data[0]
mux0_output[1] <= mux0:inst3.data[1]
mux0_output[2] <= mux0:inst3.data[2]
mux0_output[3] <= mux0:inst3.data[3]
mux0_output[4] <= mux0:inst3.data[4]
mux0_output[5] <= mux0:inst3.data[5]
mux0_output[6] <= mux0:inst3.data[6]
mux0_output[7] <= mux0:inst3.data[7]
mux0_output[8] <= mux0:inst3.data[8]
mux0_output[9] <= mux0:inst3.data[9]
mux0_output[10] <= mux0:inst3.data[10]
mux0_output[11] <= mux0:inst3.data[11]
mux0_output[12] <= mux0:inst3.data[12]
mux0_output[13] <= mux0:inst3.data[13]
mux0_output[14] <= mux0:inst3.data[14]
mux0_output[15] <= mux0:inst3.data[15]
mux0_output[16] <= mux0:inst3.data[16]
mux0_output[17] <= mux0:inst3.data[17]
mux0_output[18] <= mux0:inst3.data[18]
mux0_output[19] <= mux0:inst3.data[19]
mux0_output[20] <= mux0:inst3.data[20]
mux0_output[21] <= mux0:inst3.data[21]
mux0_output[22] <= mux0:inst3.data[22]
mux0_output[23] <= mux0:inst3.data[23]
mux0_output[24] <= mux0:inst3.data[24]
mux0_output[25] <= mux0:inst3.data[25]
mux0_output[26] <= mux0:inst3.data[26]
mux0_output[27] <= mux0:inst3.data[27]
mux0_output[28] <= mux0:inst3.data[28]
mux0_output[29] <= mux0:inst3.data[29]
mux0_output[30] <= mux0:inst3.data[30]
mux0_output[31] <= mux0:inst3.data[31]
mux2_output[0] <= mux2:inst33.data[0]
mux2_output[1] <= mux2:inst33.data[1]
mux2_output[2] <= mux2:inst33.data[2]
mux2_output[3] <= mux2:inst33.data[3]
mux2_output[4] <= mux2:inst33.data[4]
mux2_output[5] <= mux2:inst33.data[5]
mux2_output[6] <= mux2:inst33.data[6]
mux2_output[7] <= mux2:inst33.data[7]
mux2_output[8] <= mux2:inst33.data[8]
mux2_output[9] <= mux2:inst33.data[9]
mux2_output[10] <= mux2:inst33.data[10]
mux2_output[11] <= mux2:inst33.data[11]
mux2_output[12] <= mux2:inst33.data[12]
mux2_output[13] <= mux2:inst33.data[13]
mux2_output[14] <= mux2:inst33.data[14]
mux2_output[15] <= mux2:inst33.data[15]
mux2_output[16] <= mux2:inst33.data[16]
mux2_output[17] <= mux2:inst33.data[17]
mux2_output[18] <= mux2:inst33.data[18]
mux2_output[19] <= mux2:inst33.data[19]
mux2_output[20] <= mux2:inst33.data[20]
mux2_output[21] <= mux2:inst33.data[21]
mux2_output[22] <= mux2:inst33.data[22]
mux2_output[23] <= mux2:inst33.data[23]
mux2_output[24] <= mux2:inst33.data[24]
mux2_output[25] <= mux2:inst33.data[25]
mux2_output[26] <= mux2:inst33.data[26]
mux2_output[27] <= mux2:inst33.data[27]
mux2_output[28] <= mux2:inst33.data[28]
mux2_output[29] <= mux2:inst33.data[29]
mux2_output[30] <= mux2:inst33.data[30]
mux2_output[31] <= mux2:inst33.data[31]
mux4_s[0] <= control1:inst31.mux4_s[0]
mux4_s[1] <= control1:inst31.mux4_s[1]
mux4_s[2] <= control1:inst31.mux4_s[2]
mux4output[0] <= mux4:inst30.data[0]
mux4output[1] <= mux4:inst30.data[1]
mux4output[2] <= mux4:inst30.data[2]
mux4output[3] <= mux4:inst30.data[3]
mux4output[4] <= mux4:inst30.data[4]
mux4output[5] <= mux4:inst30.data[5]
mux4output[6] <= mux4:inst30.data[6]
mux4output[7] <= mux4:inst30.data[7]
mux4output[8] <= mux4:inst30.data[8]
mux4output[9] <= mux4:inst30.data[9]
mux4output[10] <= mux4:inst30.data[10]
mux4output[11] <= mux4:inst30.data[11]
mux4output[12] <= mux4:inst30.data[12]
mux4output[13] <= mux4:inst30.data[13]
mux4output[14] <= mux4:inst30.data[14]
mux4output[15] <= mux4:inst30.data[15]
mux4output[16] <= mux4:inst30.data[16]
mux4output[17] <= mux4:inst30.data[17]
mux4output[18] <= mux4:inst30.data[18]
mux4output[19] <= mux4:inst30.data[19]
mux4output[20] <= mux4:inst30.data[20]
mux4output[21] <= mux4:inst30.data[21]
mux4output[22] <= mux4:inst30.data[22]
mux4output[23] <= mux4:inst30.data[23]
mux4output[24] <= mux4:inst30.data[24]
mux4output[25] <= mux4:inst30.data[25]
mux4output[26] <= mux4:inst30.data[26]
mux4output[27] <= mux4:inst30.data[27]
mux4output[28] <= mux4:inst30.data[28]
mux4output[29] <= mux4:inst30.data[29]
mux4output[30] <= mux4:inst30.data[30]
mux4output[31] <= mux4:inst30.data[31]
mux5_output[0] <= mux5:inst19.data[0]
mux5_output[1] <= mux5:inst19.data[1]
mux5_output[2] <= mux5:inst19.data[2]
mux5_output[3] <= mux5:inst19.data[3]
mux5_output[4] <= mux5:inst19.data[4]
mux5_output[5] <= mux5:inst19.data[5]
mux5_output[6] <= mux5:inst19.data[6]
mux5_output[7] <= mux5:inst19.data[7]
mux5_output[8] <= mux5:inst19.data[8]
mux5_output[9] <= mux5:inst19.data[9]
mux5_output[10] <= mux5:inst19.data[10]
mux5_output[11] <= mux5:inst19.data[11]
mux5_output[12] <= mux5:inst19.data[12]
mux5_output[13] <= mux5:inst19.data[13]
mux5_output[14] <= mux5:inst19.data[14]
mux5_output[15] <= mux5:inst19.data[15]
mux5_output[16] <= mux5:inst19.data[16]
mux5_output[17] <= mux5:inst19.data[17]
mux5_output[18] <= mux5:inst19.data[18]
mux5_output[19] <= mux5:inst19.data[19]
mux5_output[20] <= mux5:inst19.data[20]
mux5_output[21] <= mux5:inst19.data[21]
mux5_output[22] <= mux5:inst19.data[22]
mux5_output[23] <= mux5:inst19.data[23]
mux5_output[24] <= mux5:inst19.data[24]
mux5_output[25] <= mux5:inst19.data[25]
mux5_output[26] <= mux5:inst19.data[26]
mux5_output[27] <= mux5:inst19.data[27]
mux5_output[28] <= mux5:inst19.data[28]
mux5_output[29] <= mux5:inst19.data[29]
mux5_output[30] <= mux5:inst19.data[30]
mux5_output[31] <= mux5:inst19.data[31]
mux5_s[0] <= control1:inst31.mux5_s[0]
mux5_s[1] <= control1:inst31.mux5_s[1]
mux5_s[2] <= control1:inst31.mux5_s[2]
mux6_output[0] <= mux6:inst22.data[0]
mux6_output[1] <= mux6:inst22.data[1]
mux6_output[2] <= mux6:inst22.data[2]
mux6_output[3] <= mux6:inst22.data[3]
mux6_output[4] <= mux6:inst22.data[4]
mux6_output[5] <= mux6:inst22.data[5]
mux6_output[6] <= mux6:inst22.data[6]
mux6_output[7] <= mux6:inst22.data[7]
mux6_output[8] <= mux6:inst22.data[8]
mux6_output[9] <= mux6:inst22.data[9]
mux6_output[10] <= mux6:inst22.data[10]
mux6_output[11] <= mux6:inst22.data[11]
mux6_output[12] <= mux6:inst22.data[12]
mux6_output[13] <= mux6:inst22.data[13]
mux6_output[14] <= mux6:inst22.data[14]
mux6_output[15] <= mux6:inst22.data[15]
mux6_output[16] <= mux6:inst22.data[16]
mux6_output[17] <= mux6:inst22.data[17]
mux6_output[18] <= mux6:inst22.data[18]
mux6_output[19] <= mux6:inst22.data[19]
mux6_output[20] <= mux6:inst22.data[20]
mux6_output[21] <= mux6:inst22.data[21]
mux6_output[22] <= mux6:inst22.data[22]
mux6_output[23] <= mux6:inst22.data[23]
mux6_output[24] <= mux6:inst22.data[24]
mux6_output[25] <= mux6:inst22.data[25]
mux6_output[26] <= mux6:inst22.data[26]
mux6_output[27] <= mux6:inst22.data[27]
mux6_output[28] <= mux6:inst22.data[28]
mux6_output[29] <= mux6:inst22.data[29]
mux6_output[30] <= mux6:inst22.data[30]
mux6_output[31] <= mux6:inst22.data[31]
mux6_s[0] <= control1:inst31.mux6_s[0]
mux6_s[1] <= control1:inst31.mux6_s[1]
pc[0] <= pc:inst.OUTPUT[0]
pc[1] <= pc:inst.OUTPUT[1]
pc[2] <= pc:inst.OUTPUT[2]
pc[3] <= pc:inst.OUTPUT[3]
pc[4] <= pc:inst.OUTPUT[4]
pc[5] <= pc:inst.OUTPUT[5]
pc[6] <= pc:inst.OUTPUT[6]
pc[7] <= pc:inst.OUTPUT[7]
pc[8] <= pc:inst.OUTPUT[8]
pc[9] <= pc:inst.OUTPUT[9]
pc[10] <= pc:inst.OUTPUT[10]
pc[11] <= pc:inst.OUTPUT[11]
pc[12] <= pc:inst.OUTPUT[12]
pc[13] <= pc:inst.OUTPUT[13]
pc[14] <= pc:inst.OUTPUT[14]
pc[15] <= pc:inst.OUTPUT[15]
pc[16] <= pc:inst.OUTPUT[16]
pc[17] <= pc:inst.OUTPUT[17]
pc[18] <= pc:inst.OUTPUT[18]
pc[19] <= pc:inst.OUTPUT[19]
pc[20] <= pc:inst.OUTPUT[20]
pc[21] <= pc:inst.OUTPUT[21]
pc[22] <= pc:inst.OUTPUT[22]
pc[23] <= pc:inst.OUTPUT[23]
pc[24] <= pc:inst.OUTPUT[24]
pc[25] <= pc:inst.OUTPUT[25]
pc[26] <= pc:inst.OUTPUT[26]
pc[27] <= pc:inst.OUTPUT[27]
pc[28] <= pc:inst.OUTPUT[28]
pc[29] <= pc:inst.OUTPUT[29]
pc[30] <= pc:inst.OUTPUT[30]
pc[31] <= pc:inst.OUTPUT[31]
pcin[0] <= mux0:inst3.data[0]
pcin[1] <= mux0:inst3.data[1]
pcin[2] <= mux0:inst3.data[2]
pcin[3] <= mux0:inst3.data[3]
pcin[4] <= mux0:inst3.data[4]
pcin[5] <= mux0:inst3.data[5]
pcin[6] <= mux0:inst3.data[6]
pcin[7] <= mux0:inst3.data[7]
pcin[8] <= mux0:inst3.data[8]
pcin[9] <= mux0:inst3.data[9]
pcin[10] <= mux0:inst3.data[10]
pcin[11] <= mux0:inst3.data[11]
pcin[12] <= mux0:inst3.data[12]
pcin[13] <= mux0:inst3.data[13]
pcin[14] <= mux0:inst3.data[14]
pcin[15] <= mux0:inst3.data[15]
pcin[16] <= mux0:inst3.data[16]
pcin[17] <= mux0:inst3.data[17]
pcin[18] <= mux0:inst3.data[18]
pcin[19] <= mux0:inst3.data[19]
pcin[20] <= mux0:inst3.data[20]
pcin[21] <= mux0:inst3.data[21]
pcin[22] <= mux0:inst3.data[22]
pcin[23] <= mux0:inst3.data[23]
pcin[24] <= mux0:inst3.data[24]
pcin[25] <= mux0:inst3.data[25]
pcin[26] <= mux0:inst3.data[26]
pcin[27] <= mux0:inst3.data[27]
pcin[28] <= mux0:inst3.data[28]
pcin[29] <= mux0:inst3.data[29]
pcin[30] <= mux0:inst3.data[30]
pcin[31] <= mux0:inst3.data[31]
rs_data[0] <= jroutput[0].DB_MAX_OUTPUT_PORT_TYPE
rs_data[1] <= jroutput[1].DB_MAX_OUTPUT_PORT_TYPE
rs_data[2] <= jroutput[2].DB_MAX_OUTPUT_PORT_TYPE
rs_data[3] <= jroutput[3].DB_MAX_OUTPUT_PORT_TYPE
rs_data[4] <= jroutput[4].DB_MAX_OUTPUT_PORT_TYPE
rs_data[5] <= jroutput[5].DB_MAX_OUTPUT_PORT_TYPE
rs_data[6] <= jroutput[6].DB_MAX_OUTPUT_PORT_TYPE
rs_data[7] <= jroutput[7].DB_MAX_OUTPUT_PORT_TYPE
rs_data[8] <= jroutput[8].DB_MAX_OUTPUT_PORT_TYPE
rs_data[9] <= jroutput[9].DB_MAX_OUTPUT_PORT_TYPE
rs_data[10] <= jroutput[10].DB_MAX_OUTPUT_PORT_TYPE
rs_data[11] <= jroutput[11].DB_MAX_OUTPUT_PORT_TYPE
rs_data[12] <= jroutput[12].DB_MAX_OUTPUT_PORT_TYPE
rs_data[13] <= jroutput[13].DB_MAX_OUTPUT_PORT_TYPE
rs_data[14] <= jroutput[14].DB_MAX_OUTPUT_PORT_TYPE
rs_data[15] <= jroutput[15].DB_MAX_OUTPUT_PORT_TYPE
rs_data[16] <= jroutput[16].DB_MAX_OUTPUT_PORT_TYPE
rs_data[17] <= jroutput[17].DB_MAX_OUTPUT_PORT_TYPE
rs_data[18] <= jroutput[18].DB_MAX_OUTPUT_PORT_TYPE
rs_data[19] <= jroutput[19].DB_MAX_OUTPUT_PORT_TYPE
rs_data[20] <= jroutput[20].DB_MAX_OUTPUT_PORT_TYPE
rs_data[21] <= jroutput[21].DB_MAX_OUTPUT_PORT_TYPE
rs_data[22] <= jroutput[22].DB_MAX_OUTPUT_PORT_TYPE
rs_data[23] <= jroutput[23].DB_MAX_OUTPUT_PORT_TYPE
rs_data[24] <= jroutput[24].DB_MAX_OUTPUT_PORT_TYPE
rs_data[25] <= jroutput[25].DB_MAX_OUTPUT_PORT_TYPE
rs_data[26] <= jroutput[26].DB_MAX_OUTPUT_PORT_TYPE
rs_data[27] <= jroutput[27].DB_MAX_OUTPUT_PORT_TYPE
rs_data[28] <= jroutput[28].DB_MAX_OUTPUT_PORT_TYPE
rs_data[29] <= jroutput[29].DB_MAX_OUTPUT_PORT_TYPE
rs_data[30] <= jroutput[30].DB_MAX_OUTPUT_PORT_TYPE
rs_data[31] <= jroutput[31].DB_MAX_OUTPUT_PORT_TYPE
rt_data[0] <= register_set:inst1.rt[0]
rt_data[1] <= register_set:inst1.rt[1]
rt_data[2] <= register_set:inst1.rt[2]
rt_data[3] <= register_set:inst1.rt[3]
rt_data[4] <= register_set:inst1.rt[4]
rt_data[5] <= register_set:inst1.rt[5]
rt_data[6] <= register_set:inst1.rt[6]
rt_data[7] <= register_set:inst1.rt[7]
rt_data[8] <= register_set:inst1.rt[8]
rt_data[9] <= register_set:inst1.rt[9]
rt_data[10] <= register_set:inst1.rt[10]
rt_data[11] <= register_set:inst1.rt[11]
rt_data[12] <= register_set:inst1.rt[12]
rt_data[13] <= register_set:inst1.rt[13]
rt_data[14] <= register_set:inst1.rt[14]
rt_data[15] <= register_set:inst1.rt[15]
rt_data[16] <= register_set:inst1.rt[16]
rt_data[17] <= register_set:inst1.rt[17]
rt_data[18] <= register_set:inst1.rt[18]
rt_data[19] <= register_set:inst1.rt[19]
rt_data[20] <= register_set:inst1.rt[20]
rt_data[21] <= register_set:inst1.rt[21]
rt_data[22] <= register_set:inst1.rt[22]
rt_data[23] <= register_set:inst1.rt[23]
rt_data[24] <= register_set:inst1.rt[24]
rt_data[25] <= register_set:inst1.rt[25]
rt_data[26] <= register_set:inst1.rt[26]
rt_data[27] <= register_set:inst1.rt[27]
rt_data[28] <= register_set:inst1.rt[28]
rt_data[29] <= register_set:inst1.rt[29]
rt_data[30] <= register_set:inst1.rt[30]
rt_data[31] <= register_set:inst1.rt[31]
yima_rs[0] <= decoder:inst2.rs[0]
yima_rs[1] <= decoder:inst2.rs[1]
yima_rs[2] <= decoder:inst2.rs[2]
yima_rs[3] <= decoder:inst2.rs[3]
yima_rs[4] <= decoder:inst2.rs[4]
yima_rt[0] <= decoder:inst2.rt[0]
yima_rt[1] <= decoder:inst2.rt[1]
yima_rt[2] <= decoder:inst2.rt[2]
yima_rt[3] <= decoder:inst2.rt[3]
yima_rt[4] <= decoder:inst2.rt[4]


|zhong|Control0:inst10
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
IR[16] => Equal1.IN4
IR[17] => Equal1.IN3
IR[18] => Equal1.IN2
IR[19] => Equal1.IN1
IR[20] => Equal1.IN0
IR[21] => Equal8.IN4
IR[21] => Equal6.IN4
IR[21] => Equal5.IN4
IR[21] => Equal2.IN4
IR[22] => Equal8.IN3
IR[22] => Equal6.IN3
IR[22] => Equal5.IN3
IR[22] => Equal2.IN3
IR[23] => Equal8.IN2
IR[23] => Equal6.IN2
IR[23] => Equal5.IN2
IR[23] => Equal2.IN2
IR[24] => Equal8.IN1
IR[24] => Equal6.IN1
IR[24] => Equal5.IN1
IR[24] => Equal2.IN1
IR[25] => Equal8.IN0
IR[25] => Equal6.IN0
IR[25] => Equal5.IN0
IR[25] => Equal2.IN0
IR[26] => LessThan1.IN12
IR[26] => LessThan0.IN12
IR[26] => Equal3.IN1
IR[26] => Equal4.IN1
IR[26] => Equal9.IN5
IR[26] => Equal10.IN2
IR[26] => Equal11.IN5
IR[26] => Equal12.IN2
IR[26] => Equal13.IN5
IR[27] => LessThan1.IN11
IR[27] => LessThan0.IN11
IR[27] => Equal3.IN5
IR[27] => Equal4.IN0
IR[27] => Equal9.IN1
IR[27] => Equal10.IN1
IR[27] => Equal11.IN4
IR[27] => Equal12.IN5
IR[27] => Equal13.IN2
IR[28] => LessThan1.IN10
IR[28] => LessThan0.IN10
IR[28] => Equal3.IN4
IR[28] => Equal4.IN5
IR[28] => Equal9.IN4
IR[28] => Equal10.IN5
IR[28] => Equal11.IN1
IR[28] => Equal12.IN1
IR[28] => Equal13.IN1
IR[29] => LessThan1.IN9
IR[29] => LessThan0.IN9
IR[29] => Equal3.IN3
IR[29] => Equal4.IN4
IR[29] => Equal9.IN0
IR[29] => Equal10.IN0
IR[29] => Equal11.IN0
IR[29] => Equal12.IN0
IR[29] => Equal13.IN0
IR[30] => LessThan1.IN8
IR[30] => LessThan0.IN8
IR[30] => Equal3.IN0
IR[30] => Equal4.IN3
IR[30] => Equal9.IN3
IR[30] => Equal10.IN4
IR[30] => Equal11.IN3
IR[30] => Equal12.IN4
IR[30] => Equal13.IN4
IR[31] => LessThan1.IN7
IR[31] => LessThan0.IN7
IR[31] => Equal3.IN2
IR[31] => Equal4.IN2
IR[31] => Equal9.IN2
IR[31] => Equal10.IN3
IR[31] => Equal11.IN2
IR[31] => Equal12.IN3
IR[31] => Equal13.IN3
idexir[0] => ~NO_FANOUT~
idexir[1] => ~NO_FANOUT~
idexir[2] => ~NO_FANOUT~
idexir[3] => ~NO_FANOUT~
idexir[4] => ~NO_FANOUT~
idexir[5] => ~NO_FANOUT~
idexir[6] => ~NO_FANOUT~
idexir[7] => ~NO_FANOUT~
idexir[8] => ~NO_FANOUT~
idexir[9] => ~NO_FANOUT~
idexir[10] => ~NO_FANOUT~
idexir[11] => Equal5.IN9
idexir[12] => Equal5.IN8
idexir[13] => Equal5.IN7
idexir[14] => Equal5.IN6
idexir[15] => Equal5.IN5
idexir[16] => Equal2.IN9
idexir[16] => Equal1.IN9
idexir[17] => Equal2.IN8
idexir[17] => Equal1.IN8
idexir[18] => Equal2.IN7
idexir[18] => Equal1.IN7
idexir[19] => Equal2.IN6
idexir[19] => Equal1.IN6
idexir[20] => Equal2.IN5
idexir[20] => Equal1.IN5
idexir[21] => ~NO_FANOUT~
idexir[22] => ~NO_FANOUT~
idexir[23] => ~NO_FANOUT~
idexir[24] => ~NO_FANOUT~
idexir[25] => ~NO_FANOUT~
idexir[26] => Equal0.IN3
idexir[27] => Equal0.IN2
idexir[28] => Equal0.IN1
idexir[29] => Equal0.IN0
idexir[30] => Equal0.IN5
idexir[31] => Equal0.IN4
exmemir[0] => ~NO_FANOUT~
exmemir[1] => ~NO_FANOUT~
exmemir[2] => ~NO_FANOUT~
exmemir[3] => ~NO_FANOUT~
exmemir[4] => ~NO_FANOUT~
exmemir[5] => ~NO_FANOUT~
exmemir[6] => ~NO_FANOUT~
exmemir[7] => ~NO_FANOUT~
exmemir[8] => ~NO_FANOUT~
exmemir[9] => ~NO_FANOUT~
exmemir[10] => ~NO_FANOUT~
exmemir[11] => Equal6.IN9
exmemir[12] => Equal6.IN8
exmemir[13] => Equal6.IN7
exmemir[14] => Equal6.IN6
exmemir[15] => Equal6.IN5
exmemir[16] => Equal8.IN9
exmemir[17] => Equal8.IN8
exmemir[18] => Equal8.IN7
exmemir[19] => Equal8.IN6
exmemir[20] => Equal8.IN5
exmemir[21] => ~NO_FANOUT~
exmemir[22] => ~NO_FANOUT~
exmemir[23] => ~NO_FANOUT~
exmemir[24] => ~NO_FANOUT~
exmemir[25] => ~NO_FANOUT~
exmemir[26] => Equal7.IN3
exmemir[27] => Equal7.IN2
exmemir[28] => Equal7.IN1
exmemir[29] => Equal7.IN0
exmemir[30] => Equal7.IN5
exmemir[31] => Equal7.IN4
zero => process_0~9.IN1
zero => process_0~5.IN1
zero => process_0~4.IN0
zero => process_0~7.IN1
sign => process_0~11.IN1
sign => process_0~9.IN0
sign => process_0~5.IN0
sign => process_0~7.IN0
addsel <= <VCC>
pc_rwrite <= pc_rwrite~5.DB_MAX_OUTPUT_PORT_TYPE
ifid_rwrite <= process_0~1.DB_MAX_OUTPUT_PORT_TYPE
idex_rwrite <= <VCC>
ifid_clear <= ifid_clear~2.DB_MAX_OUTPUT_PORT_TYPE
idex_clear <= process_0~1.DB_MAX_OUTPUT_PORT_TYPE
ExtOp[0] <= <GND>
ExtOp[1] <= <VCC>
mux0_s[0] <= mux0_s~6.DB_MAX_OUTPUT_PORT_TYPE
mux0_s[1] <= mux0_s~5.DB_MAX_OUTPUT_PORT_TYPE
mux1_s[0] <= mux1_s[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux1_s[1] <= mux1_s[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux2_s[0] <= mux2_s[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux2_s[1] <= mux2_s[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mux3_s <= mux3_s$latch.DB_MAX_OUTPUT_PORT_TYPE


|zhong|ALU0:inst15
A[0] => Add0.IN64
A[1] => Add0.IN63
A[2] => Add0.IN62
A[3] => Add0.IN61
A[4] => Add0.IN60
A[5] => Add0.IN59
A[6] => Add0.IN58
A[7] => Add0.IN57
A[8] => Add0.IN56
A[9] => Add0.IN55
A[10] => Add0.IN54
A[11] => Add0.IN53
A[12] => Add0.IN52
A[13] => Add0.IN51
A[14] => Add0.IN50
A[15] => Add0.IN49
A[16] => Add0.IN48
A[17] => Add0.IN47
A[18] => Add0.IN46
A[19] => Add0.IN45
A[20] => Add0.IN44
A[21] => Add0.IN43
A[22] => Add0.IN42
A[23] => Add0.IN41
A[24] => Add0.IN40
A[25] => Add0.IN39
A[26] => Add0.IN38
A[27] => Add0.IN37
A[28] => Add0.IN36
A[29] => Add0.IN35
A[30] => Add0.IN34
A[31] => Add0.IN33
B[0] => Add0.IN32
B[1] => Add0.IN31
B[2] => Add0.IN30
B[3] => Add0.IN29
B[4] => Add0.IN28
B[5] => Add0.IN27
B[6] => Add0.IN26
B[7] => Add0.IN25
B[8] => Add0.IN24
B[9] => Add0.IN23
B[10] => Add0.IN22
B[11] => Add0.IN21
B[12] => Add0.IN20
B[13] => Add0.IN19
B[14] => Add0.IN18
B[15] => Add0.IN17
B[16] => Add0.IN16
B[17] => Add0.IN15
B[18] => Add0.IN14
B[19] => Add0.IN13
B[20] => Add0.IN12
B[21] => Add0.IN11
B[22] => Add0.IN10
B[23] => Add0.IN9
B[24] => Add0.IN8
B[25] => Add0.IN7
B[26] => Add0.IN6
B[27] => Add0.IN5
B[28] => Add0.IN4
B[29] => Add0.IN3
B[30] => Add0.IN2
B[31] => Add0.IN1
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
symbol <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|zhong|mux1:inst13
mux1_sel[0] => Equal3.IN3
mux1_sel[0] => Equal2.IN3
mux1_sel[0] => Equal1.IN3
mux1_sel[0] => Equal0.IN3
mux1_sel[1] => Equal3.IN2
mux1_sel[1] => Equal2.IN2
mux1_sel[1] => Equal1.IN2
mux1_sel[1] => Equal0.IN2
data1[0] => data~127.DATAB
data1[1] => data~126.DATAB
data1[2] => data~125.DATAB
data1[3] => data~124.DATAB
data1[4] => data~123.DATAB
data1[5] => data~122.DATAB
data1[6] => data~121.DATAB
data1[7] => data~120.DATAB
data1[8] => data~119.DATAB
data1[9] => data~118.DATAB
data1[10] => data~117.DATAB
data1[11] => data~116.DATAB
data1[12] => data~115.DATAB
data1[13] => data~114.DATAB
data1[14] => data~113.DATAB
data1[15] => data~112.DATAB
data1[16] => data~111.DATAB
data1[17] => data~110.DATAB
data1[18] => data~109.DATAB
data1[19] => data~108.DATAB
data1[20] => data~107.DATAB
data1[21] => data~106.DATAB
data1[22] => data~105.DATAB
data1[23] => data~104.DATAB
data1[24] => data~103.DATAB
data1[25] => data~102.DATAB
data1[26] => data~101.DATAB
data1[27] => data~100.DATAB
data1[28] => data~99.DATAB
data1[29] => data~98.DATAB
data1[30] => data~97.DATAB
data1[31] => data~96.DATAB
data2[0] => data~95.DATAB
data2[1] => data~94.DATAB
data2[2] => data~93.DATAB
data2[3] => data~92.DATAB
data2[4] => data~91.DATAB
data2[5] => data~90.DATAB
data2[6] => data~89.DATAB
data2[7] => data~88.DATAB
data2[8] => data~87.DATAB
data2[9] => data~86.DATAB
data2[10] => data~85.DATAB
data2[11] => data~84.DATAB
data2[12] => data~83.DATAB
data2[13] => data~82.DATAB
data2[14] => data~81.DATAB
data2[15] => data~80.DATAB
data2[16] => data~79.DATAB
data2[17] => data~78.DATAB
data2[18] => data~77.DATAB
data2[19] => data~76.DATAB
data2[20] => data~75.DATAB
data2[21] => data~74.DATAB
data2[22] => data~73.DATAB
data2[23] => data~72.DATAB
data2[24] => data~71.DATAB
data2[25] => data~70.DATAB
data2[26] => data~69.DATAB
data2[27] => data~68.DATAB
data2[28] => data~67.DATAB
data2[29] => data~66.DATAB
data2[30] => data~65.DATAB
data2[31] => data~64.DATAB
data3[0] => data~63.DATAB
data3[1] => data~62.DATAB
data3[2] => data~61.DATAB
data3[3] => data~60.DATAB
data3[4] => data~59.DATAB
data3[5] => data~58.DATAB
data3[6] => data~57.DATAB
data3[7] => data~56.DATAB
data3[8] => data~55.DATAB
data3[9] => data~54.DATAB
data3[10] => data~53.DATAB
data3[11] => data~52.DATAB
data3[12] => data~51.DATAB
data3[13] => data~50.DATAB
data3[14] => data~49.DATAB
data3[15] => data~48.DATAB
data3[16] => data~47.DATAB
data3[17] => data~46.DATAB
data3[18] => data~45.DATAB
data3[19] => data~44.DATAB
data3[20] => data~43.DATAB
data3[21] => data~42.DATAB
data3[22] => data~41.DATAB
data3[23] => data~40.DATAB
data3[24] => data~39.DATAB
data3[25] => data~38.DATAB
data3[26] => data~37.DATAB
data3[27] => data~36.DATAB
data3[28] => data~35.DATAB
data3[29] => data~34.DATAB
data3[30] => data~33.DATAB
data3[31] => data~32.DATAB
data4[0] => data~31.DATAB
data4[1] => data~30.DATAB
data4[2] => data~29.DATAB
data4[3] => data~28.DATAB
data4[4] => data~27.DATAB
data4[5] => data~26.DATAB
data4[6] => data~25.DATAB
data4[7] => data~24.DATAB
data4[8] => data~23.DATAB
data4[9] => data~22.DATAB
data4[10] => data~21.DATAB
data4[11] => data~20.DATAB
data4[12] => data~19.DATAB
data4[13] => data~18.DATAB
data4[14] => data~17.DATAB
data4[15] => data~16.DATAB
data4[16] => data~15.DATAB
data4[17] => data~14.DATAB
data4[18] => data~13.DATAB
data4[19] => data~12.DATAB
data4[20] => data~11.DATAB
data4[21] => data~10.DATAB
data4[22] => data~9.DATAB
data4[23] => data~8.DATAB
data4[24] => data~7.DATAB
data4[25] => data~6.DATAB
data4[26] => data~5.DATAB
data4[27] => data~4.DATAB
data4[28] => data~3.DATAB
data4[29] => data~2.DATAB
data4[30] => data~1.DATAB
data4[31] => data~0.DATAB
data[0] <= data~127.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~126.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~125.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~124.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~123.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data~122.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data~121.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data~120.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data~119.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data~118.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data~117.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data~116.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data~115.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data~114.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data~113.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data~112.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data~111.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data~110.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data~109.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data~108.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data~107.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data~106.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data~105.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data~104.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data~103.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data~102.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data~101.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data~100.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data~99.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data~98.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data~97.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data~96.DB_MAX_OUTPUT_PORT_TYPE


|zhong|register_set:inst1
clk => reg[15][31].CLK
clk => reg[15][30].CLK
clk => reg[15][29].CLK
clk => reg[15][28].CLK
clk => reg[15][27].CLK
clk => reg[15][26].CLK
clk => reg[15][25].CLK
clk => reg[15][24].CLK
clk => reg[15][23].CLK
clk => reg[15][22].CLK
clk => reg[15][21].CLK
clk => reg[15][20].CLK
clk => reg[15][19].CLK
clk => reg[15][18].CLK
clk => reg[15][17].CLK
clk => reg[15][16].CLK
clk => reg[15][15].CLK
clk => reg[15][14].CLK
clk => reg[15][13].CLK
clk => reg[15][12].CLK
clk => reg[15][11].CLK
clk => reg[15][10].CLK
clk => reg[15][9].CLK
clk => reg[15][8].CLK
clk => reg[15][7].CLK
clk => reg[15][6].CLK
clk => reg[15][5].CLK
clk => reg[15][4].CLK
clk => reg[15][3].CLK
clk => reg[15][2].CLK
clk => reg[15][1].CLK
clk => reg[15][0].CLK
clk => reg[14][31].CLK
clk => reg[14][30].CLK
clk => reg[14][29].CLK
clk => reg[14][28].CLK
clk => reg[14][27].CLK
clk => reg[14][26].CLK
clk => reg[14][25].CLK
clk => reg[14][24].CLK
clk => reg[14][23].CLK
clk => reg[14][22].CLK
clk => reg[14][21].CLK
clk => reg[14][20].CLK
clk => reg[14][19].CLK
clk => reg[14][18].CLK
clk => reg[14][17].CLK
clk => reg[14][16].CLK
clk => reg[14][15].CLK
clk => reg[14][14].CLK
clk => reg[14][13].CLK
clk => reg[14][12].CLK
clk => reg[14][11].CLK
clk => reg[14][10].CLK
clk => reg[14][9].CLK
clk => reg[14][8].CLK
clk => reg[14][7].CLK
clk => reg[14][6].CLK
clk => reg[14][5].CLK
clk => reg[14][4].CLK
clk => reg[14][3].CLK
clk => reg[14][2].CLK
clk => reg[14][1].CLK
clk => reg[14][0].CLK
clk => reg[13][31].CLK
clk => reg[13][30].CLK
clk => reg[13][29].CLK
clk => reg[13][28].CLK
clk => reg[13][27].CLK
clk => reg[13][26].CLK
clk => reg[13][25].CLK
clk => reg[13][24].CLK
clk => reg[13][23].CLK
clk => reg[13][22].CLK
clk => reg[13][21].CLK
clk => reg[13][20].CLK
clk => reg[13][19].CLK
clk => reg[13][18].CLK
clk => reg[13][17].CLK
clk => reg[13][16].CLK
clk => reg[13][15].CLK
clk => reg[13][14].CLK
clk => reg[13][13].CLK
clk => reg[13][12].CLK
clk => reg[13][11].CLK
clk => reg[13][10].CLK
clk => reg[13][9].CLK
clk => reg[13][8].CLK
clk => reg[13][7].CLK
clk => reg[13][6].CLK
clk => reg[13][5].CLK
clk => reg[13][4].CLK
clk => reg[13][3].CLK
clk => reg[13][2].CLK
clk => reg[13][1].CLK
clk => reg[13][0].CLK
clk => reg[12][31].CLK
clk => reg[12][30].CLK
clk => reg[12][29].CLK
clk => reg[12][28].CLK
clk => reg[12][27].CLK
clk => reg[12][26].CLK
clk => reg[12][25].CLK
clk => reg[12][24].CLK
clk => reg[12][23].CLK
clk => reg[12][22].CLK
clk => reg[12][21].CLK
clk => reg[12][20].CLK
clk => reg[12][19].CLK
clk => reg[12][18].CLK
clk => reg[12][17].CLK
clk => reg[12][16].CLK
clk => reg[12][15].CLK
clk => reg[12][14].CLK
clk => reg[12][13].CLK
clk => reg[12][12].CLK
clk => reg[12][11].CLK
clk => reg[12][10].CLK
clk => reg[12][9].CLK
clk => reg[12][8].CLK
clk => reg[12][7].CLK
clk => reg[12][6].CLK
clk => reg[12][5].CLK
clk => reg[12][4].CLK
clk => reg[12][3].CLK
clk => reg[12][2].CLK
clk => reg[12][1].CLK
clk => reg[12][0].CLK
clk => reg[11][31].CLK
clk => reg[11][30].CLK
clk => reg[11][29].CLK
clk => reg[11][28].CLK
clk => reg[11][27].CLK
clk => reg[11][26].CLK
clk => reg[11][25].CLK
clk => reg[11][24].CLK
clk => reg[11][23].CLK
clk => reg[11][22].CLK
clk => reg[11][21].CLK
clk => reg[11][20].CLK
clk => reg[11][19].CLK
clk => reg[11][18].CLK
clk => reg[11][17].CLK
clk => reg[11][16].CLK
clk => reg[11][15].CLK
clk => reg[11][14].CLK
clk => reg[11][13].CLK
clk => reg[11][12].CLK
clk => reg[11][11].CLK
clk => reg[11][10].CLK
clk => reg[11][9].CLK
clk => reg[11][8].CLK
clk => reg[11][7].CLK
clk => reg[11][6].CLK
clk => reg[11][5].CLK
clk => reg[11][4].CLK
clk => reg[11][3].CLK
clk => reg[11][2].CLK
clk => reg[11][1].CLK
clk => reg[11][0].CLK
clk => reg[10][31].CLK
clk => reg[10][30].CLK
clk => reg[10][29].CLK
clk => reg[10][28].CLK
clk => reg[10][27].CLK
clk => reg[10][26].CLK
clk => reg[10][25].CLK
clk => reg[10][24].CLK
clk => reg[10][23].CLK
clk => reg[10][22].CLK
clk => reg[10][21].CLK
clk => reg[10][20].CLK
clk => reg[10][19].CLK
clk => reg[10][18].CLK
clk => reg[10][17].CLK
clk => reg[10][16].CLK
clk => reg[10][15].CLK
clk => reg[10][14].CLK
clk => reg[10][13].CLK
clk => reg[10][12].CLK
clk => reg[10][11].CLK
clk => reg[10][10].CLK
clk => reg[10][9].CLK
clk => reg[10][8].CLK
clk => reg[10][7].CLK
clk => reg[10][6].CLK
clk => reg[10][5].CLK
clk => reg[10][4].CLK
clk => reg[10][3].CLK
clk => reg[10][2].CLK
clk => reg[10][1].CLK
clk => reg[10][0].CLK
clk => reg[9][31].CLK
clk => reg[9][30].CLK
clk => reg[9][29].CLK
clk => reg[9][28].CLK
clk => reg[9][27].CLK
clk => reg[9][26].CLK
clk => reg[9][25].CLK
clk => reg[9][24].CLK
clk => reg[9][23].CLK
clk => reg[9][22].CLK
clk => reg[9][21].CLK
clk => reg[9][20].CLK
clk => reg[9][19].CLK
clk => reg[9][18].CLK
clk => reg[9][17].CLK
clk => reg[9][16].CLK
clk => reg[9][15].CLK
clk => reg[9][14].CLK
clk => reg[9][13].CLK
clk => reg[9][12].CLK
clk => reg[9][11].CLK
clk => reg[9][10].CLK
clk => reg[9][9].CLK
clk => reg[9][8].CLK
clk => reg[9][7].CLK
clk => reg[9][6].CLK
clk => reg[9][5].CLK
clk => reg[9][4].CLK
clk => reg[9][3].CLK
clk => reg[9][2].CLK
clk => reg[9][1].CLK
clk => reg[9][0].CLK
clk => reg[8][31].CLK
clk => reg[8][30].CLK
clk => reg[8][29].CLK
clk => reg[8][28].CLK
clk => reg[8][27].CLK
clk => reg[8][26].CLK
clk => reg[8][25].CLK
clk => reg[8][24].CLK
clk => reg[8][23].CLK
clk => reg[8][22].CLK
clk => reg[8][21].CLK
clk => reg[8][20].CLK
clk => reg[8][19].CLK
clk => reg[8][18].CLK
clk => reg[8][17].CLK
clk => reg[8][16].CLK
clk => reg[8][15].CLK
clk => reg[8][14].CLK
clk => reg[8][13].CLK
clk => reg[8][12].CLK
clk => reg[8][11].CLK
clk => reg[8][10].CLK
clk => reg[8][9].CLK
clk => reg[8][8].CLK
clk => reg[8][7].CLK
clk => reg[8][6].CLK
clk => reg[8][5].CLK
clk => reg[8][4].CLK
clk => reg[8][3].CLK
clk => reg[8][2].CLK
clk => reg[8][1].CLK
clk => reg[8][0].CLK
clk => reg[7][31].CLK
clk => reg[7][30].CLK
clk => reg[7][29].CLK
clk => reg[7][28].CLK
clk => reg[7][27].CLK
clk => reg[7][26].CLK
clk => reg[7][25].CLK
clk => reg[7][24].CLK
clk => reg[7][23].CLK
clk => reg[7][22].CLK
clk => reg[7][21].CLK
clk => reg[7][20].CLK
clk => reg[7][19].CLK
clk => reg[7][18].CLK
clk => reg[7][17].CLK
clk => reg[7][16].CLK
clk => reg[7][15].CLK
clk => reg[7][14].CLK
clk => reg[7][13].CLK
clk => reg[7][12].CLK
clk => reg[7][11].CLK
clk => reg[7][10].CLK
clk => reg[7][9].CLK
clk => reg[7][8].CLK
clk => reg[7][7].CLK
clk => reg[7][6].CLK
clk => reg[7][5].CLK
clk => reg[7][4].CLK
clk => reg[7][3].CLK
clk => reg[7][2].CLK
clk => reg[7][1].CLK
clk => reg[7][0].CLK
clk => reg[6][31].CLK
clk => reg[6][30].CLK
clk => reg[6][29].CLK
clk => reg[6][28].CLK
clk => reg[6][27].CLK
clk => reg[6][26].CLK
clk => reg[6][25].CLK
clk => reg[6][24].CLK
clk => reg[6][23].CLK
clk => reg[6][22].CLK
clk => reg[6][21].CLK
clk => reg[6][20].CLK
clk => reg[6][19].CLK
clk => reg[6][18].CLK
clk => reg[6][17].CLK
clk => reg[6][16].CLK
clk => reg[6][15].CLK
clk => reg[6][14].CLK
clk => reg[6][13].CLK
clk => reg[6][12].CLK
clk => reg[6][11].CLK
clk => reg[6][10].CLK
clk => reg[6][9].CLK
clk => reg[6][8].CLK
clk => reg[6][7].CLK
clk => reg[6][6].CLK
clk => reg[6][5].CLK
clk => reg[6][4].CLK
clk => reg[6][3].CLK
clk => reg[6][2].CLK
clk => reg[6][1].CLK
clk => reg[6][0].CLK
clk => reg[5][31].CLK
clk => reg[5][30].CLK
clk => reg[5][29].CLK
clk => reg[5][28].CLK
clk => reg[5][27].CLK
clk => reg[5][26].CLK
clk => reg[5][25].CLK
clk => reg[5][24].CLK
clk => reg[5][23].CLK
clk => reg[5][22].CLK
clk => reg[5][21].CLK
clk => reg[5][20].CLK
clk => reg[5][19].CLK
clk => reg[5][18].CLK
clk => reg[5][17].CLK
clk => reg[5][16].CLK
clk => reg[5][15].CLK
clk => reg[5][14].CLK
clk => reg[5][13].CLK
clk => reg[5][12].CLK
clk => reg[5][11].CLK
clk => reg[5][10].CLK
clk => reg[5][9].CLK
clk => reg[5][8].CLK
clk => reg[5][7].CLK
clk => reg[5][6].CLK
clk => reg[5][5].CLK
clk => reg[5][4].CLK
clk => reg[5][3].CLK
clk => reg[5][2].CLK
clk => reg[5][1].CLK
clk => reg[5][0].CLK
clk => reg[4][31].CLK
clk => reg[4][30].CLK
clk => reg[4][29].CLK
clk => reg[4][28].CLK
clk => reg[4][27].CLK
clk => reg[4][26].CLK
clk => reg[4][25].CLK
clk => reg[4][24].CLK
clk => reg[4][23].CLK
clk => reg[4][22].CLK
clk => reg[4][21].CLK
clk => reg[4][20].CLK
clk => reg[4][19].CLK
clk => reg[4][18].CLK
clk => reg[4][17].CLK
clk => reg[4][16].CLK
clk => reg[4][15].CLK
clk => reg[4][14].CLK
clk => reg[4][13].CLK
clk => reg[4][12].CLK
clk => reg[4][11].CLK
clk => reg[4][10].CLK
clk => reg[4][9].CLK
clk => reg[4][8].CLK
clk => reg[4][7].CLK
clk => reg[4][6].CLK
clk => reg[4][5].CLK
clk => reg[4][4].CLK
clk => reg[4][3].CLK
clk => reg[4][2].CLK
clk => reg[4][1].CLK
clk => reg[4][0].CLK
clk => reg[3][31].CLK
clk => reg[3][30].CLK
clk => reg[3][29].CLK
clk => reg[3][28].CLK
clk => reg[3][27].CLK
clk => reg[3][26].CLK
clk => reg[3][25].CLK
clk => reg[3][24].CLK
clk => reg[3][23].CLK
clk => reg[3][22].CLK
clk => reg[3][21].CLK
clk => reg[3][20].CLK
clk => reg[3][19].CLK
clk => reg[3][18].CLK
clk => reg[3][17].CLK
clk => reg[3][16].CLK
clk => reg[3][15].CLK
clk => reg[3][14].CLK
clk => reg[3][13].CLK
clk => reg[3][12].CLK
clk => reg[3][11].CLK
clk => reg[3][10].CLK
clk => reg[3][9].CLK
clk => reg[3][8].CLK
clk => reg[3][7].CLK
clk => reg[3][6].CLK
clk => reg[3][5].CLK
clk => reg[3][4].CLK
clk => reg[3][3].CLK
clk => reg[3][2].CLK
clk => reg[3][1].CLK
clk => reg[3][0].CLK
clk => reg[2][31].CLK
clk => reg[2][30].CLK
clk => reg[2][29].CLK
clk => reg[2][28].CLK
clk => reg[2][27].CLK
clk => reg[2][26].CLK
clk => reg[2][25].CLK
clk => reg[2][24].CLK
clk => reg[2][23].CLK
clk => reg[2][22].CLK
clk => reg[2][21].CLK
clk => reg[2][20].CLK
clk => reg[2][19].CLK
clk => reg[2][18].CLK
clk => reg[2][17].CLK
clk => reg[2][16].CLK
clk => reg[2][15].CLK
clk => reg[2][14].CLK
clk => reg[2][13].CLK
clk => reg[2][12].CLK
clk => reg[2][11].CLK
clk => reg[2][10].CLK
clk => reg[2][9].CLK
clk => reg[2][8].CLK
clk => reg[2][7].CLK
clk => reg[2][6].CLK
clk => reg[2][5].CLK
clk => reg[2][4].CLK
clk => reg[2][3].CLK
clk => reg[2][2].CLK
clk => reg[2][1].CLK
clk => reg[2][0].CLK
clk => reg[1][31].CLK
clk => reg[1][30].CLK
clk => reg[1][29].CLK
clk => reg[1][28].CLK
clk => reg[1][27].CLK
clk => reg[1][26].CLK
clk => reg[1][25].CLK
clk => reg[1][24].CLK
clk => reg[1][23].CLK
clk => reg[1][22].CLK
clk => reg[1][21].CLK
clk => reg[1][20].CLK
clk => reg[1][19].CLK
clk => reg[1][18].CLK
clk => reg[1][17].CLK
clk => reg[1][16].CLK
clk => reg[1][15].CLK
clk => reg[1][14].CLK
clk => reg[1][13].CLK
clk => reg[1][12].CLK
clk => reg[1][11].CLK
clk => reg[1][10].CLK
clk => reg[1][9].CLK
clk => reg[1][8].CLK
clk => reg[1][7].CLK
clk => reg[1][6].CLK
clk => reg[1][5].CLK
clk => reg[1][4].CLK
clk => reg[1][3].CLK
clk => reg[1][2].CLK
clk => reg[1][1].CLK
clk => reg[1][0].CLK
clk => reg[0][31].CLK
clk => reg[0][30].CLK
clk => reg[0][29].CLK
clk => reg[0][28].CLK
clk => reg[0][27].CLK
clk => reg[0][26].CLK
clk => reg[0][25].CLK
clk => reg[0][24].CLK
clk => reg[0][23].CLK
clk => reg[0][22].CLK
clk => reg[0][21].CLK
clk => reg[0][20].CLK
clk => reg[0][19].CLK
clk => reg[0][18].CLK
clk => reg[0][17].CLK
clk => reg[0][16].CLK
clk => reg[0][15].CLK
clk => reg[0][14].CLK
clk => reg[0][13].CLK
clk => reg[0][12].CLK
clk => reg[0][11].CLK
clk => reg[0][10].CLK
clk => reg[0][9].CLK
clk => reg[0][8].CLK
clk => reg[0][7].CLK
clk => reg[0][6].CLK
clk => reg[0][5].CLK
clk => reg[0][4].CLK
clk => reg[0][3].CLK
clk => reg[0][2].CLK
clk => reg[0][1].CLK
clk => reg[0][0].CLK
reset => reg[15][31].ACLR
reset => reg[15][30].ACLR
reset => reg[15][29].ACLR
reset => reg[15][28].ACLR
reset => reg[15][27].ACLR
reset => reg[15][26].ACLR
reset => reg[15][25].ACLR
reset => reg[15][24].ACLR
reset => reg[15][23].ACLR
reset => reg[15][22].ACLR
reset => reg[15][21].ACLR
reset => reg[15][20].ACLR
reset => reg[15][19].ACLR
reset => reg[15][18].ACLR
reset => reg[15][17].ACLR
reset => reg[15][16].ACLR
reset => reg[15][15].ACLR
reset => reg[15][14].ACLR
reset => reg[15][13].ACLR
reset => reg[15][12].ACLR
reset => reg[15][11].ACLR
reset => reg[15][10].ACLR
reset => reg[15][9].ACLR
reset => reg[15][8].ACLR
reset => reg[15][7].ACLR
reset => reg[15][6].ACLR
reset => reg[15][5].ACLR
reset => reg[15][4].ACLR
reset => reg[15][3].ACLR
reset => reg[15][2].ACLR
reset => reg[15][1].ACLR
reset => reg[15][0].ACLR
reset => reg[14][31].ACLR
reset => reg[14][30].ACLR
reset => reg[14][29].ACLR
reset => reg[14][28].ACLR
reset => reg[14][27].ACLR
reset => reg[14][26].ACLR
reset => reg[14][25].ACLR
reset => reg[14][24].ACLR
reset => reg[14][23].ACLR
reset => reg[14][22].ACLR
reset => reg[14][21].ACLR
reset => reg[14][20].ACLR
reset => reg[14][19].ACLR
reset => reg[14][18].ACLR
reset => reg[14][17].ACLR
reset => reg[14][16].ACLR
reset => reg[14][15].ACLR
reset => reg[14][14].ACLR
reset => reg[14][13].ACLR
reset => reg[14][12].ACLR
reset => reg[14][11].ACLR
reset => reg[14][10].ACLR
reset => reg[14][9].ACLR
reset => reg[14][8].ACLR
reset => reg[14][7].ACLR
reset => reg[14][6].ACLR
reset => reg[14][5].ACLR
reset => reg[14][4].ACLR
reset => reg[14][3].ACLR
reset => reg[14][2].ACLR
reset => reg[14][1].ACLR
reset => reg[14][0].ACLR
reset => reg[13][31].ACLR
reset => reg[13][30].ACLR
reset => reg[13][29].ACLR
reset => reg[13][28].ACLR
reset => reg[13][27].ACLR
reset => reg[13][26].ACLR
reset => reg[13][25].ACLR
reset => reg[13][24].ACLR
reset => reg[13][23].ACLR
reset => reg[13][22].ACLR
reset => reg[13][21].ACLR
reset => reg[13][20].ACLR
reset => reg[13][19].ACLR
reset => reg[13][18].ACLR
reset => reg[13][17].ACLR
reset => reg[13][16].ACLR
reset => reg[13][15].ACLR
reset => reg[13][14].ACLR
reset => reg[13][13].ACLR
reset => reg[13][12].ACLR
reset => reg[13][11].ACLR
reset => reg[13][10].ACLR
reset => reg[13][9].ACLR
reset => reg[13][8].ACLR
reset => reg[13][7].ACLR
reset => reg[13][6].ACLR
reset => reg[13][5].ACLR
reset => reg[13][4].ACLR
reset => reg[13][3].ACLR
reset => reg[13][2].PRESET
reset => reg[13][1].PRESET
reset => reg[13][0].ACLR
reset => reg[12][31].ACLR
reset => reg[12][30].ACLR
reset => reg[12][29].ACLR
reset => reg[12][28].ACLR
reset => reg[12][27].ACLR
reset => reg[12][26].ACLR
reset => reg[12][25].ACLR
reset => reg[12][24].ACLR
reset => reg[12][23].ACLR
reset => reg[12][22].ACLR
reset => reg[12][21].ACLR
reset => reg[12][20].ACLR
reset => reg[12][19].ACLR
reset => reg[12][18].ACLR
reset => reg[12][17].ACLR
reset => reg[12][16].ACLR
reset => reg[12][15].ACLR
reset => reg[12][14].ACLR
reset => reg[12][13].ACLR
reset => reg[12][12].ACLR
reset => reg[12][11].ACLR
reset => reg[12][10].ACLR
reset => reg[12][9].ACLR
reset => reg[12][8].ACLR
reset => reg[12][7].ACLR
reset => reg[12][6].ACLR
reset => reg[12][5].ACLR
reset => reg[12][4].ACLR
reset => reg[12][3].ACLR
reset => reg[12][2].ACLR
reset => reg[12][1].PRESET
reset => reg[12][0].PRESET
reset => reg[11][31].ACLR
reset => reg[11][30].ACLR
reset => reg[11][29].ACLR
reset => reg[11][28].ACLR
reset => reg[11][27].ACLR
reset => reg[11][26].ACLR
reset => reg[11][25].ACLR
reset => reg[11][24].ACLR
reset => reg[11][23].ACLR
reset => reg[11][22].ACLR
reset => reg[11][21].ACLR
reset => reg[11][20].ACLR
reset => reg[11][19].ACLR
reset => reg[11][18].ACLR
reset => reg[11][17].ACLR
reset => reg[11][16].ACLR
reset => reg[11][15].ACLR
reset => reg[11][14].ACLR
reset => reg[11][13].ACLR
reset => reg[11][12].ACLR
reset => reg[11][11].ACLR
reset => reg[11][10].ACLR
reset => reg[11][9].ACLR
reset => reg[11][8].ACLR
reset => reg[11][7].ACLR
reset => reg[11][6].ACLR
reset => reg[11][5].ACLR
reset => reg[11][4].ACLR
reset => reg[11][3].ACLR
reset => reg[11][2].ACLR
reset => reg[11][1].ACLR
reset => reg[11][0].ACLR
reset => reg[10][31].ACLR
reset => reg[10][30].ACLR
reset => reg[10][29].ACLR
reset => reg[10][28].ACLR
reset => reg[10][27].ACLR
reset => reg[10][26].ACLR
reset => reg[10][25].ACLR
reset => reg[10][24].ACLR
reset => reg[10][23].ACLR
reset => reg[10][22].ACLR
reset => reg[10][21].ACLR
reset => reg[10][20].ACLR
reset => reg[10][19].ACLR
reset => reg[10][18].ACLR
reset => reg[10][17].ACLR
reset => reg[10][16].ACLR
reset => reg[10][15].ACLR
reset => reg[10][14].ACLR
reset => reg[10][13].ACLR
reset => reg[10][12].ACLR
reset => reg[10][11].ACLR
reset => reg[10][10].ACLR
reset => reg[10][9].ACLR
reset => reg[10][8].ACLR
reset => reg[10][7].ACLR
reset => reg[10][6].ACLR
reset => reg[10][5].PRESET
reset => reg[10][4].PRESET
reset => reg[10][3].PRESET
reset => reg[10][2].PRESET
reset => reg[10][1].ACLR
reset => reg[10][0].ACLR
reset => reg[9][31].ACLR
reset => reg[9][30].ACLR
reset => reg[9][29].ACLR
reset => reg[9][28].ACLR
reset => reg[9][27].ACLR
reset => reg[9][26].ACLR
reset => reg[9][25].ACLR
reset => reg[9][24].ACLR
reset => reg[9][23].ACLR
reset => reg[9][22].ACLR
reset => reg[9][21].ACLR
reset => reg[9][20].ACLR
reset => reg[9][19].ACLR
reset => reg[9][18].ACLR
reset => reg[9][17].ACLR
reset => reg[9][16].ACLR
reset => reg[9][15].ACLR
reset => reg[9][14].ACLR
reset => reg[9][13].ACLR
reset => reg[9][12].ACLR
reset => reg[9][11].ACLR
reset => reg[9][10].ACLR
reset => reg[9][9].ACLR
reset => reg[9][8].ACLR
reset => reg[9][7].ACLR
reset => reg[9][6].ACLR
reset => reg[9][5].PRESET
reset => reg[9][4].PRESET
reset => reg[9][3].ACLR
reset => reg[9][2].PRESET
reset => reg[9][1].ACLR
reset => reg[9][0].ACLR
reset => reg[8][31].ACLR
reset => reg[8][30].ACLR
reset => reg[8][29].ACLR
reset => reg[8][28].ACLR
reset => reg[8][27].ACLR
reset => reg[8][26].ACLR
reset => reg[8][25].ACLR
reset => reg[8][24].ACLR
reset => reg[8][23].ACLR
reset => reg[8][22].ACLR
reset => reg[8][21].ACLR
reset => reg[8][20].ACLR
reset => reg[8][19].ACLR
reset => reg[8][18].ACLR
reset => reg[8][17].ACLR
reset => reg[8][16].ACLR
reset => reg[8][15].ACLR
reset => reg[8][14].ACLR
reset => reg[8][13].ACLR
reset => reg[8][12].ACLR
reset => reg[8][11].ACLR
reset => reg[8][10].ACLR
reset => reg[8][9].ACLR
reset => reg[8][8].ACLR
reset => reg[8][7].ACLR
reset => reg[8][6].ACLR
reset => reg[8][5].ACLR
reset => reg[8][4].PRESET
reset => reg[8][3].ACLR
reset => reg[8][2].ACLR
reset => reg[8][1].ACLR
reset => reg[8][0].ACLR
reset => reg[7][31].ACLR
reset => reg[7][30].ACLR
reset => reg[7][29].ACLR
reset => reg[7][28].ACLR
reset => reg[7][27].ACLR
reset => reg[7][26].ACLR
reset => reg[7][25].ACLR
reset => reg[7][24].ACLR
reset => reg[7][23].ACLR
reset => reg[7][22].ACLR
reset => reg[7][21].ACLR
reset => reg[7][20].ACLR
reset => reg[7][19].ACLR
reset => reg[7][18].ACLR
reset => reg[7][17].ACLR
reset => reg[7][16].ACLR
reset => reg[7][15].ACLR
reset => reg[7][14].ACLR
reset => reg[7][13].ACLR
reset => reg[7][12].ACLR
reset => reg[7][11].ACLR
reset => reg[7][10].ACLR
reset => reg[7][9].ACLR
reset => reg[7][8].ACLR
reset => reg[7][7].ACLR
reset => reg[7][6].ACLR
reset => reg[7][5].ACLR
reset => reg[7][4].ACLR
reset => reg[7][3].ACLR
reset => reg[7][2].ACLR
reset => reg[7][1].PRESET
reset => reg[7][0].ACLR
reset => reg[6][31].ACLR
reset => reg[6][30].ACLR
reset => reg[6][29].ACLR
reset => reg[6][28].ACLR
reset => reg[6][27].ACLR
reset => reg[6][26].ACLR
reset => reg[6][25].ACLR
reset => reg[6][24].ACLR
reset => reg[6][23].ACLR
reset => reg[6][22].ACLR
reset => reg[6][21].ACLR
reset => reg[6][20].ACLR
reset => reg[6][19].ACLR
reset => reg[6][18].ACLR
reset => reg[6][17].ACLR
reset => reg[6][16].ACLR
reset => reg[6][15].ACLR
reset => reg[6][14].ACLR
reset => reg[6][13].ACLR
reset => reg[6][12].ACLR
reset => reg[6][11].ACLR
reset => reg[6][10].ACLR
reset => reg[6][9].ACLR
reset => reg[6][8].ACLR
reset => reg[6][7].ACLR
reset => reg[6][6].ACLR
reset => reg[6][5].ACLR
reset => reg[6][4].ACLR
reset => reg[6][3].ACLR
reset => reg[6][2].ACLR
reset => reg[6][1].ACLR
reset => reg[6][0].ACLR
reset => reg[5][31].ACLR
reset => reg[5][30].ACLR
reset => reg[5][29].ACLR
reset => reg[5][28].ACLR
reset => reg[5][27].ACLR
reset => reg[5][26].ACLR
reset => reg[5][25].ACLR
reset => reg[5][24].ACLR
reset => reg[5][23].ACLR
reset => reg[5][22].ACLR
reset => reg[5][21].ACLR
reset => reg[5][20].ACLR
reset => reg[5][19].ACLR
reset => reg[5][18].ACLR
reset => reg[5][17].ACLR
reset => reg[5][16].ACLR
reset => reg[5][15].ACLR
reset => reg[5][14].ACLR
reset => reg[5][13].ACLR
reset => reg[5][12].ACLR
reset => reg[5][11].ACLR
reset => reg[5][10].ACLR
reset => reg[5][9].ACLR
reset => reg[5][8].ACLR
reset => reg[5][7].ACLR
reset => reg[5][6].ACLR
reset => reg[5][5].ACLR
reset => reg[5][4].ACLR
reset => reg[5][3].ACLR
reset => reg[5][2].ACLR
reset => reg[5][1].ACLR
reset => reg[5][0].ACLR
reset => reg[4][31].ACLR
reset => reg[4][30].ACLR
reset => reg[4][29].ACLR
reset => reg[4][28].ACLR
reset => reg[4][27].ACLR
reset => reg[4][26].ACLR
reset => reg[4][25].ACLR
reset => reg[4][24].ACLR
reset => reg[4][23].ACLR
reset => reg[4][22].ACLR
reset => reg[4][21].ACLR
reset => reg[4][20].ACLR
reset => reg[4][19].ACLR
reset => reg[4][18].ACLR
reset => reg[4][17].ACLR
reset => reg[4][16].ACLR
reset => reg[4][15].ACLR
reset => reg[4][14].ACLR
reset => reg[4][13].ACLR
reset => reg[4][12].ACLR
reset => reg[4][11].ACLR
reset => reg[4][10].ACLR
reset => reg[4][9].ACLR
reset => reg[4][8].ACLR
reset => reg[4][7].ACLR
reset => reg[4][6].ACLR
reset => reg[4][5].ACLR
reset => reg[4][4].ACLR
reset => reg[4][3].ACLR
reset => reg[4][2].ACLR
reset => reg[4][1].ACLR
reset => reg[4][0].ACLR
reset => reg[3][31].ACLR
reset => reg[3][30].ACLR
reset => reg[3][29].ACLR
reset => reg[3][28].ACLR
reset => reg[3][27].ACLR
reset => reg[3][26].ACLR
reset => reg[3][25].ACLR
reset => reg[3][24].ACLR
reset => reg[3][23].ACLR
reset => reg[3][22].ACLR
reset => reg[3][21].ACLR
reset => reg[3][20].ACLR
reset => reg[3][19].ACLR
reset => reg[3][18].ACLR
reset => reg[3][17].ACLR
reset => reg[3][16].ACLR
reset => reg[3][15].ACLR
reset => reg[3][14].ACLR
reset => reg[3][13].ACLR
reset => reg[3][12].ACLR
reset => reg[3][11].ACLR
reset => reg[3][10].ACLR
reset => reg[3][9].ACLR
reset => reg[3][8].ACLR
reset => reg[3][7].ACLR
reset => reg[3][6].ACLR
reset => reg[3][5].ACLR
reset => reg[3][4].ACLR
reset => reg[3][3].ACLR
reset => reg[3][2].ACLR
reset => reg[3][1].ACLR
reset => reg[3][0].ACLR
reset => reg[2][31].ACLR
reset => reg[2][30].ACLR
reset => reg[2][29].ACLR
reset => reg[2][28].ACLR
reset => reg[2][27].ACLR
reset => reg[2][26].ACLR
reset => reg[2][25].ACLR
reset => reg[2][24].ACLR
reset => reg[2][23].ACLR
reset => reg[2][22].ACLR
reset => reg[2][21].ACLR
reset => reg[2][20].ACLR
reset => reg[2][19].ACLR
reset => reg[2][18].ACLR
reset => reg[2][17].ACLR
reset => reg[2][16].ACLR
reset => reg[2][15].ACLR
reset => reg[2][14].ACLR
reset => reg[2][13].ACLR
reset => reg[2][12].ACLR
reset => reg[2][11].ACLR
reset => reg[2][10].ACLR
reset => reg[2][9].ACLR
reset => reg[2][8].ACLR
reset => reg[2][7].ACLR
reset => reg[2][6].ACLR
reset => reg[2][5].ACLR
reset => reg[2][4].ACLR
reset => reg[2][3].ACLR
reset => reg[2][2].ACLR
reset => reg[2][1].ACLR
reset => reg[2][0].ACLR
reset => reg[1][31].ACLR
reset => reg[1][30].ACLR
reset => reg[1][29].ACLR
reset => reg[1][28].ACLR
reset => reg[1][27].ACLR
reset => reg[1][26].ACLR
reset => reg[1][25].ACLR
reset => reg[1][24].ACLR
reset => reg[1][23].ACLR
reset => reg[1][22].ACLR
reset => reg[1][21].ACLR
reset => reg[1][20].ACLR
reset => reg[1][19].ACLR
reset => reg[1][18].ACLR
reset => reg[1][17].ACLR
reset => reg[1][16].ACLR
reset => reg[1][15].ACLR
reset => reg[1][14].ACLR
reset => reg[1][13].ACLR
reset => reg[1][12].ACLR
reset => reg[1][11].ACLR
reset => reg[1][10].ACLR
reset => reg[1][9].ACLR
reset => reg[1][8].ACLR
reset => reg[1][7].ACLR
reset => reg[1][6].ACLR
reset => reg[1][5].ACLR
reset => reg[1][4].ACLR
reset => reg[1][3].ACLR
reset => reg[1][2].ACLR
reset => reg[1][1].ACLR
reset => reg[1][0].PRESET
reset => reg[0][31].ACLR
reset => reg[0][30].ACLR
reset => reg[0][29].ACLR
reset => reg[0][28].ACLR
reset => reg[0][27].ACLR
reset => reg[0][26].ACLR
reset => reg[0][25].ACLR
reset => reg[0][24].ACLR
reset => reg[0][23].ACLR
reset => reg[0][22].ACLR
reset => reg[0][21].ACLR
reset => reg[0][20].ACLR
reset => reg[0][19].ACLR
reset => reg[0][18].ACLR
reset => reg[0][17].ACLR
reset => reg[0][16].ACLR
reset => reg[0][15].ACLR
reset => reg[0][14].ACLR
reset => reg[0][13].ACLR
reset => reg[0][12].ACLR
reset => reg[0][11].ACLR
reset => reg[0][10].ACLR
reset => reg[0][9].ACLR
reset => reg[0][8].ACLR
reset => reg[0][7].ACLR
reset => reg[0][6].ACLR
reset => reg[0][5].ACLR
reset => reg[0][4].ACLR
reset => reg[0][3].ACLR
reset => reg[0][2].ACLR
reset => reg[0][1].ACLR
reset => reg[0][0].ACLR
RegWr => reg[0][0].ENA
RegWr => reg[13][3].ENA
RegWr => reg[0][1].ENA
RegWr => reg[0][2].ENA
RegWr => reg[0][3].ENA
RegWr => reg[0][4].ENA
RegWr => reg[0][5].ENA
RegWr => reg[0][6].ENA
RegWr => reg[0][7].ENA
RegWr => reg[0][8].ENA
RegWr => reg[0][9].ENA
RegWr => reg[0][10].ENA
RegWr => reg[0][11].ENA
RegWr => reg[0][12].ENA
RegWr => reg[0][13].ENA
RegWr => reg[0][14].ENA
RegWr => reg[0][15].ENA
RegWr => reg[0][16].ENA
RegWr => reg[0][17].ENA
RegWr => reg[0][18].ENA
RegWr => reg[0][19].ENA
RegWr => reg[0][20].ENA
RegWr => reg[0][21].ENA
RegWr => reg[0][22].ENA
RegWr => reg[0][23].ENA
RegWr => reg[0][24].ENA
RegWr => reg[0][25].ENA
RegWr => reg[0][26].ENA
RegWr => reg[0][27].ENA
RegWr => reg[0][28].ENA
RegWr => reg[0][29].ENA
RegWr => reg[0][30].ENA
RegWr => reg[0][31].ENA
RegWr => reg[1][0].ENA
RegWr => reg[1][1].ENA
RegWr => reg[1][2].ENA
RegWr => reg[1][3].ENA
RegWr => reg[1][4].ENA
RegWr => reg[1][5].ENA
RegWr => reg[1][6].ENA
RegWr => reg[1][7].ENA
RegWr => reg[1][8].ENA
RegWr => reg[1][9].ENA
RegWr => reg[1][10].ENA
RegWr => reg[1][11].ENA
RegWr => reg[1][12].ENA
RegWr => reg[1][13].ENA
RegWr => reg[1][14].ENA
RegWr => reg[1][15].ENA
RegWr => reg[1][16].ENA
RegWr => reg[1][17].ENA
RegWr => reg[1][18].ENA
RegWr => reg[1][19].ENA
RegWr => reg[1][20].ENA
RegWr => reg[1][21].ENA
RegWr => reg[1][22].ENA
RegWr => reg[1][23].ENA
RegWr => reg[1][24].ENA
RegWr => reg[1][25].ENA
RegWr => reg[1][26].ENA
RegWr => reg[1][27].ENA
RegWr => reg[1][28].ENA
RegWr => reg[1][29].ENA
RegWr => reg[1][30].ENA
RegWr => reg[1][31].ENA
RegWr => reg[2][0].ENA
RegWr => reg[2][1].ENA
RegWr => reg[2][2].ENA
RegWr => reg[2][3].ENA
RegWr => reg[2][4].ENA
RegWr => reg[2][5].ENA
RegWr => reg[2][6].ENA
RegWr => reg[2][7].ENA
RegWr => reg[2][8].ENA
RegWr => reg[2][9].ENA
RegWr => reg[2][10].ENA
RegWr => reg[2][11].ENA
RegWr => reg[2][12].ENA
RegWr => reg[2][13].ENA
RegWr => reg[2][14].ENA
RegWr => reg[2][15].ENA
RegWr => reg[2][16].ENA
RegWr => reg[2][17].ENA
RegWr => reg[2][18].ENA
RegWr => reg[2][19].ENA
RegWr => reg[2][20].ENA
RegWr => reg[2][21].ENA
RegWr => reg[2][22].ENA
RegWr => reg[2][23].ENA
RegWr => reg[2][24].ENA
RegWr => reg[2][25].ENA
RegWr => reg[2][26].ENA
RegWr => reg[2][27].ENA
RegWr => reg[2][28].ENA
RegWr => reg[2][29].ENA
RegWr => reg[2][30].ENA
RegWr => reg[2][31].ENA
RegWr => reg[3][0].ENA
RegWr => reg[3][1].ENA
RegWr => reg[3][2].ENA
RegWr => reg[3][3].ENA
RegWr => reg[3][4].ENA
RegWr => reg[3][5].ENA
RegWr => reg[3][6].ENA
RegWr => reg[3][7].ENA
RegWr => reg[3][8].ENA
RegWr => reg[3][9].ENA
RegWr => reg[3][10].ENA
RegWr => reg[3][11].ENA
RegWr => reg[3][12].ENA
RegWr => reg[3][13].ENA
RegWr => reg[3][14].ENA
RegWr => reg[3][15].ENA
RegWr => reg[3][16].ENA
RegWr => reg[3][17].ENA
RegWr => reg[3][18].ENA
RegWr => reg[3][19].ENA
RegWr => reg[3][20].ENA
RegWr => reg[3][21].ENA
RegWr => reg[3][22].ENA
RegWr => reg[3][23].ENA
RegWr => reg[3][24].ENA
RegWr => reg[3][25].ENA
RegWr => reg[3][26].ENA
RegWr => reg[3][27].ENA
RegWr => reg[3][28].ENA
RegWr => reg[3][29].ENA
RegWr => reg[3][30].ENA
RegWr => reg[3][31].ENA
RegWr => reg[4][0].ENA
RegWr => reg[4][1].ENA
RegWr => reg[4][2].ENA
RegWr => reg[4][3].ENA
RegWr => reg[4][4].ENA
RegWr => reg[4][5].ENA
RegWr => reg[4][6].ENA
RegWr => reg[4][7].ENA
RegWr => reg[4][8].ENA
RegWr => reg[4][9].ENA
RegWr => reg[4][10].ENA
RegWr => reg[4][11].ENA
RegWr => reg[4][12].ENA
RegWr => reg[4][13].ENA
RegWr => reg[4][14].ENA
RegWr => reg[4][15].ENA
RegWr => reg[4][16].ENA
RegWr => reg[4][17].ENA
RegWr => reg[4][18].ENA
RegWr => reg[4][19].ENA
RegWr => reg[4][20].ENA
RegWr => reg[4][21].ENA
RegWr => reg[4][22].ENA
RegWr => reg[4][23].ENA
RegWr => reg[4][24].ENA
RegWr => reg[4][25].ENA
RegWr => reg[4][26].ENA
RegWr => reg[4][27].ENA
RegWr => reg[4][28].ENA
RegWr => reg[4][29].ENA
RegWr => reg[4][30].ENA
RegWr => reg[4][31].ENA
RegWr => reg[5][0].ENA
RegWr => reg[5][1].ENA
RegWr => reg[5][2].ENA
RegWr => reg[5][3].ENA
RegWr => reg[5][4].ENA
RegWr => reg[5][5].ENA
RegWr => reg[5][6].ENA
RegWr => reg[5][7].ENA
RegWr => reg[5][8].ENA
RegWr => reg[5][9].ENA
RegWr => reg[5][10].ENA
RegWr => reg[5][11].ENA
RegWr => reg[5][12].ENA
RegWr => reg[5][13].ENA
RegWr => reg[5][14].ENA
RegWr => reg[5][15].ENA
RegWr => reg[5][16].ENA
RegWr => reg[5][17].ENA
RegWr => reg[5][18].ENA
RegWr => reg[5][19].ENA
RegWr => reg[5][20].ENA
RegWr => reg[5][21].ENA
RegWr => reg[5][22].ENA
RegWr => reg[5][23].ENA
RegWr => reg[5][24].ENA
RegWr => reg[5][25].ENA
RegWr => reg[5][26].ENA
RegWr => reg[5][27].ENA
RegWr => reg[5][28].ENA
RegWr => reg[5][29].ENA
RegWr => reg[5][30].ENA
RegWr => reg[5][31].ENA
RegWr => reg[6][0].ENA
RegWr => reg[6][1].ENA
RegWr => reg[6][2].ENA
RegWr => reg[6][3].ENA
RegWr => reg[6][4].ENA
RegWr => reg[6][5].ENA
RegWr => reg[6][6].ENA
RegWr => reg[6][7].ENA
RegWr => reg[6][8].ENA
RegWr => reg[6][9].ENA
RegWr => reg[6][10].ENA
RegWr => reg[6][11].ENA
RegWr => reg[6][12].ENA
RegWr => reg[6][13].ENA
RegWr => reg[6][14].ENA
RegWr => reg[6][15].ENA
RegWr => reg[6][16].ENA
RegWr => reg[6][17].ENA
RegWr => reg[6][18].ENA
RegWr => reg[6][19].ENA
RegWr => reg[6][20].ENA
RegWr => reg[6][21].ENA
RegWr => reg[6][22].ENA
RegWr => reg[6][23].ENA
RegWr => reg[6][24].ENA
RegWr => reg[6][25].ENA
RegWr => reg[6][26].ENA
RegWr => reg[6][27].ENA
RegWr => reg[6][28].ENA
RegWr => reg[6][29].ENA
RegWr => reg[6][30].ENA
RegWr => reg[6][31].ENA
RegWr => reg[7][0].ENA
RegWr => reg[7][1].ENA
RegWr => reg[7][2].ENA
RegWr => reg[7][3].ENA
RegWr => reg[7][4].ENA
RegWr => reg[7][5].ENA
RegWr => reg[7][6].ENA
RegWr => reg[7][7].ENA
RegWr => reg[7][8].ENA
RegWr => reg[7][9].ENA
RegWr => reg[7][10].ENA
RegWr => reg[7][11].ENA
RegWr => reg[7][12].ENA
RegWr => reg[7][13].ENA
RegWr => reg[7][14].ENA
RegWr => reg[7][15].ENA
RegWr => reg[7][16].ENA
RegWr => reg[7][17].ENA
RegWr => reg[7][18].ENA
RegWr => reg[7][19].ENA
RegWr => reg[7][20].ENA
RegWr => reg[7][21].ENA
RegWr => reg[7][22].ENA
RegWr => reg[7][23].ENA
RegWr => reg[7][24].ENA
RegWr => reg[7][25].ENA
RegWr => reg[7][26].ENA
RegWr => reg[7][27].ENA
RegWr => reg[7][28].ENA
RegWr => reg[7][29].ENA
RegWr => reg[7][30].ENA
RegWr => reg[7][31].ENA
RegWr => reg[8][0].ENA
RegWr => reg[8][1].ENA
RegWr => reg[8][2].ENA
RegWr => reg[8][3].ENA
RegWr => reg[8][4].ENA
RegWr => reg[8][5].ENA
RegWr => reg[8][6].ENA
RegWr => reg[8][7].ENA
RegWr => reg[8][8].ENA
RegWr => reg[8][9].ENA
RegWr => reg[8][10].ENA
RegWr => reg[8][11].ENA
RegWr => reg[8][12].ENA
RegWr => reg[8][13].ENA
RegWr => reg[8][14].ENA
RegWr => reg[8][15].ENA
RegWr => reg[8][16].ENA
RegWr => reg[8][17].ENA
RegWr => reg[8][18].ENA
RegWr => reg[8][19].ENA
RegWr => reg[8][20].ENA
RegWr => reg[8][21].ENA
RegWr => reg[8][22].ENA
RegWr => reg[8][23].ENA
RegWr => reg[8][24].ENA
RegWr => reg[8][25].ENA
RegWr => reg[8][26].ENA
RegWr => reg[8][27].ENA
RegWr => reg[8][28].ENA
RegWr => reg[8][29].ENA
RegWr => reg[8][30].ENA
RegWr => reg[8][31].ENA
RegWr => reg[9][0].ENA
RegWr => reg[9][1].ENA
RegWr => reg[9][2].ENA
RegWr => reg[9][3].ENA
RegWr => reg[9][4].ENA
RegWr => reg[9][5].ENA
RegWr => reg[9][6].ENA
RegWr => reg[9][7].ENA
RegWr => reg[9][8].ENA
RegWr => reg[9][9].ENA
RegWr => reg[9][10].ENA
RegWr => reg[9][11].ENA
RegWr => reg[9][12].ENA
RegWr => reg[9][13].ENA
RegWr => reg[9][14].ENA
RegWr => reg[9][15].ENA
RegWr => reg[9][16].ENA
RegWr => reg[9][17].ENA
RegWr => reg[9][18].ENA
RegWr => reg[9][19].ENA
RegWr => reg[9][20].ENA
RegWr => reg[9][21].ENA
RegWr => reg[9][22].ENA
RegWr => reg[9][23].ENA
RegWr => reg[9][24].ENA
RegWr => reg[9][25].ENA
RegWr => reg[9][26].ENA
RegWr => reg[9][27].ENA
RegWr => reg[9][28].ENA
RegWr => reg[9][29].ENA
RegWr => reg[9][30].ENA
RegWr => reg[9][31].ENA
RegWr => reg[10][0].ENA
RegWr => reg[10][1].ENA
RegWr => reg[10][2].ENA
RegWr => reg[10][3].ENA
RegWr => reg[10][4].ENA
RegWr => reg[10][5].ENA
RegWr => reg[10][6].ENA
RegWr => reg[10][7].ENA
RegWr => reg[10][8].ENA
RegWr => reg[10][9].ENA
RegWr => reg[10][10].ENA
RegWr => reg[10][11].ENA
RegWr => reg[10][12].ENA
RegWr => reg[10][13].ENA
RegWr => reg[10][14].ENA
RegWr => reg[10][15].ENA
RegWr => reg[10][16].ENA
RegWr => reg[10][17].ENA
RegWr => reg[10][18].ENA
RegWr => reg[10][19].ENA
RegWr => reg[10][20].ENA
RegWr => reg[10][21].ENA
RegWr => reg[10][22].ENA
RegWr => reg[10][23].ENA
RegWr => reg[10][24].ENA
RegWr => reg[10][25].ENA
RegWr => reg[10][26].ENA
RegWr => reg[10][27].ENA
RegWr => reg[10][28].ENA
RegWr => reg[10][29].ENA
RegWr => reg[10][30].ENA
RegWr => reg[10][31].ENA
RegWr => reg[11][0].ENA
RegWr => reg[11][1].ENA
RegWr => reg[11][2].ENA
RegWr => reg[11][3].ENA
RegWr => reg[11][4].ENA
RegWr => reg[11][5].ENA
RegWr => reg[11][6].ENA
RegWr => reg[11][7].ENA
RegWr => reg[11][8].ENA
RegWr => reg[11][9].ENA
RegWr => reg[11][10].ENA
RegWr => reg[11][11].ENA
RegWr => reg[11][12].ENA
RegWr => reg[11][13].ENA
RegWr => reg[11][14].ENA
RegWr => reg[11][15].ENA
RegWr => reg[11][16].ENA
RegWr => reg[11][17].ENA
RegWr => reg[11][18].ENA
RegWr => reg[11][19].ENA
RegWr => reg[11][20].ENA
RegWr => reg[11][21].ENA
RegWr => reg[11][22].ENA
RegWr => reg[11][23].ENA
RegWr => reg[11][24].ENA
RegWr => reg[11][25].ENA
RegWr => reg[11][26].ENA
RegWr => reg[11][27].ENA
RegWr => reg[11][28].ENA
RegWr => reg[11][29].ENA
RegWr => reg[11][30].ENA
RegWr => reg[11][31].ENA
RegWr => reg[12][0].ENA
RegWr => reg[12][1].ENA
RegWr => reg[12][2].ENA
RegWr => reg[12][3].ENA
RegWr => reg[12][4].ENA
RegWr => reg[12][5].ENA
RegWr => reg[12][6].ENA
RegWr => reg[12][7].ENA
RegWr => reg[12][8].ENA
RegWr => reg[12][9].ENA
RegWr => reg[12][10].ENA
RegWr => reg[12][11].ENA
RegWr => reg[12][12].ENA
RegWr => reg[12][13].ENA
RegWr => reg[12][14].ENA
RegWr => reg[12][15].ENA
RegWr => reg[12][16].ENA
RegWr => reg[12][17].ENA
RegWr => reg[12][18].ENA
RegWr => reg[12][19].ENA
RegWr => reg[12][20].ENA
RegWr => reg[12][21].ENA
RegWr => reg[12][22].ENA
RegWr => reg[12][23].ENA
RegWr => reg[12][24].ENA
RegWr => reg[12][25].ENA
RegWr => reg[12][26].ENA
RegWr => reg[12][27].ENA
RegWr => reg[12][28].ENA
RegWr => reg[12][29].ENA
RegWr => reg[12][30].ENA
RegWr => reg[12][31].ENA
RegWr => reg[13][0].ENA
RegWr => reg[13][1].ENA
RegWr => reg[13][2].ENA
RegWr => reg[13][4].ENA
RegWr => reg[13][5].ENA
RegWr => reg[13][6].ENA
RegWr => reg[13][7].ENA
RegWr => reg[13][8].ENA
RegWr => reg[13][9].ENA
RegWr => reg[13][10].ENA
RegWr => reg[13][11].ENA
RegWr => reg[13][12].ENA
RegWr => reg[13][13].ENA
RegWr => reg[13][14].ENA
RegWr => reg[13][15].ENA
RegWr => reg[13][16].ENA
RegWr => reg[13][17].ENA
RegWr => reg[13][18].ENA
RegWr => reg[13][19].ENA
RegWr => reg[13][20].ENA
RegWr => reg[13][21].ENA
RegWr => reg[13][22].ENA
RegWr => reg[13][23].ENA
RegWr => reg[13][24].ENA
RegWr => reg[13][25].ENA
RegWr => reg[13][26].ENA
RegWr => reg[13][27].ENA
RegWr => reg[13][28].ENA
RegWr => reg[13][29].ENA
RegWr => reg[13][30].ENA
RegWr => reg[13][31].ENA
RegWr => reg[14][0].ENA
RegWr => reg[14][1].ENA
RegWr => reg[14][2].ENA
RegWr => reg[14][3].ENA
RegWr => reg[14][4].ENA
RegWr => reg[14][5].ENA
RegWr => reg[14][6].ENA
RegWr => reg[14][7].ENA
RegWr => reg[14][8].ENA
RegWr => reg[14][9].ENA
RegWr => reg[14][10].ENA
RegWr => reg[14][11].ENA
RegWr => reg[14][12].ENA
RegWr => reg[14][13].ENA
RegWr => reg[14][14].ENA
RegWr => reg[14][15].ENA
RegWr => reg[14][16].ENA
RegWr => reg[14][17].ENA
RegWr => reg[14][18].ENA
RegWr => reg[14][19].ENA
RegWr => reg[14][20].ENA
RegWr => reg[14][21].ENA
RegWr => reg[14][22].ENA
RegWr => reg[14][23].ENA
RegWr => reg[14][24].ENA
RegWr => reg[14][25].ENA
RegWr => reg[14][26].ENA
RegWr => reg[14][27].ENA
RegWr => reg[14][28].ENA
RegWr => reg[14][29].ENA
RegWr => reg[14][30].ENA
RegWr => reg[14][31].ENA
RegWr => reg[15][0].ENA
RegWr => reg[15][1].ENA
RegWr => reg[15][2].ENA
RegWr => reg[15][3].ENA
RegWr => reg[15][4].ENA
RegWr => reg[15][5].ENA
RegWr => reg[15][6].ENA
RegWr => reg[15][7].ENA
RegWr => reg[15][8].ENA
RegWr => reg[15][9].ENA
RegWr => reg[15][10].ENA
RegWr => reg[15][11].ENA
RegWr => reg[15][12].ENA
RegWr => reg[15][13].ENA
RegWr => reg[15][14].ENA
RegWr => reg[15][15].ENA
RegWr => reg[15][16].ENA
RegWr => reg[15][17].ENA
RegWr => reg[15][18].ENA
RegWr => reg[15][19].ENA
RegWr => reg[15][20].ENA
RegWr => reg[15][21].ENA
RegWr => reg[15][22].ENA
RegWr => reg[15][23].ENA
RegWr => reg[15][24].ENA
RegWr => reg[15][25].ENA
RegWr => reg[15][26].ENA
RegWr => reg[15][27].ENA
RegWr => reg[15][28].ENA
RegWr => reg[15][29].ENA
RegWr => reg[15][30].ENA
RegWr => reg[15][31].ENA
Ra[0] => Mux31.IN3
Ra[0] => Mux30.IN3
Ra[0] => Mux29.IN3
Ra[0] => Mux28.IN3
Ra[0] => Mux27.IN3
Ra[0] => Mux26.IN3
Ra[0] => Mux25.IN3
Ra[0] => Mux24.IN3
Ra[0] => Mux23.IN3
Ra[0] => Mux22.IN3
Ra[0] => Mux21.IN3
Ra[0] => Mux20.IN3
Ra[0] => Mux19.IN3
Ra[0] => Mux18.IN3
Ra[0] => Mux17.IN3
Ra[0] => Mux16.IN3
Ra[0] => Mux15.IN3
Ra[0] => Mux14.IN3
Ra[0] => Mux13.IN3
Ra[0] => Mux12.IN3
Ra[0] => Mux11.IN3
Ra[0] => Mux10.IN3
Ra[0] => Mux9.IN3
Ra[0] => Mux8.IN3
Ra[0] => Mux7.IN3
Ra[0] => Mux6.IN3
Ra[0] => Mux5.IN3
Ra[0] => Mux4.IN3
Ra[0] => Mux3.IN3
Ra[0] => Mux2.IN3
Ra[0] => Mux1.IN3
Ra[0] => Mux0.IN3
Ra[1] => Mux31.IN2
Ra[1] => Mux30.IN2
Ra[1] => Mux29.IN2
Ra[1] => Mux28.IN2
Ra[1] => Mux27.IN2
Ra[1] => Mux26.IN2
Ra[1] => Mux25.IN2
Ra[1] => Mux24.IN2
Ra[1] => Mux23.IN2
Ra[1] => Mux22.IN2
Ra[1] => Mux21.IN2
Ra[1] => Mux20.IN2
Ra[1] => Mux19.IN2
Ra[1] => Mux18.IN2
Ra[1] => Mux17.IN2
Ra[1] => Mux16.IN2
Ra[1] => Mux15.IN2
Ra[1] => Mux14.IN2
Ra[1] => Mux13.IN2
Ra[1] => Mux12.IN2
Ra[1] => Mux11.IN2
Ra[1] => Mux10.IN2
Ra[1] => Mux9.IN2
Ra[1] => Mux8.IN2
Ra[1] => Mux7.IN2
Ra[1] => Mux6.IN2
Ra[1] => Mux5.IN2
Ra[1] => Mux4.IN2
Ra[1] => Mux3.IN2
Ra[1] => Mux2.IN2
Ra[1] => Mux1.IN2
Ra[1] => Mux0.IN2
Ra[2] => Mux31.IN1
Ra[2] => Mux30.IN1
Ra[2] => Mux29.IN1
Ra[2] => Mux28.IN1
Ra[2] => Mux27.IN1
Ra[2] => Mux26.IN1
Ra[2] => Mux25.IN1
Ra[2] => Mux24.IN1
Ra[2] => Mux23.IN1
Ra[2] => Mux22.IN1
Ra[2] => Mux21.IN1
Ra[2] => Mux20.IN1
Ra[2] => Mux19.IN1
Ra[2] => Mux18.IN1
Ra[2] => Mux17.IN1
Ra[2] => Mux16.IN1
Ra[2] => Mux15.IN1
Ra[2] => Mux14.IN1
Ra[2] => Mux13.IN1
Ra[2] => Mux12.IN1
Ra[2] => Mux11.IN1
Ra[2] => Mux10.IN1
Ra[2] => Mux9.IN1
Ra[2] => Mux8.IN1
Ra[2] => Mux7.IN1
Ra[2] => Mux6.IN1
Ra[2] => Mux5.IN1
Ra[2] => Mux4.IN1
Ra[2] => Mux3.IN1
Ra[2] => Mux2.IN1
Ra[2] => Mux1.IN1
Ra[2] => Mux0.IN1
Ra[3] => Mux31.IN0
Ra[3] => Mux30.IN0
Ra[3] => Mux29.IN0
Ra[3] => Mux28.IN0
Ra[3] => Mux27.IN0
Ra[3] => Mux26.IN0
Ra[3] => Mux25.IN0
Ra[3] => Mux24.IN0
Ra[3] => Mux23.IN0
Ra[3] => Mux22.IN0
Ra[3] => Mux21.IN0
Ra[3] => Mux20.IN0
Ra[3] => Mux19.IN0
Ra[3] => Mux18.IN0
Ra[3] => Mux17.IN0
Ra[3] => Mux16.IN0
Ra[3] => Mux15.IN0
Ra[3] => Mux14.IN0
Ra[3] => Mux13.IN0
Ra[3] => Mux12.IN0
Ra[3] => Mux11.IN0
Ra[3] => Mux10.IN0
Ra[3] => Mux9.IN0
Ra[3] => Mux8.IN0
Ra[3] => Mux7.IN0
Ra[3] => Mux6.IN0
Ra[3] => Mux5.IN0
Ra[3] => Mux4.IN0
Ra[3] => Mux3.IN0
Ra[3] => Mux2.IN0
Ra[3] => Mux1.IN0
Ra[3] => Mux0.IN0
Ra[4] => ~NO_FANOUT~
Rb[0] => Mux63.IN3
Rb[0] => Mux62.IN3
Rb[0] => Mux61.IN3
Rb[0] => Mux60.IN3
Rb[0] => Mux59.IN3
Rb[0] => Mux58.IN3
Rb[0] => Mux57.IN3
Rb[0] => Mux56.IN3
Rb[0] => Mux55.IN3
Rb[0] => Mux54.IN3
Rb[0] => Mux53.IN3
Rb[0] => Mux52.IN3
Rb[0] => Mux51.IN3
Rb[0] => Mux50.IN3
Rb[0] => Mux49.IN3
Rb[0] => Mux48.IN3
Rb[0] => Mux47.IN3
Rb[0] => Mux46.IN3
Rb[0] => Mux45.IN3
Rb[0] => Mux44.IN3
Rb[0] => Mux43.IN3
Rb[0] => Mux42.IN3
Rb[0] => Mux41.IN3
Rb[0] => Mux40.IN3
Rb[0] => Mux39.IN3
Rb[0] => Mux38.IN3
Rb[0] => Mux37.IN3
Rb[0] => Mux36.IN3
Rb[0] => Mux35.IN3
Rb[0] => Mux34.IN3
Rb[0] => Mux33.IN3
Rb[0] => Mux32.IN3
Rb[1] => Mux63.IN2
Rb[1] => Mux62.IN2
Rb[1] => Mux61.IN2
Rb[1] => Mux60.IN2
Rb[1] => Mux59.IN2
Rb[1] => Mux58.IN2
Rb[1] => Mux57.IN2
Rb[1] => Mux56.IN2
Rb[1] => Mux55.IN2
Rb[1] => Mux54.IN2
Rb[1] => Mux53.IN2
Rb[1] => Mux52.IN2
Rb[1] => Mux51.IN2
Rb[1] => Mux50.IN2
Rb[1] => Mux49.IN2
Rb[1] => Mux48.IN2
Rb[1] => Mux47.IN2
Rb[1] => Mux46.IN2
Rb[1] => Mux45.IN2
Rb[1] => Mux44.IN2
Rb[1] => Mux43.IN2
Rb[1] => Mux42.IN2
Rb[1] => Mux41.IN2
Rb[1] => Mux40.IN2
Rb[1] => Mux39.IN2
Rb[1] => Mux38.IN2
Rb[1] => Mux37.IN2
Rb[1] => Mux36.IN2
Rb[1] => Mux35.IN2
Rb[1] => Mux34.IN2
Rb[1] => Mux33.IN2
Rb[1] => Mux32.IN2
Rb[2] => Mux63.IN1
Rb[2] => Mux62.IN1
Rb[2] => Mux61.IN1
Rb[2] => Mux60.IN1
Rb[2] => Mux59.IN1
Rb[2] => Mux58.IN1
Rb[2] => Mux57.IN1
Rb[2] => Mux56.IN1
Rb[2] => Mux55.IN1
Rb[2] => Mux54.IN1
Rb[2] => Mux53.IN1
Rb[2] => Mux52.IN1
Rb[2] => Mux51.IN1
Rb[2] => Mux50.IN1
Rb[2] => Mux49.IN1
Rb[2] => Mux48.IN1
Rb[2] => Mux47.IN1
Rb[2] => Mux46.IN1
Rb[2] => Mux45.IN1
Rb[2] => Mux44.IN1
Rb[2] => Mux43.IN1
Rb[2] => Mux42.IN1
Rb[2] => Mux41.IN1
Rb[2] => Mux40.IN1
Rb[2] => Mux39.IN1
Rb[2] => Mux38.IN1
Rb[2] => Mux37.IN1
Rb[2] => Mux36.IN1
Rb[2] => Mux35.IN1
Rb[2] => Mux34.IN1
Rb[2] => Mux33.IN1
Rb[2] => Mux32.IN1
Rb[3] => Mux63.IN0
Rb[3] => Mux62.IN0
Rb[3] => Mux61.IN0
Rb[3] => Mux60.IN0
Rb[3] => Mux59.IN0
Rb[3] => Mux58.IN0
Rb[3] => Mux57.IN0
Rb[3] => Mux56.IN0
Rb[3] => Mux55.IN0
Rb[3] => Mux54.IN0
Rb[3] => Mux53.IN0
Rb[3] => Mux52.IN0
Rb[3] => Mux51.IN0
Rb[3] => Mux50.IN0
Rb[3] => Mux49.IN0
Rb[3] => Mux48.IN0
Rb[3] => Mux47.IN0
Rb[3] => Mux46.IN0
Rb[3] => Mux45.IN0
Rb[3] => Mux44.IN0
Rb[3] => Mux43.IN0
Rb[3] => Mux42.IN0
Rb[3] => Mux41.IN0
Rb[3] => Mux40.IN0
Rb[3] => Mux39.IN0
Rb[3] => Mux38.IN0
Rb[3] => Mux37.IN0
Rb[3] => Mux36.IN0
Rb[3] => Mux35.IN0
Rb[3] => Mux34.IN0
Rb[3] => Mux33.IN0
Rb[3] => Mux32.IN0
Rb[4] => ~NO_FANOUT~
Rw[0] => Decoder0.IN3
Rw[1] => Decoder0.IN2
Rw[2] => Decoder0.IN1
Rw[3] => Decoder0.IN0
Rw[4] => ~NO_FANOUT~
busW[0] => reg~511.DATAB
busW[0] => reg~479.DATAB
busW[0] => reg~447.DATAB
busW[0] => reg~415.DATAB
busW[0] => reg~383.DATAB
busW[0] => reg~351.DATAB
busW[0] => reg~319.DATAB
busW[0] => reg~287.DATAB
busW[0] => reg~255.DATAB
busW[0] => reg~223.DATAB
busW[0] => reg~191.DATAB
busW[0] => reg~159.DATAB
busW[0] => reg~127.DATAB
busW[0] => reg~95.DATAB
busW[0] => reg~63.DATAB
busW[0] => reg~31.DATAB
busW[1] => reg~510.DATAB
busW[1] => reg~478.DATAB
busW[1] => reg~446.DATAB
busW[1] => reg~414.DATAB
busW[1] => reg~382.DATAB
busW[1] => reg~350.DATAB
busW[1] => reg~318.DATAB
busW[1] => reg~286.DATAB
busW[1] => reg~254.DATAB
busW[1] => reg~222.DATAB
busW[1] => reg~190.DATAB
busW[1] => reg~158.DATAB
busW[1] => reg~126.DATAB
busW[1] => reg~94.DATAB
busW[1] => reg~62.DATAB
busW[1] => reg~30.DATAB
busW[2] => reg~509.DATAB
busW[2] => reg~477.DATAB
busW[2] => reg~445.DATAB
busW[2] => reg~413.DATAB
busW[2] => reg~381.DATAB
busW[2] => reg~349.DATAB
busW[2] => reg~317.DATAB
busW[2] => reg~285.DATAB
busW[2] => reg~253.DATAB
busW[2] => reg~221.DATAB
busW[2] => reg~189.DATAB
busW[2] => reg~157.DATAB
busW[2] => reg~125.DATAB
busW[2] => reg~93.DATAB
busW[2] => reg~61.DATAB
busW[2] => reg~29.DATAB
busW[3] => reg~508.DATAB
busW[3] => reg~476.DATAB
busW[3] => reg~444.DATAB
busW[3] => reg~412.DATAB
busW[3] => reg~380.DATAB
busW[3] => reg~348.DATAB
busW[3] => reg~316.DATAB
busW[3] => reg~284.DATAB
busW[3] => reg~252.DATAB
busW[3] => reg~220.DATAB
busW[3] => reg~188.DATAB
busW[3] => reg~156.DATAB
busW[3] => reg~124.DATAB
busW[3] => reg~92.DATAB
busW[3] => reg~60.DATAB
busW[3] => reg~28.DATAB
busW[4] => reg~507.DATAB
busW[4] => reg~475.DATAB
busW[4] => reg~443.DATAB
busW[4] => reg~411.DATAB
busW[4] => reg~379.DATAB
busW[4] => reg~347.DATAB
busW[4] => reg~315.DATAB
busW[4] => reg~283.DATAB
busW[4] => reg~251.DATAB
busW[4] => reg~219.DATAB
busW[4] => reg~187.DATAB
busW[4] => reg~155.DATAB
busW[4] => reg~123.DATAB
busW[4] => reg~91.DATAB
busW[4] => reg~59.DATAB
busW[4] => reg~27.DATAB
busW[5] => reg~506.DATAB
busW[5] => reg~474.DATAB
busW[5] => reg~442.DATAB
busW[5] => reg~410.DATAB
busW[5] => reg~378.DATAB
busW[5] => reg~346.DATAB
busW[5] => reg~314.DATAB
busW[5] => reg~282.DATAB
busW[5] => reg~250.DATAB
busW[5] => reg~218.DATAB
busW[5] => reg~186.DATAB
busW[5] => reg~154.DATAB
busW[5] => reg~122.DATAB
busW[5] => reg~90.DATAB
busW[5] => reg~58.DATAB
busW[5] => reg~26.DATAB
busW[6] => reg~505.DATAB
busW[6] => reg~473.DATAB
busW[6] => reg~441.DATAB
busW[6] => reg~409.DATAB
busW[6] => reg~377.DATAB
busW[6] => reg~345.DATAB
busW[6] => reg~313.DATAB
busW[6] => reg~281.DATAB
busW[6] => reg~249.DATAB
busW[6] => reg~217.DATAB
busW[6] => reg~185.DATAB
busW[6] => reg~153.DATAB
busW[6] => reg~121.DATAB
busW[6] => reg~89.DATAB
busW[6] => reg~57.DATAB
busW[6] => reg~25.DATAB
busW[7] => reg~504.DATAB
busW[7] => reg~472.DATAB
busW[7] => reg~440.DATAB
busW[7] => reg~408.DATAB
busW[7] => reg~376.DATAB
busW[7] => reg~344.DATAB
busW[7] => reg~312.DATAB
busW[7] => reg~280.DATAB
busW[7] => reg~248.DATAB
busW[7] => reg~216.DATAB
busW[7] => reg~184.DATAB
busW[7] => reg~152.DATAB
busW[7] => reg~120.DATAB
busW[7] => reg~88.DATAB
busW[7] => reg~56.DATAB
busW[7] => reg~24.DATAB
busW[8] => reg~503.DATAB
busW[8] => reg~471.DATAB
busW[8] => reg~439.DATAB
busW[8] => reg~407.DATAB
busW[8] => reg~375.DATAB
busW[8] => reg~343.DATAB
busW[8] => reg~311.DATAB
busW[8] => reg~279.DATAB
busW[8] => reg~247.DATAB
busW[8] => reg~215.DATAB
busW[8] => reg~183.DATAB
busW[8] => reg~151.DATAB
busW[8] => reg~119.DATAB
busW[8] => reg~87.DATAB
busW[8] => reg~55.DATAB
busW[8] => reg~23.DATAB
busW[9] => reg~502.DATAB
busW[9] => reg~470.DATAB
busW[9] => reg~438.DATAB
busW[9] => reg~406.DATAB
busW[9] => reg~374.DATAB
busW[9] => reg~342.DATAB
busW[9] => reg~310.DATAB
busW[9] => reg~278.DATAB
busW[9] => reg~246.DATAB
busW[9] => reg~214.DATAB
busW[9] => reg~182.DATAB
busW[9] => reg~150.DATAB
busW[9] => reg~118.DATAB
busW[9] => reg~86.DATAB
busW[9] => reg~54.DATAB
busW[9] => reg~22.DATAB
busW[10] => reg~501.DATAB
busW[10] => reg~469.DATAB
busW[10] => reg~437.DATAB
busW[10] => reg~405.DATAB
busW[10] => reg~373.DATAB
busW[10] => reg~341.DATAB
busW[10] => reg~309.DATAB
busW[10] => reg~277.DATAB
busW[10] => reg~245.DATAB
busW[10] => reg~213.DATAB
busW[10] => reg~181.DATAB
busW[10] => reg~149.DATAB
busW[10] => reg~117.DATAB
busW[10] => reg~85.DATAB
busW[10] => reg~53.DATAB
busW[10] => reg~21.DATAB
busW[11] => reg~500.DATAB
busW[11] => reg~468.DATAB
busW[11] => reg~436.DATAB
busW[11] => reg~404.DATAB
busW[11] => reg~372.DATAB
busW[11] => reg~340.DATAB
busW[11] => reg~308.DATAB
busW[11] => reg~276.DATAB
busW[11] => reg~244.DATAB
busW[11] => reg~212.DATAB
busW[11] => reg~180.DATAB
busW[11] => reg~148.DATAB
busW[11] => reg~116.DATAB
busW[11] => reg~84.DATAB
busW[11] => reg~52.DATAB
busW[11] => reg~20.DATAB
busW[12] => reg~499.DATAB
busW[12] => reg~467.DATAB
busW[12] => reg~435.DATAB
busW[12] => reg~403.DATAB
busW[12] => reg~371.DATAB
busW[12] => reg~339.DATAB
busW[12] => reg~307.DATAB
busW[12] => reg~275.DATAB
busW[12] => reg~243.DATAB
busW[12] => reg~211.DATAB
busW[12] => reg~179.DATAB
busW[12] => reg~147.DATAB
busW[12] => reg~115.DATAB
busW[12] => reg~83.DATAB
busW[12] => reg~51.DATAB
busW[12] => reg~19.DATAB
busW[13] => reg~498.DATAB
busW[13] => reg~466.DATAB
busW[13] => reg~434.DATAB
busW[13] => reg~402.DATAB
busW[13] => reg~370.DATAB
busW[13] => reg~338.DATAB
busW[13] => reg~306.DATAB
busW[13] => reg~274.DATAB
busW[13] => reg~242.DATAB
busW[13] => reg~210.DATAB
busW[13] => reg~178.DATAB
busW[13] => reg~146.DATAB
busW[13] => reg~114.DATAB
busW[13] => reg~82.DATAB
busW[13] => reg~50.DATAB
busW[13] => reg~18.DATAB
busW[14] => reg~497.DATAB
busW[14] => reg~465.DATAB
busW[14] => reg~433.DATAB
busW[14] => reg~401.DATAB
busW[14] => reg~369.DATAB
busW[14] => reg~337.DATAB
busW[14] => reg~305.DATAB
busW[14] => reg~273.DATAB
busW[14] => reg~241.DATAB
busW[14] => reg~209.DATAB
busW[14] => reg~177.DATAB
busW[14] => reg~145.DATAB
busW[14] => reg~113.DATAB
busW[14] => reg~81.DATAB
busW[14] => reg~49.DATAB
busW[14] => reg~17.DATAB
busW[15] => reg~496.DATAB
busW[15] => reg~464.DATAB
busW[15] => reg~432.DATAB
busW[15] => reg~400.DATAB
busW[15] => reg~368.DATAB
busW[15] => reg~336.DATAB
busW[15] => reg~304.DATAB
busW[15] => reg~272.DATAB
busW[15] => reg~240.DATAB
busW[15] => reg~208.DATAB
busW[15] => reg~176.DATAB
busW[15] => reg~144.DATAB
busW[15] => reg~112.DATAB
busW[15] => reg~80.DATAB
busW[15] => reg~48.DATAB
busW[15] => reg~16.DATAB
busW[16] => reg~495.DATAB
busW[16] => reg~463.DATAB
busW[16] => reg~431.DATAB
busW[16] => reg~399.DATAB
busW[16] => reg~367.DATAB
busW[16] => reg~335.DATAB
busW[16] => reg~303.DATAB
busW[16] => reg~271.DATAB
busW[16] => reg~239.DATAB
busW[16] => reg~207.DATAB
busW[16] => reg~175.DATAB
busW[16] => reg~143.DATAB
busW[16] => reg~111.DATAB
busW[16] => reg~79.DATAB
busW[16] => reg~47.DATAB
busW[16] => reg~15.DATAB
busW[17] => reg~494.DATAB
busW[17] => reg~462.DATAB
busW[17] => reg~430.DATAB
busW[17] => reg~398.DATAB
busW[17] => reg~366.DATAB
busW[17] => reg~334.DATAB
busW[17] => reg~302.DATAB
busW[17] => reg~270.DATAB
busW[17] => reg~238.DATAB
busW[17] => reg~206.DATAB
busW[17] => reg~174.DATAB
busW[17] => reg~142.DATAB
busW[17] => reg~110.DATAB
busW[17] => reg~78.DATAB
busW[17] => reg~46.DATAB
busW[17] => reg~14.DATAB
busW[18] => reg~493.DATAB
busW[18] => reg~461.DATAB
busW[18] => reg~429.DATAB
busW[18] => reg~397.DATAB
busW[18] => reg~365.DATAB
busW[18] => reg~333.DATAB
busW[18] => reg~301.DATAB
busW[18] => reg~269.DATAB
busW[18] => reg~237.DATAB
busW[18] => reg~205.DATAB
busW[18] => reg~173.DATAB
busW[18] => reg~141.DATAB
busW[18] => reg~109.DATAB
busW[18] => reg~77.DATAB
busW[18] => reg~45.DATAB
busW[18] => reg~13.DATAB
busW[19] => reg~492.DATAB
busW[19] => reg~460.DATAB
busW[19] => reg~428.DATAB
busW[19] => reg~396.DATAB
busW[19] => reg~364.DATAB
busW[19] => reg~332.DATAB
busW[19] => reg~300.DATAB
busW[19] => reg~268.DATAB
busW[19] => reg~236.DATAB
busW[19] => reg~204.DATAB
busW[19] => reg~172.DATAB
busW[19] => reg~140.DATAB
busW[19] => reg~108.DATAB
busW[19] => reg~76.DATAB
busW[19] => reg~44.DATAB
busW[19] => reg~12.DATAB
busW[20] => reg~491.DATAB
busW[20] => reg~459.DATAB
busW[20] => reg~427.DATAB
busW[20] => reg~395.DATAB
busW[20] => reg~363.DATAB
busW[20] => reg~331.DATAB
busW[20] => reg~299.DATAB
busW[20] => reg~267.DATAB
busW[20] => reg~235.DATAB
busW[20] => reg~203.DATAB
busW[20] => reg~171.DATAB
busW[20] => reg~139.DATAB
busW[20] => reg~107.DATAB
busW[20] => reg~75.DATAB
busW[20] => reg~43.DATAB
busW[20] => reg~11.DATAB
busW[21] => reg~490.DATAB
busW[21] => reg~458.DATAB
busW[21] => reg~426.DATAB
busW[21] => reg~394.DATAB
busW[21] => reg~362.DATAB
busW[21] => reg~330.DATAB
busW[21] => reg~298.DATAB
busW[21] => reg~266.DATAB
busW[21] => reg~234.DATAB
busW[21] => reg~202.DATAB
busW[21] => reg~170.DATAB
busW[21] => reg~138.DATAB
busW[21] => reg~106.DATAB
busW[21] => reg~74.DATAB
busW[21] => reg~42.DATAB
busW[21] => reg~10.DATAB
busW[22] => reg~489.DATAB
busW[22] => reg~457.DATAB
busW[22] => reg~425.DATAB
busW[22] => reg~393.DATAB
busW[22] => reg~361.DATAB
busW[22] => reg~329.DATAB
busW[22] => reg~297.DATAB
busW[22] => reg~265.DATAB
busW[22] => reg~233.DATAB
busW[22] => reg~201.DATAB
busW[22] => reg~169.DATAB
busW[22] => reg~137.DATAB
busW[22] => reg~105.DATAB
busW[22] => reg~73.DATAB
busW[22] => reg~41.DATAB
busW[22] => reg~9.DATAB
busW[23] => reg~488.DATAB
busW[23] => reg~456.DATAB
busW[23] => reg~424.DATAB
busW[23] => reg~392.DATAB
busW[23] => reg~360.DATAB
busW[23] => reg~328.DATAB
busW[23] => reg~296.DATAB
busW[23] => reg~264.DATAB
busW[23] => reg~232.DATAB
busW[23] => reg~200.DATAB
busW[23] => reg~168.DATAB
busW[23] => reg~136.DATAB
busW[23] => reg~104.DATAB
busW[23] => reg~72.DATAB
busW[23] => reg~40.DATAB
busW[23] => reg~8.DATAB
busW[24] => reg~487.DATAB
busW[24] => reg~455.DATAB
busW[24] => reg~423.DATAB
busW[24] => reg~391.DATAB
busW[24] => reg~359.DATAB
busW[24] => reg~327.DATAB
busW[24] => reg~295.DATAB
busW[24] => reg~263.DATAB
busW[24] => reg~231.DATAB
busW[24] => reg~199.DATAB
busW[24] => reg~167.DATAB
busW[24] => reg~135.DATAB
busW[24] => reg~103.DATAB
busW[24] => reg~71.DATAB
busW[24] => reg~39.DATAB
busW[24] => reg~7.DATAB
busW[25] => reg~486.DATAB
busW[25] => reg~454.DATAB
busW[25] => reg~422.DATAB
busW[25] => reg~390.DATAB
busW[25] => reg~358.DATAB
busW[25] => reg~326.DATAB
busW[25] => reg~294.DATAB
busW[25] => reg~262.DATAB
busW[25] => reg~230.DATAB
busW[25] => reg~198.DATAB
busW[25] => reg~166.DATAB
busW[25] => reg~134.DATAB
busW[25] => reg~102.DATAB
busW[25] => reg~70.DATAB
busW[25] => reg~38.DATAB
busW[25] => reg~6.DATAB
busW[26] => reg~485.DATAB
busW[26] => reg~453.DATAB
busW[26] => reg~421.DATAB
busW[26] => reg~389.DATAB
busW[26] => reg~357.DATAB
busW[26] => reg~325.DATAB
busW[26] => reg~293.DATAB
busW[26] => reg~261.DATAB
busW[26] => reg~229.DATAB
busW[26] => reg~197.DATAB
busW[26] => reg~165.DATAB
busW[26] => reg~133.DATAB
busW[26] => reg~101.DATAB
busW[26] => reg~69.DATAB
busW[26] => reg~37.DATAB
busW[26] => reg~5.DATAB
busW[27] => reg~484.DATAB
busW[27] => reg~452.DATAB
busW[27] => reg~420.DATAB
busW[27] => reg~388.DATAB
busW[27] => reg~356.DATAB
busW[27] => reg~324.DATAB
busW[27] => reg~292.DATAB
busW[27] => reg~260.DATAB
busW[27] => reg~228.DATAB
busW[27] => reg~196.DATAB
busW[27] => reg~164.DATAB
busW[27] => reg~132.DATAB
busW[27] => reg~100.DATAB
busW[27] => reg~68.DATAB
busW[27] => reg~36.DATAB
busW[27] => reg~4.DATAB
busW[28] => reg~483.DATAB
busW[28] => reg~451.DATAB
busW[28] => reg~419.DATAB
busW[28] => reg~387.DATAB
busW[28] => reg~355.DATAB
busW[28] => reg~323.DATAB
busW[28] => reg~291.DATAB
busW[28] => reg~259.DATAB
busW[28] => reg~227.DATAB
busW[28] => reg~195.DATAB
busW[28] => reg~163.DATAB
busW[28] => reg~131.DATAB
busW[28] => reg~99.DATAB
busW[28] => reg~67.DATAB
busW[28] => reg~35.DATAB
busW[28] => reg~3.DATAB
busW[29] => reg~482.DATAB
busW[29] => reg~450.DATAB
busW[29] => reg~418.DATAB
busW[29] => reg~386.DATAB
busW[29] => reg~354.DATAB
busW[29] => reg~322.DATAB
busW[29] => reg~290.DATAB
busW[29] => reg~258.DATAB
busW[29] => reg~226.DATAB
busW[29] => reg~194.DATAB
busW[29] => reg~162.DATAB
busW[29] => reg~130.DATAB
busW[29] => reg~98.DATAB
busW[29] => reg~66.DATAB
busW[29] => reg~34.DATAB
busW[29] => reg~2.DATAB
busW[30] => reg~481.DATAB
busW[30] => reg~449.DATAB
busW[30] => reg~417.DATAB
busW[30] => reg~385.DATAB
busW[30] => reg~353.DATAB
busW[30] => reg~321.DATAB
busW[30] => reg~289.DATAB
busW[30] => reg~257.DATAB
busW[30] => reg~225.DATAB
busW[30] => reg~193.DATAB
busW[30] => reg~161.DATAB
busW[30] => reg~129.DATAB
busW[30] => reg~97.DATAB
busW[30] => reg~65.DATAB
busW[30] => reg~33.DATAB
busW[30] => reg~1.DATAB
busW[31] => reg~480.DATAB
busW[31] => reg~448.DATAB
busW[31] => reg~416.DATAB
busW[31] => reg~384.DATAB
busW[31] => reg~352.DATAB
busW[31] => reg~320.DATAB
busW[31] => reg~288.DATAB
busW[31] => reg~256.DATAB
busW[31] => reg~224.DATAB
busW[31] => reg~192.DATAB
busW[31] => reg~160.DATAB
busW[31] => reg~128.DATAB
busW[31] => reg~96.DATAB
busW[31] => reg~64.DATAB
busW[31] => reg~32.DATAB
busW[31] => reg~0.DATAB
A[0] <= reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= reg[3][15].DB_MAX_OUTPUT_PORT_TYPE
A[16] <= reg[3][16].DB_MAX_OUTPUT_PORT_TYPE
A[17] <= reg[3][17].DB_MAX_OUTPUT_PORT_TYPE
A[18] <= reg[3][18].DB_MAX_OUTPUT_PORT_TYPE
A[19] <= reg[3][19].DB_MAX_OUTPUT_PORT_TYPE
A[20] <= reg[3][20].DB_MAX_OUTPUT_PORT_TYPE
A[21] <= reg[3][21].DB_MAX_OUTPUT_PORT_TYPE
A[22] <= reg[3][22].DB_MAX_OUTPUT_PORT_TYPE
A[23] <= reg[3][23].DB_MAX_OUTPUT_PORT_TYPE
A[24] <= reg[3][24].DB_MAX_OUTPUT_PORT_TYPE
A[25] <= reg[3][25].DB_MAX_OUTPUT_PORT_TYPE
A[26] <= reg[3][26].DB_MAX_OUTPUT_PORT_TYPE
A[27] <= reg[3][27].DB_MAX_OUTPUT_PORT_TYPE
A[28] <= reg[3][28].DB_MAX_OUTPUT_PORT_TYPE
A[29] <= reg[3][29].DB_MAX_OUTPUT_PORT_TYPE
A[30] <= reg[3][30].DB_MAX_OUTPUT_PORT_TYPE
A[31] <= reg[3][31].DB_MAX_OUTPUT_PORT_TYPE
B[0] <= reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
B[1] <= reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
B[2] <= reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
B[3] <= reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
B[4] <= reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
B[5] <= reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
B[6] <= reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
B[7] <= reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
B[8] <= reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
B[9] <= reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
B[10] <= reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
B[11] <= reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
B[12] <= reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
B[13] <= reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
B[14] <= reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
B[15] <= reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
B[16] <= reg[4][16].DB_MAX_OUTPUT_PORT_TYPE
B[17] <= reg[4][17].DB_MAX_OUTPUT_PORT_TYPE
B[18] <= reg[4][18].DB_MAX_OUTPUT_PORT_TYPE
B[19] <= reg[4][19].DB_MAX_OUTPUT_PORT_TYPE
B[20] <= reg[4][20].DB_MAX_OUTPUT_PORT_TYPE
B[21] <= reg[4][21].DB_MAX_OUTPUT_PORT_TYPE
B[22] <= reg[4][22].DB_MAX_OUTPUT_PORT_TYPE
B[23] <= reg[4][23].DB_MAX_OUTPUT_PORT_TYPE
B[24] <= reg[4][24].DB_MAX_OUTPUT_PORT_TYPE
B[25] <= reg[4][25].DB_MAX_OUTPUT_PORT_TYPE
B[26] <= reg[4][26].DB_MAX_OUTPUT_PORT_TYPE
B[27] <= reg[4][27].DB_MAX_OUTPUT_PORT_TYPE
B[28] <= reg[4][28].DB_MAX_OUTPUT_PORT_TYPE
B[29] <= reg[4][29].DB_MAX_OUTPUT_PORT_TYPE
B[30] <= reg[4][30].DB_MAX_OUTPUT_PORT_TYPE
B[31] <= reg[4][31].DB_MAX_OUTPUT_PORT_TYPE
C[0] <= reg[11][0].DB_MAX_OUTPUT_PORT_TYPE
C[1] <= reg[11][1].DB_MAX_OUTPUT_PORT_TYPE
C[2] <= reg[11][2].DB_MAX_OUTPUT_PORT_TYPE
C[3] <= reg[11][3].DB_MAX_OUTPUT_PORT_TYPE
C[4] <= reg[11][4].DB_MAX_OUTPUT_PORT_TYPE
C[5] <= reg[11][5].DB_MAX_OUTPUT_PORT_TYPE
C[6] <= reg[11][6].DB_MAX_OUTPUT_PORT_TYPE
C[7] <= reg[11][7].DB_MAX_OUTPUT_PORT_TYPE
C[8] <= reg[11][8].DB_MAX_OUTPUT_PORT_TYPE
C[9] <= reg[11][9].DB_MAX_OUTPUT_PORT_TYPE
C[10] <= reg[11][10].DB_MAX_OUTPUT_PORT_TYPE
C[11] <= reg[11][11].DB_MAX_OUTPUT_PORT_TYPE
C[12] <= reg[11][12].DB_MAX_OUTPUT_PORT_TYPE
C[13] <= reg[11][13].DB_MAX_OUTPUT_PORT_TYPE
C[14] <= reg[11][14].DB_MAX_OUTPUT_PORT_TYPE
C[15] <= reg[11][15].DB_MAX_OUTPUT_PORT_TYPE
C[16] <= reg[11][16].DB_MAX_OUTPUT_PORT_TYPE
C[17] <= reg[11][17].DB_MAX_OUTPUT_PORT_TYPE
C[18] <= reg[11][18].DB_MAX_OUTPUT_PORT_TYPE
C[19] <= reg[11][19].DB_MAX_OUTPUT_PORT_TYPE
C[20] <= reg[11][20].DB_MAX_OUTPUT_PORT_TYPE
C[21] <= reg[11][21].DB_MAX_OUTPUT_PORT_TYPE
C[22] <= reg[11][22].DB_MAX_OUTPUT_PORT_TYPE
C[23] <= reg[11][23].DB_MAX_OUTPUT_PORT_TYPE
C[24] <= reg[11][24].DB_MAX_OUTPUT_PORT_TYPE
C[25] <= reg[11][25].DB_MAX_OUTPUT_PORT_TYPE
C[26] <= reg[11][26].DB_MAX_OUTPUT_PORT_TYPE
C[27] <= reg[11][27].DB_MAX_OUTPUT_PORT_TYPE
C[28] <= reg[11][28].DB_MAX_OUTPUT_PORT_TYPE
C[29] <= reg[11][29].DB_MAX_OUTPUT_PORT_TYPE
C[30] <= reg[11][30].DB_MAX_OUTPUT_PORT_TYPE
C[31] <= reg[11][31].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rs[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rs[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rs[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rs[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rs[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rs[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rs[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rs[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rs[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rs[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rs[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rs[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rs[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rs[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rs[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rs[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rs[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rs[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rs[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rs[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rs[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rs[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rs[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rs[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rs[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rs[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rs[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rt[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rt[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rt[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rt[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rt[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rt[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rt[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rt[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rt[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rt[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rt[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rt[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rt[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rt[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rt[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rt[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rt[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rt[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rt[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rt[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rt[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rt[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rt[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rt[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rt[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rt[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rt[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|zhong|control3:inst29
IR[0] => Equal1.IN0
IR[1] => Equal1.IN1
IR[2] => Equal1.IN2
IR[3] => Equal1.IN3
IR[4] => Equal1.IN4
IR[5] => Equal1.IN5
IR[6] => Equal1.IN6
IR[7] => Equal1.IN7
IR[8] => Equal1.IN8
IR[9] => Equal1.IN9
IR[10] => Equal1.IN10
IR[11] => Equal1.IN11
IR[12] => Equal1.IN12
IR[13] => Equal1.IN13
IR[14] => Equal1.IN14
IR[15] => Equal1.IN15
IR[16] => Equal1.IN16
IR[17] => Equal1.IN17
IR[18] => Equal1.IN18
IR[19] => Equal1.IN19
IR[20] => Equal1.IN20
IR[21] => Equal1.IN21
IR[22] => Equal1.IN22
IR[23] => Equal1.IN23
IR[24] => Equal1.IN24
IR[25] => Equal1.IN25
IR[26] => LessThan1.IN12
IR[26] => LessThan0.IN12
IR[26] => Equal0.IN0
IR[26] => Equal1.IN26
IR[26] => Equal2.IN2
IR[26] => Equal3.IN0
IR[26] => Equal4.IN5
IR[26] => Equal5.IN0
IR[27] => LessThan1.IN11
IR[27] => LessThan0.IN11
IR[27] => Equal0.IN1
IR[27] => Equal1.IN27
IR[27] => Equal2.IN3
IR[27] => Equal3.IN1
IR[27] => Equal4.IN0
IR[27] => Equal5.IN5
IR[28] => LessThan1.IN10
IR[28] => LessThan0.IN10
IR[28] => Equal0.IN2
IR[28] => Equal1.IN28
IR[28] => Equal2.IN4
IR[28] => Equal3.IN2
IR[28] => Equal4.IN1
IR[28] => Equal5.IN1
IR[29] => LessThan1.IN9
IR[29] => LessThan0.IN9
IR[29] => Equal0.IN3
IR[29] => Equal1.IN29
IR[29] => Equal2.IN5
IR[29] => Equal3.IN3
IR[29] => Equal4.IN2
IR[29] => Equal5.IN2
IR[30] => LessThan1.IN8
IR[30] => LessThan0.IN8
IR[30] => Equal0.IN5
IR[30] => Equal1.IN30
IR[30] => Equal2.IN0
IR[30] => Equal3.IN4
IR[30] => Equal4.IN3
IR[30] => Equal5.IN3
IR[31] => LessThan1.IN7
IR[31] => LessThan0.IN7
IR[31] => Equal0.IN4
IR[31] => Equal1.IN31
IR[31] => Equal2.IN1
IR[31] => Equal3.IN5
IR[31] => Equal4.IN4
IR[31] => Equal5.IN4
regwrite <= process_0~2.DB_MAX_OUTPUT_PORT_TYPE
mux7_s <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
mux8_s <= mux8_s~1.DB_MAX_OUTPUT_PORT_TYPE


|zhong|memwbreg:inst7
clk => aluoutput_output[31]~reg0.CLK
clk => aluoutput_output[30]~reg0.CLK
clk => aluoutput_output[29]~reg0.CLK
clk => aluoutput_output[28]~reg0.CLK
clk => aluoutput_output[27]~reg0.CLK
clk => aluoutput_output[26]~reg0.CLK
clk => aluoutput_output[25]~reg0.CLK
clk => aluoutput_output[24]~reg0.CLK
clk => aluoutput_output[23]~reg0.CLK
clk => aluoutput_output[22]~reg0.CLK
clk => aluoutput_output[21]~reg0.CLK
clk => aluoutput_output[20]~reg0.CLK
clk => aluoutput_output[19]~reg0.CLK
clk => aluoutput_output[18]~reg0.CLK
clk => aluoutput_output[17]~reg0.CLK
clk => aluoutput_output[16]~reg0.CLK
clk => aluoutput_output[15]~reg0.CLK
clk => aluoutput_output[14]~reg0.CLK
clk => aluoutput_output[13]~reg0.CLK
clk => aluoutput_output[12]~reg0.CLK
clk => aluoutput_output[11]~reg0.CLK
clk => aluoutput_output[10]~reg0.CLK
clk => aluoutput_output[9]~reg0.CLK
clk => aluoutput_output[8]~reg0.CLK
clk => aluoutput_output[7]~reg0.CLK
clk => aluoutput_output[6]~reg0.CLK
clk => aluoutput_output[5]~reg0.CLK
clk => aluoutput_output[4]~reg0.CLK
clk => aluoutput_output[3]~reg0.CLK
clk => aluoutput_output[2]~reg0.CLK
clk => aluoutput_output[1]~reg0.CLK
clk => aluoutput_output[0]~reg0.CLK
clk => lmd_output[31]~reg0.CLK
clk => lmd_output[30]~reg0.CLK
clk => lmd_output[29]~reg0.CLK
clk => lmd_output[28]~reg0.CLK
clk => lmd_output[27]~reg0.CLK
clk => lmd_output[26]~reg0.CLK
clk => lmd_output[25]~reg0.CLK
clk => lmd_output[24]~reg0.CLK
clk => lmd_output[23]~reg0.CLK
clk => lmd_output[22]~reg0.CLK
clk => lmd_output[21]~reg0.CLK
clk => lmd_output[20]~reg0.CLK
clk => lmd_output[19]~reg0.CLK
clk => lmd_output[18]~reg0.CLK
clk => lmd_output[17]~reg0.CLK
clk => lmd_output[16]~reg0.CLK
clk => lmd_output[15]~reg0.CLK
clk => lmd_output[14]~reg0.CLK
clk => lmd_output[13]~reg0.CLK
clk => lmd_output[12]~reg0.CLK
clk => lmd_output[11]~reg0.CLK
clk => lmd_output[10]~reg0.CLK
clk => lmd_output[9]~reg0.CLK
clk => lmd_output[8]~reg0.CLK
clk => lmd_output[7]~reg0.CLK
clk => lmd_output[6]~reg0.CLK
clk => lmd_output[5]~reg0.CLK
clk => lmd_output[4]~reg0.CLK
clk => lmd_output[3]~reg0.CLK
clk => lmd_output[2]~reg0.CLK
clk => lmd_output[1]~reg0.CLK
clk => lmd_output[0]~reg0.CLK
clk => rt_output[4]~reg0.CLK
clk => rt_output[3]~reg0.CLK
clk => rt_output[2]~reg0.CLK
clk => rt_output[1]~reg0.CLK
clk => rt_output[0]~reg0.CLK
clk => rd_output[4]~reg0.CLK
clk => rd_output[3]~reg0.CLK
clk => rd_output[2]~reg0.CLK
clk => rd_output[1]~reg0.CLK
clk => rd_output[0]~reg0.CLK
clk => ir_output[31]~reg0.CLK
clk => ir_output[30]~reg0.CLK
clk => ir_output[29]~reg0.CLK
clk => ir_output[28]~reg0.CLK
clk => ir_output[27]~reg0.CLK
clk => ir_output[26]~reg0.CLK
clk => ir_output[25]~reg0.CLK
clk => ir_output[24]~reg0.CLK
clk => ir_output[23]~reg0.CLK
clk => ir_output[22]~reg0.CLK
clk => ir_output[21]~reg0.CLK
clk => ir_output[20]~reg0.CLK
clk => ir_output[19]~reg0.CLK
clk => ir_output[18]~reg0.CLK
clk => ir_output[17]~reg0.CLK
clk => ir_output[16]~reg0.CLK
clk => ir_output[15]~reg0.CLK
clk => ir_output[14]~reg0.CLK
clk => ir_output[13]~reg0.CLK
clk => ir_output[12]~reg0.CLK
clk => ir_output[11]~reg0.CLK
clk => ir_output[10]~reg0.CLK
clk => ir_output[9]~reg0.CLK
clk => ir_output[8]~reg0.CLK
clk => ir_output[7]~reg0.CLK
clk => ir_output[6]~reg0.CLK
clk => ir_output[5]~reg0.CLK
clk => ir_output[4]~reg0.CLK
clk => ir_output[3]~reg0.CLK
clk => ir_output[2]~reg0.CLK
clk => ir_output[1]~reg0.CLK
clk => ir_output[0]~reg0.CLK
reset => aluoutput_output[31]~reg0.ACLR
reset => aluoutput_output[30]~reg0.ACLR
reset => aluoutput_output[29]~reg0.ACLR
reset => aluoutput_output[28]~reg0.ACLR
reset => aluoutput_output[27]~reg0.ACLR
reset => aluoutput_output[26]~reg0.ACLR
reset => aluoutput_output[25]~reg0.ACLR
reset => aluoutput_output[24]~reg0.ACLR
reset => aluoutput_output[23]~reg0.ACLR
reset => aluoutput_output[22]~reg0.ACLR
reset => aluoutput_output[21]~reg0.ACLR
reset => aluoutput_output[20]~reg0.ACLR
reset => aluoutput_output[19]~reg0.ACLR
reset => aluoutput_output[18]~reg0.ACLR
reset => aluoutput_output[17]~reg0.ACLR
reset => aluoutput_output[16]~reg0.ACLR
reset => aluoutput_output[15]~reg0.ACLR
reset => aluoutput_output[14]~reg0.ACLR
reset => aluoutput_output[13]~reg0.ACLR
reset => aluoutput_output[12]~reg0.ACLR
reset => aluoutput_output[11]~reg0.ACLR
reset => aluoutput_output[10]~reg0.ACLR
reset => aluoutput_output[9]~reg0.ACLR
reset => aluoutput_output[8]~reg0.ACLR
reset => aluoutput_output[7]~reg0.ACLR
reset => aluoutput_output[6]~reg0.ACLR
reset => aluoutput_output[5]~reg0.ACLR
reset => aluoutput_output[4]~reg0.ACLR
reset => aluoutput_output[3]~reg0.ACLR
reset => aluoutput_output[2]~reg0.ACLR
reset => aluoutput_output[1]~reg0.ACLR
reset => aluoutput_output[0]~reg0.ACLR
reset => lmd_output[31]~reg0.ACLR
reset => lmd_output[30]~reg0.ACLR
reset => lmd_output[29]~reg0.ACLR
reset => lmd_output[28]~reg0.ACLR
reset => lmd_output[27]~reg0.ACLR
reset => lmd_output[26]~reg0.ACLR
reset => lmd_output[25]~reg0.ACLR
reset => lmd_output[24]~reg0.ACLR
reset => lmd_output[23]~reg0.ACLR
reset => lmd_output[22]~reg0.ACLR
reset => lmd_output[21]~reg0.ACLR
reset => lmd_output[20]~reg0.ACLR
reset => lmd_output[19]~reg0.ACLR
reset => lmd_output[18]~reg0.ACLR
reset => lmd_output[17]~reg0.ACLR
reset => lmd_output[16]~reg0.ACLR
reset => lmd_output[15]~reg0.ACLR
reset => lmd_output[14]~reg0.ACLR
reset => lmd_output[13]~reg0.ACLR
reset => lmd_output[12]~reg0.ACLR
reset => lmd_output[11]~reg0.ACLR
reset => lmd_output[10]~reg0.ACLR
reset => lmd_output[9]~reg0.ACLR
reset => lmd_output[8]~reg0.ACLR
reset => lmd_output[7]~reg0.ACLR
reset => lmd_output[6]~reg0.ACLR
reset => lmd_output[5]~reg0.ACLR
reset => lmd_output[4]~reg0.ACLR
reset => lmd_output[3]~reg0.ACLR
reset => lmd_output[2]~reg0.ACLR
reset => lmd_output[1]~reg0.ACLR
reset => lmd_output[0]~reg0.ACLR
reset => rt_output[4]~reg0.ACLR
reset => rt_output[3]~reg0.ACLR
reset => rt_output[2]~reg0.ACLR
reset => rt_output[1]~reg0.ACLR
reset => rt_output[0]~reg0.ACLR
reset => rd_output[4]~reg0.ACLR
reset => rd_output[3]~reg0.ACLR
reset => rd_output[2]~reg0.ACLR
reset => rd_output[1]~reg0.ACLR
reset => rd_output[0]~reg0.ACLR
reset => ir_output[31]~reg0.ENA
reset => ir_output[30]~reg0.ENA
reset => ir_output[29]~reg0.ENA
reset => ir_output[28]~reg0.ENA
reset => ir_output[27]~reg0.ENA
reset => ir_output[26]~reg0.ENA
reset => ir_output[25]~reg0.ENA
reset => ir_output[24]~reg0.ENA
reset => ir_output[23]~reg0.ENA
reset => ir_output[22]~reg0.ENA
reset => ir_output[21]~reg0.ENA
reset => ir_output[20]~reg0.ENA
reset => ir_output[19]~reg0.ENA
reset => ir_output[18]~reg0.ENA
reset => ir_output[17]~reg0.ENA
reset => ir_output[16]~reg0.ENA
reset => ir_output[15]~reg0.ENA
reset => ir_output[14]~reg0.ENA
reset => ir_output[13]~reg0.ENA
reset => ir_output[12]~reg0.ENA
reset => ir_output[11]~reg0.ENA
reset => ir_output[10]~reg0.ENA
reset => ir_output[9]~reg0.ENA
reset => ir_output[8]~reg0.ENA
reset => ir_output[7]~reg0.ENA
reset => ir_output[6]~reg0.ENA
reset => ir_output[5]~reg0.ENA
reset => ir_output[4]~reg0.ENA
reset => ir_output[3]~reg0.ENA
reset => ir_output[2]~reg0.ENA
reset => ir_output[1]~reg0.ENA
reset => ir_output[0]~reg0.ENA
memwbwrite => ir_output~31.OUTPUTSELECT
memwbwrite => ir_output~30.OUTPUTSELECT
memwbwrite => ir_output~29.OUTPUTSELECT
memwbwrite => ir_output~28.OUTPUTSELECT
memwbwrite => ir_output~27.OUTPUTSELECT
memwbwrite => ir_output~26.OUTPUTSELECT
memwbwrite => ir_output~25.OUTPUTSELECT
memwbwrite => ir_output~24.OUTPUTSELECT
memwbwrite => ir_output~23.OUTPUTSELECT
memwbwrite => ir_output~22.OUTPUTSELECT
memwbwrite => ir_output~21.OUTPUTSELECT
memwbwrite => ir_output~20.OUTPUTSELECT
memwbwrite => ir_output~19.OUTPUTSELECT
memwbwrite => ir_output~18.OUTPUTSELECT
memwbwrite => ir_output~17.OUTPUTSELECT
memwbwrite => ir_output~16.OUTPUTSELECT
memwbwrite => ir_output~15.OUTPUTSELECT
memwbwrite => ir_output~14.OUTPUTSELECT
memwbwrite => ir_output~13.OUTPUTSELECT
memwbwrite => ir_output~12.OUTPUTSELECT
memwbwrite => ir_output~11.OUTPUTSELECT
memwbwrite => ir_output~10.OUTPUTSELECT
memwbwrite => ir_output~9.OUTPUTSELECT
memwbwrite => ir_output~8.OUTPUTSELECT
memwbwrite => ir_output~7.OUTPUTSELECT
memwbwrite => ir_output~6.OUTPUTSELECT
memwbwrite => ir_output~5.OUTPUTSELECT
memwbwrite => ir_output~4.OUTPUTSELECT
memwbwrite => ir_output~3.OUTPUTSELECT
memwbwrite => ir_output~2.OUTPUTSELECT
memwbwrite => ir_output~1.OUTPUTSELECT
memwbwrite => ir_output~0.OUTPUTSELECT
memwbwrite => aluoutput_output[31]~reg0.ENA
memwbwrite => aluoutput_output[30]~reg0.ENA
memwbwrite => aluoutput_output[29]~reg0.ENA
memwbwrite => aluoutput_output[28]~reg0.ENA
memwbwrite => aluoutput_output[27]~reg0.ENA
memwbwrite => aluoutput_output[26]~reg0.ENA
memwbwrite => aluoutput_output[25]~reg0.ENA
memwbwrite => aluoutput_output[24]~reg0.ENA
memwbwrite => aluoutput_output[23]~reg0.ENA
memwbwrite => aluoutput_output[22]~reg0.ENA
memwbwrite => aluoutput_output[21]~reg0.ENA
memwbwrite => aluoutput_output[20]~reg0.ENA
memwbwrite => aluoutput_output[19]~reg0.ENA
memwbwrite => aluoutput_output[18]~reg0.ENA
memwbwrite => aluoutput_output[17]~reg0.ENA
memwbwrite => aluoutput_output[16]~reg0.ENA
memwbwrite => aluoutput_output[15]~reg0.ENA
memwbwrite => aluoutput_output[14]~reg0.ENA
memwbwrite => aluoutput_output[13]~reg0.ENA
memwbwrite => aluoutput_output[12]~reg0.ENA
memwbwrite => aluoutput_output[11]~reg0.ENA
memwbwrite => aluoutput_output[10]~reg0.ENA
memwbwrite => aluoutput_output[9]~reg0.ENA
memwbwrite => aluoutput_output[8]~reg0.ENA
memwbwrite => aluoutput_output[7]~reg0.ENA
memwbwrite => aluoutput_output[6]~reg0.ENA
memwbwrite => aluoutput_output[5]~reg0.ENA
memwbwrite => aluoutput_output[4]~reg0.ENA
memwbwrite => aluoutput_output[3]~reg0.ENA
memwbwrite => aluoutput_output[2]~reg0.ENA
memwbwrite => aluoutput_output[1]~reg0.ENA
memwbwrite => aluoutput_output[0]~reg0.ENA
memwbwrite => lmd_output[31]~reg0.ENA
memwbwrite => lmd_output[30]~reg0.ENA
memwbwrite => lmd_output[29]~reg0.ENA
memwbwrite => lmd_output[28]~reg0.ENA
memwbwrite => lmd_output[27]~reg0.ENA
memwbwrite => lmd_output[26]~reg0.ENA
memwbwrite => lmd_output[25]~reg0.ENA
memwbwrite => lmd_output[24]~reg0.ENA
memwbwrite => lmd_output[23]~reg0.ENA
memwbwrite => lmd_output[22]~reg0.ENA
memwbwrite => lmd_output[21]~reg0.ENA
memwbwrite => lmd_output[20]~reg0.ENA
memwbwrite => lmd_output[19]~reg0.ENA
memwbwrite => lmd_output[18]~reg0.ENA
memwbwrite => lmd_output[17]~reg0.ENA
memwbwrite => lmd_output[16]~reg0.ENA
memwbwrite => lmd_output[15]~reg0.ENA
memwbwrite => lmd_output[14]~reg0.ENA
memwbwrite => lmd_output[13]~reg0.ENA
memwbwrite => lmd_output[12]~reg0.ENA
memwbwrite => lmd_output[11]~reg0.ENA
memwbwrite => lmd_output[10]~reg0.ENA
memwbwrite => lmd_output[9]~reg0.ENA
memwbwrite => lmd_output[8]~reg0.ENA
memwbwrite => lmd_output[7]~reg0.ENA
memwbwrite => lmd_output[6]~reg0.ENA
memwbwrite => lmd_output[5]~reg0.ENA
memwbwrite => lmd_output[4]~reg0.ENA
memwbwrite => lmd_output[3]~reg0.ENA
memwbwrite => lmd_output[2]~reg0.ENA
memwbwrite => lmd_output[1]~reg0.ENA
memwbwrite => lmd_output[0]~reg0.ENA
memwbwrite => rt_output[4]~reg0.ENA
memwbwrite => rt_output[3]~reg0.ENA
memwbwrite => rt_output[2]~reg0.ENA
memwbwrite => rt_output[1]~reg0.ENA
memwbwrite => rt_output[0]~reg0.ENA
memwbwrite => rd_output[4]~reg0.ENA
memwbwrite => rd_output[3]~reg0.ENA
memwbwrite => rd_output[2]~reg0.ENA
memwbwrite => rd_output[1]~reg0.ENA
memwbwrite => rd_output[0]~reg0.ENA
aluoutput_input[0] => aluoutput_output[0]~reg0.DATAIN
aluoutput_input[1] => aluoutput_output[1]~reg0.DATAIN
aluoutput_input[2] => aluoutput_output[2]~reg0.DATAIN
aluoutput_input[3] => aluoutput_output[3]~reg0.DATAIN
aluoutput_input[4] => aluoutput_output[4]~reg0.DATAIN
aluoutput_input[5] => aluoutput_output[5]~reg0.DATAIN
aluoutput_input[6] => aluoutput_output[6]~reg0.DATAIN
aluoutput_input[7] => aluoutput_output[7]~reg0.DATAIN
aluoutput_input[8] => aluoutput_output[8]~reg0.DATAIN
aluoutput_input[9] => aluoutput_output[9]~reg0.DATAIN
aluoutput_input[10] => aluoutput_output[10]~reg0.DATAIN
aluoutput_input[11] => aluoutput_output[11]~reg0.DATAIN
aluoutput_input[12] => aluoutput_output[12]~reg0.DATAIN
aluoutput_input[13] => aluoutput_output[13]~reg0.DATAIN
aluoutput_input[14] => aluoutput_output[14]~reg0.DATAIN
aluoutput_input[15] => aluoutput_output[15]~reg0.DATAIN
aluoutput_input[16] => aluoutput_output[16]~reg0.DATAIN
aluoutput_input[17] => aluoutput_output[17]~reg0.DATAIN
aluoutput_input[18] => aluoutput_output[18]~reg0.DATAIN
aluoutput_input[19] => aluoutput_output[19]~reg0.DATAIN
aluoutput_input[20] => aluoutput_output[20]~reg0.DATAIN
aluoutput_input[21] => aluoutput_output[21]~reg0.DATAIN
aluoutput_input[22] => aluoutput_output[22]~reg0.DATAIN
aluoutput_input[23] => aluoutput_output[23]~reg0.DATAIN
aluoutput_input[24] => aluoutput_output[24]~reg0.DATAIN
aluoutput_input[25] => aluoutput_output[25]~reg0.DATAIN
aluoutput_input[26] => aluoutput_output[26]~reg0.DATAIN
aluoutput_input[27] => aluoutput_output[27]~reg0.DATAIN
aluoutput_input[28] => aluoutput_output[28]~reg0.DATAIN
aluoutput_input[29] => aluoutput_output[29]~reg0.DATAIN
aluoutput_input[30] => aluoutput_output[30]~reg0.DATAIN
aluoutput_input[31] => aluoutput_output[31]~reg0.DATAIN
lmd_input[0] => lmd_output[0]~reg0.DATAIN
lmd_input[1] => lmd_output[1]~reg0.DATAIN
lmd_input[2] => lmd_output[2]~reg0.DATAIN
lmd_input[3] => lmd_output[3]~reg0.DATAIN
lmd_input[4] => lmd_output[4]~reg0.DATAIN
lmd_input[5] => lmd_output[5]~reg0.DATAIN
lmd_input[6] => lmd_output[6]~reg0.DATAIN
lmd_input[7] => lmd_output[7]~reg0.DATAIN
lmd_input[8] => lmd_output[8]~reg0.DATAIN
lmd_input[9] => lmd_output[9]~reg0.DATAIN
lmd_input[10] => lmd_output[10]~reg0.DATAIN
lmd_input[11] => lmd_output[11]~reg0.DATAIN
lmd_input[12] => lmd_output[12]~reg0.DATAIN
lmd_input[13] => lmd_output[13]~reg0.DATAIN
lmd_input[14] => lmd_output[14]~reg0.DATAIN
lmd_input[15] => lmd_output[15]~reg0.DATAIN
lmd_input[16] => lmd_output[16]~reg0.DATAIN
lmd_input[17] => lmd_output[17]~reg0.DATAIN
lmd_input[18] => lmd_output[18]~reg0.DATAIN
lmd_input[19] => lmd_output[19]~reg0.DATAIN
lmd_input[20] => lmd_output[20]~reg0.DATAIN
lmd_input[21] => lmd_output[21]~reg0.DATAIN
lmd_input[22] => lmd_output[22]~reg0.DATAIN
lmd_input[23] => lmd_output[23]~reg0.DATAIN
lmd_input[24] => lmd_output[24]~reg0.DATAIN
lmd_input[25] => lmd_output[25]~reg0.DATAIN
lmd_input[26] => lmd_output[26]~reg0.DATAIN
lmd_input[27] => lmd_output[27]~reg0.DATAIN
lmd_input[28] => lmd_output[28]~reg0.DATAIN
lmd_input[29] => lmd_output[29]~reg0.DATAIN
lmd_input[30] => lmd_output[30]~reg0.DATAIN
lmd_input[31] => lmd_output[31]~reg0.DATAIN
ir_input[0] => ir_output~31.DATAB
ir_input[1] => ir_output~30.DATAB
ir_input[2] => ir_output~29.DATAB
ir_input[3] => ir_output~28.DATAB
ir_input[4] => ir_output~27.DATAB
ir_input[5] => ir_output~26.DATAB
ir_input[6] => ir_output~25.DATAB
ir_input[7] => ir_output~24.DATAB
ir_input[8] => ir_output~23.DATAB
ir_input[9] => ir_output~22.DATAB
ir_input[10] => ir_output~21.DATAB
ir_input[11] => ir_output~20.DATAB
ir_input[11] => rd_output[0]~reg0.DATAIN
ir_input[12] => ir_output~19.DATAB
ir_input[12] => rd_output[1]~reg0.DATAIN
ir_input[13] => ir_output~18.DATAB
ir_input[13] => rd_output[2]~reg0.DATAIN
ir_input[14] => ir_output~17.DATAB
ir_input[14] => rd_output[3]~reg0.DATAIN
ir_input[15] => ir_output~16.DATAB
ir_input[15] => rd_output[4]~reg0.DATAIN
ir_input[16] => ir_output~15.DATAB
ir_input[16] => rt_output[0]~reg0.DATAIN
ir_input[17] => ir_output~14.DATAB
ir_input[17] => rt_output[1]~reg0.DATAIN
ir_input[18] => ir_output~13.DATAB
ir_input[18] => rt_output[2]~reg0.DATAIN
ir_input[19] => ir_output~12.DATAB
ir_input[19] => rt_output[3]~reg0.DATAIN
ir_input[20] => ir_output~11.DATAB
ir_input[20] => rt_output[4]~reg0.DATAIN
ir_input[21] => ir_output~10.DATAB
ir_input[22] => ir_output~9.DATAB
ir_input[23] => ir_output~8.DATAB
ir_input[24] => ir_output~7.DATAB
ir_input[25] => ir_output~6.DATAB
ir_input[26] => ir_output~5.DATAB
ir_input[27] => ir_output~4.DATAB
ir_input[28] => ir_output~3.DATAB
ir_input[29] => ir_output~2.DATAB
ir_input[30] => ir_output~1.DATAB
ir_input[31] => ir_output~0.DATAB
aluoutput_output[0] <= aluoutput_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[1] <= aluoutput_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[2] <= aluoutput_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[3] <= aluoutput_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[4] <= aluoutput_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[5] <= aluoutput_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[6] <= aluoutput_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[7] <= aluoutput_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[8] <= aluoutput_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[9] <= aluoutput_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[10] <= aluoutput_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[11] <= aluoutput_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[12] <= aluoutput_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[13] <= aluoutput_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[14] <= aluoutput_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[15] <= aluoutput_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[16] <= aluoutput_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[17] <= aluoutput_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[18] <= aluoutput_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[19] <= aluoutput_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[20] <= aluoutput_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[21] <= aluoutput_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[22] <= aluoutput_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[23] <= aluoutput_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[24] <= aluoutput_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[25] <= aluoutput_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[26] <= aluoutput_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[27] <= aluoutput_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[28] <= aluoutput_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[29] <= aluoutput_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[30] <= aluoutput_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[31] <= aluoutput_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[0] <= ir_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[1] <= ir_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[2] <= ir_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[3] <= ir_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[4] <= ir_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[5] <= ir_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[6] <= ir_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[7] <= ir_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[8] <= ir_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[9] <= ir_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[10] <= ir_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[11] <= ir_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[12] <= ir_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[13] <= ir_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[14] <= ir_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[15] <= ir_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[16] <= ir_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[17] <= ir_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[18] <= ir_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[19] <= ir_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[20] <= ir_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[21] <= ir_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[22] <= ir_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[23] <= ir_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[24] <= ir_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[25] <= ir_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[26] <= ir_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[27] <= ir_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[28] <= ir_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[29] <= ir_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[30] <= ir_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[31] <= ir_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_output[0] <= rd_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_output[1] <= rd_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_output[2] <= rd_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_output[3] <= rd_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_output[4] <= rd_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[0] <= rt_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[1] <= rt_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[2] <= rt_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[3] <= rt_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[4] <= rt_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[0] <= lmd_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[1] <= lmd_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[2] <= lmd_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[3] <= lmd_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[4] <= lmd_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[5] <= lmd_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[6] <= lmd_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[7] <= lmd_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[8] <= lmd_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[9] <= lmd_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[10] <= lmd_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[11] <= lmd_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[12] <= lmd_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[13] <= lmd_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[14] <= lmd_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[15] <= lmd_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[16] <= lmd_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[17] <= lmd_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[18] <= lmd_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[19] <= lmd_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[20] <= lmd_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[21] <= lmd_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[22] <= lmd_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[23] <= lmd_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[24] <= lmd_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[25] <= lmd_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[26] <= lmd_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[27] <= lmd_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[28] <= lmd_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[29] <= lmd_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[30] <= lmd_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lmd_output[31] <= lmd_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|zhong|control2:inst28
IR[0] => ~NO_FANOUT~
IR[1] => ~NO_FANOUT~
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
IR[16] => ~NO_FANOUT~
IR[17] => ~NO_FANOUT~
IR[18] => ~NO_FANOUT~
IR[19] => ~NO_FANOUT~
IR[20] => ~NO_FANOUT~
IR[21] => ~NO_FANOUT~
IR[22] => ~NO_FANOUT~
IR[23] => ~NO_FANOUT~
IR[24] => ~NO_FANOUT~
IR[25] => ~NO_FANOUT~
IR[26] => Equal0.IN0
IR[27] => Equal0.IN1
IR[28] => Equal0.IN2
IR[29] => Equal0.IN3
IR[30] => Equal0.IN5
IR[31] => Equal0.IN4
memwb_rwrite <= <VCC>
wren <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|zhong|exmemreg:inst23
clk => b_output[31]~reg0.CLK
clk => b_output[30]~reg0.CLK
clk => b_output[29]~reg0.CLK
clk => b_output[28]~reg0.CLK
clk => b_output[27]~reg0.CLK
clk => b_output[26]~reg0.CLK
clk => b_output[25]~reg0.CLK
clk => b_output[24]~reg0.CLK
clk => b_output[23]~reg0.CLK
clk => b_output[22]~reg0.CLK
clk => b_output[21]~reg0.CLK
clk => b_output[20]~reg0.CLK
clk => b_output[19]~reg0.CLK
clk => b_output[18]~reg0.CLK
clk => b_output[17]~reg0.CLK
clk => b_output[16]~reg0.CLK
clk => b_output[15]~reg0.CLK
clk => b_output[14]~reg0.CLK
clk => b_output[13]~reg0.CLK
clk => b_output[12]~reg0.CLK
clk => b_output[11]~reg0.CLK
clk => b_output[10]~reg0.CLK
clk => b_output[9]~reg0.CLK
clk => b_output[8]~reg0.CLK
clk => b_output[7]~reg0.CLK
clk => b_output[6]~reg0.CLK
clk => b_output[5]~reg0.CLK
clk => b_output[4]~reg0.CLK
clk => b_output[3]~reg0.CLK
clk => b_output[2]~reg0.CLK
clk => b_output[1]~reg0.CLK
clk => b_output[0]~reg0.CLK
clk => ir_output[31]~reg0.CLK
clk => ir_output[30]~reg0.CLK
clk => ir_output[29]~reg0.CLK
clk => ir_output[28]~reg0.CLK
clk => ir_output[27]~reg0.CLK
clk => ir_output[26]~reg0.CLK
clk => ir_output[25]~reg0.CLK
clk => ir_output[24]~reg0.CLK
clk => ir_output[23]~reg0.CLK
clk => ir_output[22]~reg0.CLK
clk => ir_output[21]~reg0.CLK
clk => ir_output[20]~reg0.CLK
clk => ir_output[19]~reg0.CLK
clk => ir_output[18]~reg0.CLK
clk => ir_output[17]~reg0.CLK
clk => ir_output[16]~reg0.CLK
clk => ir_output[15]~reg0.CLK
clk => ir_output[14]~reg0.CLK
clk => ir_output[13]~reg0.CLK
clk => ir_output[12]~reg0.CLK
clk => ir_output[11]~reg0.CLK
clk => ir_output[10]~reg0.CLK
clk => ir_output[9]~reg0.CLK
clk => ir_output[8]~reg0.CLK
clk => ir_output[7]~reg0.CLK
clk => ir_output[6]~reg0.CLK
clk => ir_output[5]~reg0.CLK
clk => ir_output[4]~reg0.CLK
clk => ir_output[3]~reg0.CLK
clk => ir_output[2]~reg0.CLK
clk => ir_output[1]~reg0.CLK
clk => ir_output[0]~reg0.CLK
clk => aluoutput_output[31]~reg0.CLK
clk => aluoutput_output[30]~reg0.CLK
clk => aluoutput_output[29]~reg0.CLK
clk => aluoutput_output[28]~reg0.CLK
clk => aluoutput_output[27]~reg0.CLK
clk => aluoutput_output[26]~reg0.CLK
clk => aluoutput_output[25]~reg0.CLK
clk => aluoutput_output[24]~reg0.CLK
clk => aluoutput_output[23]~reg0.CLK
clk => aluoutput_output[22]~reg0.CLK
clk => aluoutput_output[21]~reg0.CLK
clk => aluoutput_output[20]~reg0.CLK
clk => aluoutput_output[19]~reg0.CLK
clk => aluoutput_output[18]~reg0.CLK
clk => aluoutput_output[17]~reg0.CLK
clk => aluoutput_output[16]~reg0.CLK
clk => aluoutput_output[15]~reg0.CLK
clk => aluoutput_output[14]~reg0.CLK
clk => aluoutput_output[13]~reg0.CLK
clk => aluoutput_output[12]~reg0.CLK
clk => aluoutput_output[11]~reg0.CLK
clk => aluoutput_output[10]~reg0.CLK
clk => aluoutput_output[9]~reg0.CLK
clk => aluoutput_output[8]~reg0.CLK
clk => aluoutput_output[7]~reg0.CLK
clk => aluoutput_output[6]~reg0.CLK
clk => aluoutput_output[5]~reg0.CLK
clk => aluoutput_output[4]~reg0.CLK
clk => aluoutput_output[3]~reg0.CLK
clk => aluoutput_output[2]~reg0.CLK
clk => aluoutput_output[1]~reg0.CLK
clk => aluoutput_output[0]~reg0.CLK
reset => b_output[31]~reg0.ACLR
reset => b_output[30]~reg0.ACLR
reset => b_output[29]~reg0.ACLR
reset => b_output[28]~reg0.ACLR
reset => b_output[27]~reg0.ACLR
reset => b_output[26]~reg0.ACLR
reset => b_output[25]~reg0.ACLR
reset => b_output[24]~reg0.ACLR
reset => b_output[23]~reg0.ACLR
reset => b_output[22]~reg0.ACLR
reset => b_output[21]~reg0.ACLR
reset => b_output[20]~reg0.ACLR
reset => b_output[19]~reg0.ACLR
reset => b_output[18]~reg0.ACLR
reset => b_output[17]~reg0.ACLR
reset => b_output[16]~reg0.ACLR
reset => b_output[15]~reg0.ACLR
reset => b_output[14]~reg0.ACLR
reset => b_output[13]~reg0.ACLR
reset => b_output[12]~reg0.ACLR
reset => b_output[11]~reg0.ACLR
reset => b_output[10]~reg0.ACLR
reset => b_output[9]~reg0.ACLR
reset => b_output[8]~reg0.ACLR
reset => b_output[7]~reg0.ACLR
reset => b_output[6]~reg0.ACLR
reset => b_output[5]~reg0.ACLR
reset => b_output[4]~reg0.ACLR
reset => b_output[3]~reg0.ACLR
reset => b_output[2]~reg0.ACLR
reset => b_output[1]~reg0.ACLR
reset => b_output[0]~reg0.ACLR
reset => ir_output[31]~reg0.ACLR
reset => ir_output[30]~reg0.ACLR
reset => ir_output[29]~reg0.ACLR
reset => ir_output[28]~reg0.ACLR
reset => ir_output[27]~reg0.ACLR
reset => ir_output[26]~reg0.ACLR
reset => ir_output[25]~reg0.ACLR
reset => ir_output[24]~reg0.ACLR
reset => ir_output[23]~reg0.ACLR
reset => ir_output[22]~reg0.ACLR
reset => ir_output[21]~reg0.ACLR
reset => ir_output[20]~reg0.ACLR
reset => ir_output[19]~reg0.ACLR
reset => ir_output[18]~reg0.ACLR
reset => ir_output[17]~reg0.ACLR
reset => ir_output[16]~reg0.ACLR
reset => ir_output[15]~reg0.ACLR
reset => ir_output[14]~reg0.ACLR
reset => ir_output[13]~reg0.ACLR
reset => ir_output[12]~reg0.ACLR
reset => ir_output[11]~reg0.ACLR
reset => ir_output[10]~reg0.ACLR
reset => ir_output[9]~reg0.ACLR
reset => ir_output[8]~reg0.ACLR
reset => ir_output[7]~reg0.ACLR
reset => ir_output[6]~reg0.ACLR
reset => ir_output[5]~reg0.ACLR
reset => ir_output[4]~reg0.ACLR
reset => ir_output[3]~reg0.ACLR
reset => ir_output[2]~reg0.ACLR
reset => ir_output[1]~reg0.ACLR
reset => ir_output[0]~reg0.ACLR
reset => aluoutput_output[31]~reg0.ACLR
reset => aluoutput_output[30]~reg0.ACLR
reset => aluoutput_output[29]~reg0.ACLR
reset => aluoutput_output[28]~reg0.ACLR
reset => aluoutput_output[27]~reg0.ACLR
reset => aluoutput_output[26]~reg0.ACLR
reset => aluoutput_output[25]~reg0.ACLR
reset => aluoutput_output[24]~reg0.ACLR
reset => aluoutput_output[23]~reg0.ACLR
reset => aluoutput_output[22]~reg0.ACLR
reset => aluoutput_output[21]~reg0.ACLR
reset => aluoutput_output[20]~reg0.ACLR
reset => aluoutput_output[19]~reg0.ACLR
reset => aluoutput_output[18]~reg0.ACLR
reset => aluoutput_output[17]~reg0.ACLR
reset => aluoutput_output[16]~reg0.ACLR
reset => aluoutput_output[15]~reg0.ACLR
reset => aluoutput_output[14]~reg0.ACLR
reset => aluoutput_output[13]~reg0.ACLR
reset => aluoutput_output[12]~reg0.ACLR
reset => aluoutput_output[11]~reg0.ACLR
reset => aluoutput_output[10]~reg0.ACLR
reset => aluoutput_output[9]~reg0.ACLR
reset => aluoutput_output[8]~reg0.ACLR
reset => aluoutput_output[7]~reg0.ACLR
reset => aluoutput_output[6]~reg0.ACLR
reset => aluoutput_output[5]~reg0.ACLR
reset => aluoutput_output[4]~reg0.ACLR
reset => aluoutput_output[3]~reg0.ACLR
reset => aluoutput_output[2]~reg0.ACLR
reset => aluoutput_output[1]~reg0.ACLR
reset => aluoutput_output[0]~reg0.ACLR
exmemwrite => ir_output~31.OUTPUTSELECT
exmemwrite => ir_output~30.OUTPUTSELECT
exmemwrite => ir_output~29.OUTPUTSELECT
exmemwrite => ir_output~28.OUTPUTSELECT
exmemwrite => ir_output~27.OUTPUTSELECT
exmemwrite => ir_output~26.OUTPUTSELECT
exmemwrite => ir_output~25.OUTPUTSELECT
exmemwrite => ir_output~24.OUTPUTSELECT
exmemwrite => ir_output~23.OUTPUTSELECT
exmemwrite => ir_output~22.OUTPUTSELECT
exmemwrite => ir_output~21.OUTPUTSELECT
exmemwrite => ir_output~20.OUTPUTSELECT
exmemwrite => ir_output~19.OUTPUTSELECT
exmemwrite => ir_output~18.OUTPUTSELECT
exmemwrite => ir_output~17.OUTPUTSELECT
exmemwrite => ir_output~16.OUTPUTSELECT
exmemwrite => ir_output~15.OUTPUTSELECT
exmemwrite => ir_output~14.OUTPUTSELECT
exmemwrite => ir_output~13.OUTPUTSELECT
exmemwrite => ir_output~12.OUTPUTSELECT
exmemwrite => ir_output~11.OUTPUTSELECT
exmemwrite => ir_output~10.OUTPUTSELECT
exmemwrite => ir_output~9.OUTPUTSELECT
exmemwrite => ir_output~8.OUTPUTSELECT
exmemwrite => ir_output~7.OUTPUTSELECT
exmemwrite => ir_output~6.OUTPUTSELECT
exmemwrite => ir_output~5.OUTPUTSELECT
exmemwrite => ir_output~4.OUTPUTSELECT
exmemwrite => ir_output~3.OUTPUTSELECT
exmemwrite => ir_output~2.OUTPUTSELECT
exmemwrite => ir_output~1.OUTPUTSELECT
exmemwrite => ir_output~0.OUTPUTSELECT
exmemwrite => aluoutput_output~31.OUTPUTSELECT
exmemwrite => aluoutput_output~30.OUTPUTSELECT
exmemwrite => aluoutput_output~29.OUTPUTSELECT
exmemwrite => aluoutput_output~28.OUTPUTSELECT
exmemwrite => aluoutput_output~27.OUTPUTSELECT
exmemwrite => aluoutput_output~26.OUTPUTSELECT
exmemwrite => aluoutput_output~25.OUTPUTSELECT
exmemwrite => aluoutput_output~24.OUTPUTSELECT
exmemwrite => aluoutput_output~23.OUTPUTSELECT
exmemwrite => aluoutput_output~22.OUTPUTSELECT
exmemwrite => aluoutput_output~21.OUTPUTSELECT
exmemwrite => aluoutput_output~20.OUTPUTSELECT
exmemwrite => aluoutput_output~19.OUTPUTSELECT
exmemwrite => aluoutput_output~18.OUTPUTSELECT
exmemwrite => aluoutput_output~17.OUTPUTSELECT
exmemwrite => aluoutput_output~16.OUTPUTSELECT
exmemwrite => aluoutput_output~15.OUTPUTSELECT
exmemwrite => aluoutput_output~14.OUTPUTSELECT
exmemwrite => aluoutput_output~13.OUTPUTSELECT
exmemwrite => aluoutput_output~12.OUTPUTSELECT
exmemwrite => aluoutput_output~11.OUTPUTSELECT
exmemwrite => aluoutput_output~10.OUTPUTSELECT
exmemwrite => aluoutput_output~9.OUTPUTSELECT
exmemwrite => aluoutput_output~8.OUTPUTSELECT
exmemwrite => aluoutput_output~7.OUTPUTSELECT
exmemwrite => aluoutput_output~6.OUTPUTSELECT
exmemwrite => aluoutput_output~5.OUTPUTSELECT
exmemwrite => aluoutput_output~4.OUTPUTSELECT
exmemwrite => aluoutput_output~3.OUTPUTSELECT
exmemwrite => aluoutput_output~2.OUTPUTSELECT
exmemwrite => aluoutput_output~1.OUTPUTSELECT
exmemwrite => aluoutput_output~0.OUTPUTSELECT
exmemwrite => b_output~31.OUTPUTSELECT
exmemwrite => b_output~30.OUTPUTSELECT
exmemwrite => b_output~29.OUTPUTSELECT
exmemwrite => b_output~28.OUTPUTSELECT
exmemwrite => b_output~27.OUTPUTSELECT
exmemwrite => b_output~26.OUTPUTSELECT
exmemwrite => b_output~25.OUTPUTSELECT
exmemwrite => b_output~24.OUTPUTSELECT
exmemwrite => b_output~23.OUTPUTSELECT
exmemwrite => b_output~22.OUTPUTSELECT
exmemwrite => b_output~21.OUTPUTSELECT
exmemwrite => b_output~20.OUTPUTSELECT
exmemwrite => b_output~19.OUTPUTSELECT
exmemwrite => b_output~18.OUTPUTSELECT
exmemwrite => b_output~17.OUTPUTSELECT
exmemwrite => b_output~16.OUTPUTSELECT
exmemwrite => b_output~15.OUTPUTSELECT
exmemwrite => b_output~14.OUTPUTSELECT
exmemwrite => b_output~13.OUTPUTSELECT
exmemwrite => b_output~12.OUTPUTSELECT
exmemwrite => b_output~11.OUTPUTSELECT
exmemwrite => b_output~10.OUTPUTSELECT
exmemwrite => b_output~9.OUTPUTSELECT
exmemwrite => b_output~8.OUTPUTSELECT
exmemwrite => b_output~7.OUTPUTSELECT
exmemwrite => b_output~6.OUTPUTSELECT
exmemwrite => b_output~5.OUTPUTSELECT
exmemwrite => b_output~4.OUTPUTSELECT
exmemwrite => b_output~3.OUTPUTSELECT
exmemwrite => b_output~2.OUTPUTSELECT
exmemwrite => b_output~1.OUTPUTSELECT
exmemwrite => b_output~0.OUTPUTSELECT
aluouput_input[0] => aluoutput_output~31.DATAB
aluouput_input[1] => aluoutput_output~30.DATAB
aluouput_input[2] => aluoutput_output~29.DATAB
aluouput_input[3] => aluoutput_output~28.DATAB
aluouput_input[4] => aluoutput_output~27.DATAB
aluouput_input[5] => aluoutput_output~26.DATAB
aluouput_input[6] => aluoutput_output~25.DATAB
aluouput_input[7] => aluoutput_output~24.DATAB
aluouput_input[8] => aluoutput_output~23.DATAB
aluouput_input[9] => aluoutput_output~22.DATAB
aluouput_input[10] => aluoutput_output~21.DATAB
aluouput_input[11] => aluoutput_output~20.DATAB
aluouput_input[12] => aluoutput_output~19.DATAB
aluouput_input[13] => aluoutput_output~18.DATAB
aluouput_input[14] => aluoutput_output~17.DATAB
aluouput_input[15] => aluoutput_output~16.DATAB
aluouput_input[16] => aluoutput_output~15.DATAB
aluouput_input[17] => aluoutput_output~14.DATAB
aluouput_input[18] => aluoutput_output~13.DATAB
aluouput_input[19] => aluoutput_output~12.DATAB
aluouput_input[20] => aluoutput_output~11.DATAB
aluouput_input[21] => aluoutput_output~10.DATAB
aluouput_input[22] => aluoutput_output~9.DATAB
aluouput_input[23] => aluoutput_output~8.DATAB
aluouput_input[24] => aluoutput_output~7.DATAB
aluouput_input[25] => aluoutput_output~6.DATAB
aluouput_input[26] => aluoutput_output~5.DATAB
aluouput_input[27] => aluoutput_output~4.DATAB
aluouput_input[28] => aluoutput_output~3.DATAB
aluouput_input[29] => aluoutput_output~2.DATAB
aluouput_input[30] => aluoutput_output~1.DATAB
aluouput_input[31] => aluoutput_output~0.DATAB
ir_input[0] => ir_output~31.DATAB
ir_input[1] => ir_output~30.DATAB
ir_input[2] => ir_output~29.DATAB
ir_input[3] => ir_output~28.DATAB
ir_input[4] => ir_output~27.DATAB
ir_input[5] => ir_output~26.DATAB
ir_input[6] => ir_output~25.DATAB
ir_input[7] => ir_output~24.DATAB
ir_input[8] => ir_output~23.DATAB
ir_input[9] => ir_output~22.DATAB
ir_input[10] => ir_output~21.DATAB
ir_input[11] => ir_output~20.DATAB
ir_input[12] => ir_output~19.DATAB
ir_input[13] => ir_output~18.DATAB
ir_input[14] => ir_output~17.DATAB
ir_input[15] => ir_output~16.DATAB
ir_input[16] => ir_output~15.DATAB
ir_input[17] => ir_output~14.DATAB
ir_input[18] => ir_output~13.DATAB
ir_input[19] => ir_output~12.DATAB
ir_input[20] => ir_output~11.DATAB
ir_input[21] => ir_output~10.DATAB
ir_input[22] => ir_output~9.DATAB
ir_input[23] => ir_output~8.DATAB
ir_input[24] => ir_output~7.DATAB
ir_input[25] => ir_output~6.DATAB
ir_input[26] => ir_output~5.DATAB
ir_input[27] => ir_output~4.DATAB
ir_input[28] => ir_output~3.DATAB
ir_input[29] => ir_output~2.DATAB
ir_input[30] => ir_output~1.DATAB
ir_input[31] => ir_output~0.DATAB
b_input[0] => b_output~31.DATAB
b_input[1] => b_output~30.DATAB
b_input[2] => b_output~29.DATAB
b_input[3] => b_output~28.DATAB
b_input[4] => b_output~27.DATAB
b_input[5] => b_output~26.DATAB
b_input[6] => b_output~25.DATAB
b_input[7] => b_output~24.DATAB
b_input[8] => b_output~23.DATAB
b_input[9] => b_output~22.DATAB
b_input[10] => b_output~21.DATAB
b_input[11] => b_output~20.DATAB
b_input[12] => b_output~19.DATAB
b_input[13] => b_output~18.DATAB
b_input[14] => b_output~17.DATAB
b_input[15] => b_output~16.DATAB
b_input[16] => b_output~15.DATAB
b_input[17] => b_output~14.DATAB
b_input[18] => b_output~13.DATAB
b_input[19] => b_output~12.DATAB
b_input[20] => b_output~11.DATAB
b_input[21] => b_output~10.DATAB
b_input[22] => b_output~9.DATAB
b_input[23] => b_output~8.DATAB
b_input[24] => b_output~7.DATAB
b_input[25] => b_output~6.DATAB
b_input[26] => b_output~5.DATAB
b_input[27] => b_output~4.DATAB
b_input[28] => b_output~3.DATAB
b_input[29] => b_output~2.DATAB
b_input[30] => b_output~1.DATAB
b_input[31] => b_output~0.DATAB
b_output[0] <= b_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[1] <= b_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[2] <= b_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[3] <= b_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[4] <= b_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[5] <= b_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[6] <= b_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[7] <= b_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[8] <= b_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[9] <= b_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[10] <= b_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[11] <= b_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[12] <= b_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[13] <= b_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[14] <= b_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[15] <= b_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[16] <= b_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[17] <= b_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[18] <= b_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[19] <= b_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[20] <= b_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[21] <= b_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[22] <= b_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[23] <= b_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[24] <= b_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[25] <= b_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[26] <= b_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[27] <= b_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[28] <= b_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[29] <= b_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[30] <= b_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_output[31] <= b_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[0] <= ir_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[1] <= ir_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[2] <= ir_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[3] <= ir_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[4] <= ir_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[5] <= ir_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[6] <= ir_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[7] <= ir_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[8] <= ir_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[9] <= ir_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[10] <= ir_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[11] <= ir_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[12] <= ir_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[13] <= ir_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[14] <= ir_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[15] <= ir_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[16] <= ir_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[17] <= ir_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[18] <= ir_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[19] <= ir_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[20] <= ir_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[21] <= ir_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[22] <= ir_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[23] <= ir_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[24] <= ir_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[25] <= ir_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[26] <= ir_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[27] <= ir_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[28] <= ir_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[29] <= ir_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[30] <= ir_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[31] <= ir_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[0] <= aluoutput_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[1] <= aluoutput_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[2] <= aluoutput_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[3] <= aluoutput_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[4] <= aluoutput_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[5] <= aluoutput_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[6] <= aluoutput_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[7] <= aluoutput_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[8] <= aluoutput_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[9] <= aluoutput_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[10] <= aluoutput_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[11] <= aluoutput_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[12] <= aluoutput_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[13] <= aluoutput_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[14] <= aluoutput_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[15] <= aluoutput_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[16] <= aluoutput_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[17] <= aluoutput_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[18] <= aluoutput_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[19] <= aluoutput_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[20] <= aluoutput_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[21] <= aluoutput_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[22] <= aluoutput_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[23] <= aluoutput_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[24] <= aluoutput_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[25] <= aluoutput_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[26] <= aluoutput_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[27] <= aluoutput_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[28] <= aluoutput_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[29] <= aluoutput_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[30] <= aluoutput_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluoutput_output[31] <= aluoutput_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|zhong|control1:inst31
IR[0] => Mux7.IN69
IR[0] => Mux6.IN69
IR[0] => Mux5.IN36
IR[0] => Mux4.IN36
IR[0] => Mux3.IN69
IR[0] => Mux2.IN69
IR[0] => Mux1.IN69
IR[0] => Mux0.IN69
IR[1] => Mux7.IN68
IR[1] => Mux6.IN68
IR[1] => Mux5.IN35
IR[1] => Mux4.IN35
IR[1] => Mux3.IN68
IR[1] => Mux2.IN68
IR[1] => Mux1.IN68
IR[1] => Mux0.IN68
IR[2] => Mux7.IN67
IR[2] => Mux6.IN67
IR[2] => Mux3.IN67
IR[2] => Mux2.IN67
IR[2] => Mux1.IN67
IR[2] => Mux0.IN67
IR[3] => Mux7.IN66
IR[3] => Mux6.IN66
IR[3] => Mux5.IN34
IR[3] => Mux4.IN34
IR[3] => Mux3.IN66
IR[3] => Mux2.IN66
IR[3] => Mux1.IN66
IR[3] => Mux0.IN66
IR[4] => Mux7.IN65
IR[4] => Mux6.IN65
IR[4] => Mux5.IN33
IR[4] => Mux4.IN33
IR[4] => Mux3.IN65
IR[4] => Mux2.IN65
IR[4] => Mux1.IN65
IR[4] => Mux0.IN65
IR[5] => Mux7.IN64
IR[5] => Mux6.IN64
IR[5] => Mux5.IN32
IR[5] => Mux4.IN32
IR[5] => Mux3.IN64
IR[5] => Mux2.IN64
IR[5] => Mux1.IN64
IR[5] => Mux0.IN64
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
IR[16] => Equal37.IN4
IR[16] => Equal36.IN4
IR[16] => Equal35.IN4
IR[16] => Equal34.IN4
IR[17] => Equal37.IN3
IR[17] => Equal36.IN3
IR[17] => Equal35.IN3
IR[17] => Equal34.IN3
IR[18] => Equal37.IN2
IR[18] => Equal36.IN2
IR[18] => Equal35.IN2
IR[18] => Equal34.IN2
IR[19] => Equal37.IN1
IR[19] => Equal36.IN1
IR[19] => Equal35.IN1
IR[19] => Equal34.IN1
IR[20] => Equal37.IN0
IR[20] => Equal36.IN0
IR[20] => Equal35.IN0
IR[20] => Equal34.IN0
IR[21] => Equal25.IN4
IR[21] => Equal17.IN4
IR[21] => Equal13.IN4
IR[21] => Equal6.IN4
IR[22] => Equal25.IN3
IR[22] => Equal17.IN3
IR[22] => Equal13.IN3
IR[22] => Equal6.IN3
IR[23] => Equal25.IN2
IR[23] => Equal17.IN2
IR[23] => Equal13.IN2
IR[23] => Equal6.IN2
IR[24] => Equal25.IN1
IR[24] => Equal17.IN1
IR[24] => Equal13.IN1
IR[24] => Equal6.IN1
IR[25] => Equal25.IN0
IR[25] => Equal17.IN0
IR[25] => Equal13.IN0
IR[25] => Equal6.IN0
IR[26] => Equal0.IN0
IR[26] => Equal1.IN5
IR[26] => Equal2.IN0
IR[26] => Equal26.IN0
IR[26] => Equal27.IN5
IR[26] => Equal28.IN0
IR[26] => Equal29.IN5
IR[26] => Equal30.IN0
IR[26] => Equal31.IN5
IR[26] => Equal32.IN5
IR[26] => Equal33.IN0
IR[27] => Equal0.IN1
IR[27] => Equal1.IN0
IR[27] => Equal2.IN5
IR[27] => Equal26.IN1
IR[27] => Equal27.IN0
IR[27] => Equal28.IN5
IR[27] => Equal29.IN4
IR[27] => Equal30.IN1
IR[27] => Equal31.IN0
IR[27] => Equal32.IN4
IR[27] => Equal33.IN1
IR[28] => Equal0.IN2
IR[28] => Equal1.IN1
IR[28] => Equal2.IN1
IR[28] => Equal26.IN5
IR[28] => Equal27.IN4
IR[28] => Equal28.IN4
IR[28] => Equal29.IN3
IR[28] => Equal30.IN2
IR[28] => Equal31.IN1
IR[28] => Equal32.IN3
IR[28] => Equal33.IN2
IR[29] => Equal0.IN3
IR[29] => Equal1.IN2
IR[29] => Equal2.IN2
IR[29] => Equal26.IN2
IR[29] => Equal27.IN1
IR[29] => Equal28.IN1
IR[29] => Equal29.IN0
IR[29] => Equal30.IN5
IR[29] => Equal31.IN4
IR[29] => Equal32.IN2
IR[29] => Equal33.IN3
IR[30] => Equal0.IN4
IR[30] => Equal1.IN3
IR[30] => Equal2.IN3
IR[30] => Equal26.IN3
IR[30] => Equal27.IN2
IR[30] => Equal28.IN2
IR[30] => Equal29.IN1
IR[30] => Equal30.IN3
IR[30] => Equal31.IN2
IR[30] => Equal32.IN0
IR[30] => Equal33.IN5
IR[31] => Equal0.IN5
IR[31] => Equal1.IN4
IR[31] => Equal2.IN4
IR[31] => Equal26.IN4
IR[31] => Equal27.IN3
IR[31] => Equal28.IN3
IR[31] => Equal29.IN2
IR[31] => Equal30.IN4
IR[31] => Equal31.IN3
IR[31] => Equal32.IN1
IR[31] => Equal33.IN4
exmemir[0] => ~NO_FANOUT~
exmemir[1] => ~NO_FANOUT~
exmemir[2] => ~NO_FANOUT~
exmemir[3] => ~NO_FANOUT~
exmemir[4] => ~NO_FANOUT~
exmemir[5] => ~NO_FANOUT~
exmemir[6] => ~NO_FANOUT~
exmemir[7] => ~NO_FANOUT~
exmemir[8] => ~NO_FANOUT~
exmemir[9] => ~NO_FANOUT~
exmemir[10] => ~NO_FANOUT~
exmemir[11] => Equal34.IN9
exmemir[11] => Equal6.IN9
exmemir[12] => Equal34.IN8
exmemir[12] => Equal6.IN8
exmemir[13] => Equal34.IN7
exmemir[13] => Equal6.IN7
exmemir[14] => Equal34.IN6
exmemir[14] => Equal6.IN6
exmemir[15] => Equal34.IN5
exmemir[15] => Equal6.IN5
exmemir[16] => Equal35.IN9
exmemir[16] => Equal13.IN9
exmemir[17] => Equal35.IN8
exmemir[17] => Equal13.IN8
exmemir[18] => Equal35.IN7
exmemir[18] => Equal13.IN7
exmemir[19] => Equal35.IN6
exmemir[19] => Equal13.IN6
exmemir[20] => Equal35.IN5
exmemir[20] => Equal13.IN5
exmemir[21] => ~NO_FANOUT~
exmemir[22] => ~NO_FANOUT~
exmemir[23] => ~NO_FANOUT~
exmemir[24] => ~NO_FANOUT~
exmemir[25] => ~NO_FANOUT~
exmemir[26] => Equal3.IN0
exmemir[26] => Equal4.IN5
exmemir[26] => Equal5.IN0
exmemir[26] => Equal7.IN0
exmemir[26] => Equal8.IN5
exmemir[26] => Equal9.IN0
exmemir[26] => Equal10.IN5
exmemir[26] => Equal11.IN0
exmemir[26] => Equal12.IN5
exmemir[27] => Equal3.IN1
exmemir[27] => Equal4.IN0
exmemir[27] => Equal5.IN5
exmemir[27] => Equal7.IN1
exmemir[27] => Equal8.IN0
exmemir[27] => Equal9.IN5
exmemir[27] => Equal10.IN4
exmemir[27] => Equal11.IN1
exmemir[27] => Equal12.IN0
exmemir[28] => Equal3.IN2
exmemir[28] => Equal4.IN1
exmemir[28] => Equal5.IN1
exmemir[28] => Equal7.IN5
exmemir[28] => Equal8.IN4
exmemir[28] => Equal9.IN4
exmemir[28] => Equal10.IN3
exmemir[28] => Equal11.IN2
exmemir[28] => Equal12.IN1
exmemir[29] => Equal3.IN3
exmemir[29] => Equal4.IN2
exmemir[29] => Equal5.IN2
exmemir[29] => Equal7.IN2
exmemir[29] => Equal8.IN1
exmemir[29] => Equal9.IN1
exmemir[29] => Equal10.IN0
exmemir[29] => Equal11.IN5
exmemir[29] => Equal12.IN4
exmemir[30] => Equal3.IN4
exmemir[30] => Equal4.IN3
exmemir[30] => Equal5.IN3
exmemir[30] => Equal7.IN3
exmemir[30] => Equal8.IN2
exmemir[30] => Equal9.IN2
exmemir[30] => Equal10.IN1
exmemir[30] => Equal11.IN3
exmemir[30] => Equal12.IN2
exmemir[31] => Equal3.IN5
exmemir[31] => Equal4.IN4
exmemir[31] => Equal5.IN4
exmemir[31] => Equal7.IN4
exmemir[31] => Equal8.IN3
exmemir[31] => Equal9.IN3
exmemir[31] => Equal10.IN2
exmemir[31] => Equal11.IN4
exmemir[31] => Equal12.IN3
memwbir[0] => ~NO_FANOUT~
memwbir[1] => ~NO_FANOUT~
memwbir[2] => ~NO_FANOUT~
memwbir[3] => ~NO_FANOUT~
memwbir[4] => ~NO_FANOUT~
memwbir[5] => ~NO_FANOUT~
memwbir[6] => ~NO_FANOUT~
memwbir[7] => ~NO_FANOUT~
memwbir[8] => ~NO_FANOUT~
memwbir[9] => ~NO_FANOUT~
memwbir[10] => ~NO_FANOUT~
memwbir[11] => Equal36.IN9
memwbir[11] => Equal17.IN9
memwbir[12] => Equal36.IN8
memwbir[12] => Equal17.IN8
memwbir[13] => Equal36.IN7
memwbir[13] => Equal17.IN7
memwbir[14] => Equal36.IN6
memwbir[14] => Equal17.IN6
memwbir[15] => Equal36.IN5
memwbir[15] => Equal17.IN5
memwbir[16] => Equal37.IN9
memwbir[16] => Equal25.IN9
memwbir[17] => Equal37.IN8
memwbir[17] => Equal25.IN8
memwbir[18] => Equal37.IN7
memwbir[18] => Equal25.IN7
memwbir[19] => Equal37.IN6
memwbir[19] => Equal25.IN6
memwbir[20] => Equal37.IN5
memwbir[20] => Equal25.IN5
memwbir[21] => ~NO_FANOUT~
memwbir[22] => ~NO_FANOUT~
memwbir[23] => ~NO_FANOUT~
memwbir[24] => ~NO_FANOUT~
memwbir[25] => ~NO_FANOUT~
memwbir[26] => Equal14.IN0
memwbir[26] => Equal15.IN5
memwbir[26] => Equal16.IN0
memwbir[26] => Equal18.IN0
memwbir[26] => Equal19.IN5
memwbir[26] => Equal20.IN0
memwbir[26] => Equal21.IN5
memwbir[26] => Equal22.IN0
memwbir[26] => Equal23.IN5
memwbir[26] => Equal24.IN5
memwbir[27] => Equal14.IN1
memwbir[27] => Equal15.IN0
memwbir[27] => Equal16.IN5
memwbir[27] => Equal18.IN1
memwbir[27] => Equal19.IN0
memwbir[27] => Equal20.IN5
memwbir[27] => Equal21.IN4
memwbir[27] => Equal22.IN1
memwbir[27] => Equal23.IN0
memwbir[27] => Equal24.IN4
memwbir[28] => Equal14.IN2
memwbir[28] => Equal15.IN1
memwbir[28] => Equal16.IN1
memwbir[28] => Equal18.IN5
memwbir[28] => Equal19.IN4
memwbir[28] => Equal20.IN4
memwbir[28] => Equal21.IN3
memwbir[28] => Equal22.IN2
memwbir[28] => Equal23.IN1
memwbir[28] => Equal24.IN3
memwbir[29] => Equal14.IN3
memwbir[29] => Equal15.IN2
memwbir[29] => Equal16.IN2
memwbir[29] => Equal18.IN2
memwbir[29] => Equal19.IN1
memwbir[29] => Equal20.IN1
memwbir[29] => Equal21.IN0
memwbir[29] => Equal22.IN5
memwbir[29] => Equal23.IN4
memwbir[29] => Equal24.IN2
memwbir[30] => Equal14.IN4
memwbir[30] => Equal15.IN3
memwbir[30] => Equal16.IN3
memwbir[30] => Equal18.IN3
memwbir[30] => Equal19.IN2
memwbir[30] => Equal20.IN2
memwbir[30] => Equal21.IN1
memwbir[30] => Equal22.IN3
memwbir[30] => Equal23.IN2
memwbir[30] => Equal24.IN0
memwbir[31] => Equal14.IN5
memwbir[31] => Equal15.IN4
memwbir[31] => Equal16.IN4
memwbir[31] => Equal18.IN4
memwbir[31] => Equal19.IN3
memwbir[31] => Equal20.IN3
memwbir[31] => Equal21.IN2
memwbir[31] => Equal22.IN4
memwbir[31] => Equal23.IN3
memwbir[31] => Equal24.IN1
exmem_rwrite <= <VCC>
mux4_s[0] <= mux4_s~37.DB_MAX_OUTPUT_PORT_TYPE
mux4_s[1] <= mux4_s~36.DB_MAX_OUTPUT_PORT_TYPE
mux4_s[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
mux5_s[0] <= mux5_s~72.DB_MAX_OUTPUT_PORT_TYPE
mux5_s[1] <= mux5_s~71.DB_MAX_OUTPUT_PORT_TYPE
mux5_s[2] <= mux5_s~70.DB_MAX_OUTPUT_PORT_TYPE
mux6_s[0] <= mux6_s~35.DB_MAX_OUTPUT_PORT_TYPE
mux6_s[1] <= mux6_s~34.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[0] <= alu_sel[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[1] <= alu_sel[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[2] <= alu_sel[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[3] <= alu_sel[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|zhong|idexreg:inst17
clk => rs_output[31]~reg0.CLK
clk => rs_output[30]~reg0.CLK
clk => rs_output[29]~reg0.CLK
clk => rs_output[28]~reg0.CLK
clk => rs_output[27]~reg0.CLK
clk => rs_output[26]~reg0.CLK
clk => rs_output[25]~reg0.CLK
clk => rs_output[24]~reg0.CLK
clk => rs_output[23]~reg0.CLK
clk => rs_output[22]~reg0.CLK
clk => rs_output[21]~reg0.CLK
clk => rs_output[20]~reg0.CLK
clk => rs_output[19]~reg0.CLK
clk => rs_output[18]~reg0.CLK
clk => rs_output[17]~reg0.CLK
clk => rs_output[16]~reg0.CLK
clk => rs_output[15]~reg0.CLK
clk => rs_output[14]~reg0.CLK
clk => rs_output[13]~reg0.CLK
clk => rs_output[12]~reg0.CLK
clk => rs_output[11]~reg0.CLK
clk => rs_output[10]~reg0.CLK
clk => rs_output[9]~reg0.CLK
clk => rs_output[8]~reg0.CLK
clk => rs_output[7]~reg0.CLK
clk => rs_output[6]~reg0.CLK
clk => rs_output[5]~reg0.CLK
clk => rs_output[4]~reg0.CLK
clk => rs_output[3]~reg0.CLK
clk => rs_output[2]~reg0.CLK
clk => rs_output[1]~reg0.CLK
clk => rs_output[0]~reg0.CLK
clk => rt_output[31]~reg0.CLK
clk => rt_output[30]~reg0.CLK
clk => rt_output[29]~reg0.CLK
clk => rt_output[28]~reg0.CLK
clk => rt_output[27]~reg0.CLK
clk => rt_output[26]~reg0.CLK
clk => rt_output[25]~reg0.CLK
clk => rt_output[24]~reg0.CLK
clk => rt_output[23]~reg0.CLK
clk => rt_output[22]~reg0.CLK
clk => rt_output[21]~reg0.CLK
clk => rt_output[20]~reg0.CLK
clk => rt_output[19]~reg0.CLK
clk => rt_output[18]~reg0.CLK
clk => rt_output[17]~reg0.CLK
clk => rt_output[16]~reg0.CLK
clk => rt_output[15]~reg0.CLK
clk => rt_output[14]~reg0.CLK
clk => rt_output[13]~reg0.CLK
clk => rt_output[12]~reg0.CLK
clk => rt_output[11]~reg0.CLK
clk => rt_output[10]~reg0.CLK
clk => rt_output[9]~reg0.CLK
clk => rt_output[8]~reg0.CLK
clk => rt_output[7]~reg0.CLK
clk => rt_output[6]~reg0.CLK
clk => rt_output[5]~reg0.CLK
clk => rt_output[4]~reg0.CLK
clk => rt_output[3]~reg0.CLK
clk => rt_output[2]~reg0.CLK
clk => rt_output[1]~reg0.CLK
clk => rt_output[0]~reg0.CLK
clk => imm_output[31]~reg0.CLK
clk => imm_output[30]~reg0.CLK
clk => imm_output[29]~reg0.CLK
clk => imm_output[28]~reg0.CLK
clk => imm_output[27]~reg0.CLK
clk => imm_output[26]~reg0.CLK
clk => imm_output[25]~reg0.CLK
clk => imm_output[24]~reg0.CLK
clk => imm_output[23]~reg0.CLK
clk => imm_output[22]~reg0.CLK
clk => imm_output[21]~reg0.CLK
clk => imm_output[20]~reg0.CLK
clk => imm_output[19]~reg0.CLK
clk => imm_output[18]~reg0.CLK
clk => imm_output[17]~reg0.CLK
clk => imm_output[16]~reg0.CLK
clk => imm_output[15]~reg0.CLK
clk => imm_output[14]~reg0.CLK
clk => imm_output[13]~reg0.CLK
clk => imm_output[12]~reg0.CLK
clk => imm_output[11]~reg0.CLK
clk => imm_output[10]~reg0.CLK
clk => imm_output[9]~reg0.CLK
clk => imm_output[8]~reg0.CLK
clk => imm_output[7]~reg0.CLK
clk => imm_output[6]~reg0.CLK
clk => imm_output[5]~reg0.CLK
clk => imm_output[4]~reg0.CLK
clk => imm_output[3]~reg0.CLK
clk => imm_output[2]~reg0.CLK
clk => imm_output[1]~reg0.CLK
clk => imm_output[0]~reg0.CLK
clk => ir_output[31]~reg0.CLK
clk => ir_output[30]~reg0.CLK
clk => ir_output[29]~reg0.CLK
clk => ir_output[28]~reg0.CLK
clk => ir_output[27]~reg0.CLK
clk => ir_output[26]~reg0.CLK
clk => ir_output[25]~reg0.CLK
clk => ir_output[24]~reg0.CLK
clk => ir_output[23]~reg0.CLK
clk => ir_output[22]~reg0.CLK
clk => ir_output[21]~reg0.CLK
clk => ir_output[20]~reg0.CLK
clk => ir_output[19]~reg0.CLK
clk => ir_output[18]~reg0.CLK
clk => ir_output[17]~reg0.CLK
clk => ir_output[16]~reg0.CLK
clk => ir_output[15]~reg0.CLK
clk => ir_output[14]~reg0.CLK
clk => ir_output[13]~reg0.CLK
clk => ir_output[12]~reg0.CLK
clk => ir_output[11]~reg0.CLK
clk => ir_output[10]~reg0.CLK
clk => ir_output[9]~reg0.CLK
clk => ir_output[8]~reg0.CLK
clk => ir_output[7]~reg0.CLK
clk => ir_output[6]~reg0.CLK
clk => ir_output[5]~reg0.CLK
clk => ir_output[4]~reg0.CLK
clk => ir_output[3]~reg0.CLK
clk => ir_output[2]~reg0.CLK
clk => ir_output[1]~reg0.CLK
clk => ir_output[0]~reg0.CLK
clk => shamt_output[31]~reg0.CLK
clk => shamt_output[30]~reg0.CLK
clk => shamt_output[29]~reg0.CLK
clk => shamt_output[28]~reg0.CLK
clk => shamt_output[27]~reg0.CLK
clk => shamt_output[26]~reg0.CLK
clk => shamt_output[25]~reg0.CLK
clk => shamt_output[24]~reg0.CLK
clk => shamt_output[23]~reg0.CLK
clk => shamt_output[22]~reg0.CLK
clk => shamt_output[21]~reg0.CLK
clk => shamt_output[20]~reg0.CLK
clk => shamt_output[19]~reg0.CLK
clk => shamt_output[18]~reg0.CLK
clk => shamt_output[17]~reg0.CLK
clk => shamt_output[16]~reg0.CLK
clk => shamt_output[15]~reg0.CLK
clk => shamt_output[14]~reg0.CLK
clk => shamt_output[13]~reg0.CLK
clk => shamt_output[12]~reg0.CLK
clk => shamt_output[11]~reg0.CLK
clk => shamt_output[10]~reg0.CLK
clk => shamt_output[9]~reg0.CLK
clk => shamt_output[8]~reg0.CLK
clk => shamt_output[7]~reg0.CLK
clk => shamt_output[6]~reg0.CLK
clk => shamt_output[5]~reg0.CLK
clk => shamt_output[4]~reg0.CLK
clk => shamt_output[3]~reg0.CLK
clk => shamt_output[2]~reg0.CLK
clk => shamt_output[1]~reg0.CLK
clk => shamt_output[0]~reg0.CLK
reset => rs_output[31]~reg0.ACLR
reset => rs_output[30]~reg0.ACLR
reset => rs_output[29]~reg0.ACLR
reset => rs_output[28]~reg0.ACLR
reset => rs_output[27]~reg0.ACLR
reset => rs_output[26]~reg0.ACLR
reset => rs_output[25]~reg0.ACLR
reset => rs_output[24]~reg0.ACLR
reset => rs_output[23]~reg0.ACLR
reset => rs_output[22]~reg0.ACLR
reset => rs_output[21]~reg0.ACLR
reset => rs_output[20]~reg0.ACLR
reset => rs_output[19]~reg0.ACLR
reset => rs_output[18]~reg0.ACLR
reset => rs_output[17]~reg0.ACLR
reset => rs_output[16]~reg0.ACLR
reset => rs_output[15]~reg0.ACLR
reset => rs_output[14]~reg0.ACLR
reset => rs_output[13]~reg0.ACLR
reset => rs_output[12]~reg0.ACLR
reset => rs_output[11]~reg0.ACLR
reset => rs_output[10]~reg0.ACLR
reset => rs_output[9]~reg0.ACLR
reset => rs_output[8]~reg0.ACLR
reset => rs_output[7]~reg0.ACLR
reset => rs_output[6]~reg0.ACLR
reset => rs_output[5]~reg0.ACLR
reset => rs_output[4]~reg0.ACLR
reset => rs_output[3]~reg0.ACLR
reset => rs_output[2]~reg0.ACLR
reset => rs_output[1]~reg0.ACLR
reset => rs_output[0]~reg0.ACLR
reset => rt_output[31]~reg0.ACLR
reset => rt_output[30]~reg0.ACLR
reset => rt_output[29]~reg0.ACLR
reset => rt_output[28]~reg0.ACLR
reset => rt_output[27]~reg0.ACLR
reset => rt_output[26]~reg0.ACLR
reset => rt_output[25]~reg0.ACLR
reset => rt_output[24]~reg0.ACLR
reset => rt_output[23]~reg0.ACLR
reset => rt_output[22]~reg0.ACLR
reset => rt_output[21]~reg0.ACLR
reset => rt_output[20]~reg0.ACLR
reset => rt_output[19]~reg0.ACLR
reset => rt_output[18]~reg0.ACLR
reset => rt_output[17]~reg0.ACLR
reset => rt_output[16]~reg0.ACLR
reset => rt_output[15]~reg0.ACLR
reset => rt_output[14]~reg0.ACLR
reset => rt_output[13]~reg0.ACLR
reset => rt_output[12]~reg0.ACLR
reset => rt_output[11]~reg0.ACLR
reset => rt_output[10]~reg0.ACLR
reset => rt_output[9]~reg0.ACLR
reset => rt_output[8]~reg0.ACLR
reset => rt_output[7]~reg0.ACLR
reset => rt_output[6]~reg0.ACLR
reset => rt_output[5]~reg0.ACLR
reset => rt_output[4]~reg0.ACLR
reset => rt_output[3]~reg0.ACLR
reset => rt_output[2]~reg0.ACLR
reset => rt_output[1]~reg0.ACLR
reset => rt_output[0]~reg0.ACLR
reset => imm_output[31]~reg0.ACLR
reset => imm_output[30]~reg0.ACLR
reset => imm_output[29]~reg0.ACLR
reset => imm_output[28]~reg0.ACLR
reset => imm_output[27]~reg0.ACLR
reset => imm_output[26]~reg0.ACLR
reset => imm_output[25]~reg0.ACLR
reset => imm_output[24]~reg0.ACLR
reset => imm_output[23]~reg0.ACLR
reset => imm_output[22]~reg0.ACLR
reset => imm_output[21]~reg0.ACLR
reset => imm_output[20]~reg0.ACLR
reset => imm_output[19]~reg0.ACLR
reset => imm_output[18]~reg0.ACLR
reset => imm_output[17]~reg0.ACLR
reset => imm_output[16]~reg0.ACLR
reset => imm_output[15]~reg0.ACLR
reset => imm_output[14]~reg0.ACLR
reset => imm_output[13]~reg0.ACLR
reset => imm_output[12]~reg0.ACLR
reset => imm_output[11]~reg0.ACLR
reset => imm_output[10]~reg0.ACLR
reset => imm_output[9]~reg0.ACLR
reset => imm_output[8]~reg0.ACLR
reset => imm_output[7]~reg0.ACLR
reset => imm_output[6]~reg0.ACLR
reset => imm_output[5]~reg0.ACLR
reset => imm_output[4]~reg0.ACLR
reset => imm_output[3]~reg0.ACLR
reset => imm_output[2]~reg0.ACLR
reset => imm_output[1]~reg0.ACLR
reset => imm_output[0]~reg0.ACLR
reset => ir_output[31]~reg0.ACLR
reset => ir_output[30]~reg0.ACLR
reset => ir_output[29]~reg0.ACLR
reset => ir_output[28]~reg0.ACLR
reset => ir_output[27]~reg0.ACLR
reset => ir_output[26]~reg0.ACLR
reset => ir_output[25]~reg0.ACLR
reset => ir_output[24]~reg0.ACLR
reset => ir_output[23]~reg0.ACLR
reset => ir_output[22]~reg0.ACLR
reset => ir_output[21]~reg0.ACLR
reset => ir_output[20]~reg0.ACLR
reset => ir_output[19]~reg0.ACLR
reset => ir_output[18]~reg0.ACLR
reset => ir_output[17]~reg0.ACLR
reset => ir_output[16]~reg0.ACLR
reset => ir_output[15]~reg0.ACLR
reset => ir_output[14]~reg0.ACLR
reset => ir_output[13]~reg0.ACLR
reset => ir_output[12]~reg0.ACLR
reset => ir_output[11]~reg0.ACLR
reset => ir_output[10]~reg0.ACLR
reset => ir_output[9]~reg0.ACLR
reset => ir_output[8]~reg0.ACLR
reset => ir_output[7]~reg0.ACLR
reset => ir_output[6]~reg0.ACLR
reset => ir_output[5]~reg0.ACLR
reset => ir_output[4]~reg0.ACLR
reset => ir_output[3]~reg0.ACLR
reset => ir_output[2]~reg0.ACLR
reset => ir_output[1]~reg0.ACLR
reset => ir_output[0]~reg0.ACLR
reset => shamt_output[31]~reg0.ACLR
reset => shamt_output[30]~reg0.ACLR
reset => shamt_output[29]~reg0.ACLR
reset => shamt_output[28]~reg0.ACLR
reset => shamt_output[27]~reg0.ACLR
reset => shamt_output[26]~reg0.ACLR
reset => shamt_output[25]~reg0.ACLR
reset => shamt_output[24]~reg0.ACLR
reset => shamt_output[23]~reg0.ACLR
reset => shamt_output[22]~reg0.ACLR
reset => shamt_output[21]~reg0.ACLR
reset => shamt_output[20]~reg0.ACLR
reset => shamt_output[19]~reg0.ACLR
reset => shamt_output[18]~reg0.ACLR
reset => shamt_output[17]~reg0.ACLR
reset => shamt_output[16]~reg0.ACLR
reset => shamt_output[15]~reg0.ACLR
reset => shamt_output[14]~reg0.ACLR
reset => shamt_output[13]~reg0.ACLR
reset => shamt_output[12]~reg0.ACLR
reset => shamt_output[11]~reg0.ACLR
reset => shamt_output[10]~reg0.ACLR
reset => shamt_output[9]~reg0.ACLR
reset => shamt_output[8]~reg0.ACLR
reset => shamt_output[7]~reg0.ACLR
reset => shamt_output[6]~reg0.ACLR
reset => shamt_output[5]~reg0.ACLR
reset => shamt_output[4]~reg0.ACLR
reset => shamt_output[3]~reg0.ACLR
reset => shamt_output[2]~reg0.ACLR
reset => shamt_output[1]~reg0.ACLR
reset => shamt_output[0]~reg0.ACLR
idexclear => process_0~1.IN0
idexclear => process_0~0.IN0
idexwrite => process_0~1.IN1
idexwrite => process_0~0.IN1
rs_input[0] => rs_output~63.DATAB
rs_input[1] => rs_output~62.DATAB
rs_input[2] => rs_output~61.DATAB
rs_input[3] => rs_output~60.DATAB
rs_input[4] => rs_output~59.DATAB
rs_input[5] => rs_output~58.DATAB
rs_input[6] => rs_output~57.DATAB
rs_input[7] => rs_output~56.DATAB
rs_input[8] => rs_output~55.DATAB
rs_input[9] => rs_output~54.DATAB
rs_input[10] => rs_output~53.DATAB
rs_input[11] => rs_output~52.DATAB
rs_input[12] => rs_output~51.DATAB
rs_input[13] => rs_output~50.DATAB
rs_input[14] => rs_output~49.DATAB
rs_input[15] => rs_output~48.DATAB
rs_input[16] => rs_output~47.DATAB
rs_input[17] => rs_output~46.DATAB
rs_input[18] => rs_output~45.DATAB
rs_input[19] => rs_output~44.DATAB
rs_input[20] => rs_output~43.DATAB
rs_input[21] => rs_output~42.DATAB
rs_input[22] => rs_output~41.DATAB
rs_input[23] => rs_output~40.DATAB
rs_input[24] => rs_output~39.DATAB
rs_input[25] => rs_output~38.DATAB
rs_input[26] => rs_output~37.DATAB
rs_input[27] => rs_output~36.DATAB
rs_input[28] => rs_output~35.DATAB
rs_input[29] => rs_output~34.DATAB
rs_input[30] => rs_output~33.DATAB
rs_input[31] => rs_output~32.DATAB
rt_input[0] => rt_output~63.DATAB
rt_input[1] => rt_output~62.DATAB
rt_input[2] => rt_output~61.DATAB
rt_input[3] => rt_output~60.DATAB
rt_input[4] => rt_output~59.DATAB
rt_input[5] => rt_output~58.DATAB
rt_input[6] => rt_output~57.DATAB
rt_input[7] => rt_output~56.DATAB
rt_input[8] => rt_output~55.DATAB
rt_input[9] => rt_output~54.DATAB
rt_input[10] => rt_output~53.DATAB
rt_input[11] => rt_output~52.DATAB
rt_input[12] => rt_output~51.DATAB
rt_input[13] => rt_output~50.DATAB
rt_input[14] => rt_output~49.DATAB
rt_input[15] => rt_output~48.DATAB
rt_input[16] => rt_output~47.DATAB
rt_input[17] => rt_output~46.DATAB
rt_input[18] => rt_output~45.DATAB
rt_input[19] => rt_output~44.DATAB
rt_input[20] => rt_output~43.DATAB
rt_input[21] => rt_output~42.DATAB
rt_input[22] => rt_output~41.DATAB
rt_input[23] => rt_output~40.DATAB
rt_input[24] => rt_output~39.DATAB
rt_input[25] => rt_output~38.DATAB
rt_input[26] => rt_output~37.DATAB
rt_input[27] => rt_output~36.DATAB
rt_input[28] => rt_output~35.DATAB
rt_input[29] => rt_output~34.DATAB
rt_input[30] => rt_output~33.DATAB
rt_input[31] => rt_output~32.DATAB
shamt_input[0] => shamt_output~63.DATAB
shamt_input[1] => shamt_output~62.DATAB
shamt_input[2] => shamt_output~61.DATAB
shamt_input[3] => shamt_output~60.DATAB
shamt_input[4] => shamt_output~59.DATAB
shamt_input[5] => shamt_output~58.DATAB
shamt_input[6] => shamt_output~57.DATAB
shamt_input[7] => shamt_output~56.DATAB
shamt_input[8] => shamt_output~55.DATAB
shamt_input[9] => shamt_output~54.DATAB
shamt_input[10] => shamt_output~53.DATAB
shamt_input[11] => shamt_output~52.DATAB
shamt_input[12] => shamt_output~51.DATAB
shamt_input[13] => shamt_output~50.DATAB
shamt_input[14] => shamt_output~49.DATAB
shamt_input[15] => shamt_output~48.DATAB
shamt_input[16] => shamt_output~47.DATAB
shamt_input[17] => shamt_output~46.DATAB
shamt_input[18] => shamt_output~45.DATAB
shamt_input[19] => shamt_output~44.DATAB
shamt_input[20] => shamt_output~43.DATAB
shamt_input[21] => shamt_output~42.DATAB
shamt_input[22] => shamt_output~41.DATAB
shamt_input[23] => shamt_output~40.DATAB
shamt_input[24] => shamt_output~39.DATAB
shamt_input[25] => shamt_output~38.DATAB
shamt_input[26] => shamt_output~37.DATAB
shamt_input[27] => shamt_output~36.DATAB
shamt_input[28] => shamt_output~35.DATAB
shamt_input[29] => shamt_output~34.DATAB
shamt_input[30] => shamt_output~33.DATAB
shamt_input[31] => shamt_output~32.DATAB
imm_input[0] => imm_output~63.DATAB
imm_input[1] => imm_output~62.DATAB
imm_input[2] => imm_output~61.DATAB
imm_input[3] => imm_output~60.DATAB
imm_input[4] => imm_output~59.DATAB
imm_input[5] => imm_output~58.DATAB
imm_input[6] => imm_output~57.DATAB
imm_input[7] => imm_output~56.DATAB
imm_input[8] => imm_output~55.DATAB
imm_input[9] => imm_output~54.DATAB
imm_input[10] => imm_output~53.DATAB
imm_input[11] => imm_output~52.DATAB
imm_input[12] => imm_output~51.DATAB
imm_input[13] => imm_output~50.DATAB
imm_input[14] => imm_output~49.DATAB
imm_input[15] => imm_output~48.DATAB
imm_input[16] => imm_output~47.DATAB
imm_input[17] => imm_output~46.DATAB
imm_input[18] => imm_output~45.DATAB
imm_input[19] => imm_output~44.DATAB
imm_input[20] => imm_output~43.DATAB
imm_input[21] => imm_output~42.DATAB
imm_input[22] => imm_output~41.DATAB
imm_input[23] => imm_output~40.DATAB
imm_input[24] => imm_output~39.DATAB
imm_input[25] => imm_output~38.DATAB
imm_input[26] => imm_output~37.DATAB
imm_input[27] => imm_output~36.DATAB
imm_input[28] => imm_output~35.DATAB
imm_input[29] => imm_output~34.DATAB
imm_input[30] => imm_output~33.DATAB
imm_input[31] => imm_output~32.DATAB
ir_input[0] => ir_output~63.DATAB
ir_input[1] => ir_output~62.DATAB
ir_input[2] => ir_output~61.DATAB
ir_input[3] => ir_output~60.DATAB
ir_input[4] => ir_output~59.DATAB
ir_input[5] => ir_output~58.DATAB
ir_input[6] => ir_output~57.DATAB
ir_input[7] => ir_output~56.DATAB
ir_input[8] => ir_output~55.DATAB
ir_input[9] => ir_output~54.DATAB
ir_input[10] => ir_output~53.DATAB
ir_input[11] => ir_output~52.DATAB
ir_input[12] => ir_output~51.DATAB
ir_input[13] => ir_output~50.DATAB
ir_input[14] => ir_output~49.DATAB
ir_input[15] => ir_output~48.DATAB
ir_input[16] => ir_output~47.DATAB
ir_input[17] => ir_output~46.DATAB
ir_input[18] => ir_output~45.DATAB
ir_input[19] => ir_output~44.DATAB
ir_input[20] => ir_output~43.DATAB
ir_input[21] => ir_output~42.DATAB
ir_input[22] => ir_output~41.DATAB
ir_input[23] => ir_output~40.DATAB
ir_input[24] => ir_output~39.DATAB
ir_input[25] => ir_output~38.DATAB
ir_input[26] => ir_output~37.DATAB
ir_input[27] => ir_output~36.DATAB
ir_input[28] => ir_output~35.DATAB
ir_input[29] => ir_output~34.DATAB
ir_input[30] => ir_output~33.DATAB
ir_input[31] => ir_output~32.DATAB
rs_output[0] <= rs_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[1] <= rs_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[2] <= rs_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[3] <= rs_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[4] <= rs_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[5] <= rs_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[6] <= rs_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[7] <= rs_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[8] <= rs_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[9] <= rs_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[10] <= rs_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[11] <= rs_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[12] <= rs_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[13] <= rs_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[14] <= rs_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[15] <= rs_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[16] <= rs_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[17] <= rs_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[18] <= rs_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[19] <= rs_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[20] <= rs_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[21] <= rs_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[22] <= rs_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[23] <= rs_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[24] <= rs_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[25] <= rs_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[26] <= rs_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[27] <= rs_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[28] <= rs_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[29] <= rs_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[30] <= rs_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs_output[31] <= rs_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[0] <= rt_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[1] <= rt_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[2] <= rt_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[3] <= rt_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[4] <= rt_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[5] <= rt_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[6] <= rt_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[7] <= rt_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[8] <= rt_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[9] <= rt_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[10] <= rt_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[11] <= rt_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[12] <= rt_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[13] <= rt_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[14] <= rt_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[15] <= rt_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[16] <= rt_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[17] <= rt_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[18] <= rt_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[19] <= rt_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[20] <= rt_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[21] <= rt_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[22] <= rt_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[23] <= rt_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[24] <= rt_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[25] <= rt_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[26] <= rt_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[27] <= rt_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[28] <= rt_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[29] <= rt_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[30] <= rt_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt_output[31] <= rt_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[0] <= shamt_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[1] <= shamt_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[2] <= shamt_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[3] <= shamt_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[4] <= shamt_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[5] <= shamt_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[6] <= shamt_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[7] <= shamt_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[8] <= shamt_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[9] <= shamt_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[10] <= shamt_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[11] <= shamt_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[12] <= shamt_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[13] <= shamt_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[14] <= shamt_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[15] <= shamt_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[16] <= shamt_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[17] <= shamt_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[18] <= shamt_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[19] <= shamt_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[20] <= shamt_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[21] <= shamt_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[22] <= shamt_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[23] <= shamt_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[24] <= shamt_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[25] <= shamt_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[26] <= shamt_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[27] <= shamt_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[28] <= shamt_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[29] <= shamt_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[30] <= shamt_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt_output[31] <= shamt_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[0] <= ir_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[1] <= ir_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[2] <= ir_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[3] <= ir_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[4] <= ir_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[5] <= ir_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[6] <= ir_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[7] <= ir_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[8] <= ir_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[9] <= ir_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[10] <= ir_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[11] <= ir_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[12] <= ir_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[13] <= ir_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[14] <= ir_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[15] <= ir_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[16] <= ir_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[17] <= ir_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[18] <= ir_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[19] <= ir_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[20] <= ir_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[21] <= ir_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[22] <= ir_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[23] <= ir_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[24] <= ir_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[25] <= ir_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[26] <= ir_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[27] <= ir_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[28] <= ir_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[29] <= ir_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[30] <= ir_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[31] <= ir_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[0] <= imm_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[1] <= imm_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[2] <= imm_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[3] <= imm_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[4] <= imm_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[5] <= imm_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[6] <= imm_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[7] <= imm_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[8] <= imm_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[9] <= imm_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[10] <= imm_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[11] <= imm_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[12] <= imm_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[13] <= imm_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[14] <= imm_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[15] <= imm_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[16] <= imm_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[17] <= imm_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[18] <= imm_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[19] <= imm_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[20] <= imm_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[21] <= imm_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[22] <= imm_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[23] <= imm_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[24] <= imm_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[25] <= imm_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[26] <= imm_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[27] <= imm_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[28] <= imm_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[29] <= imm_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[30] <= imm_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_output[31] <= imm_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|zhong|signextender:inst8
ExtOp[0] => Equal1.IN3
ExtOp[0] => Equal0.IN3
ExtOp[1] => Equal1.IN2
ExtOp[1] => Equal0.IN2
data1[0] => data[0]~0.DATAB
data1[0] => data~32.DATAB
data1[1] => data[1]~1.DATAB
data1[1] => data~31.DATAB
data1[2] => data[2]~2.DATAB
data1[2] => data~30.DATAB
data1[3] => data[3]~3.DATAB
data1[3] => data~29.DATAB
data1[4] => data[4]~4.DATAB
data1[4] => data~28.DATAB
data1[5] => data[5]~5.DATAB
data1[5] => data~27.DATAB
data1[6] => data[6]~6.DATAB
data1[6] => data~26.DATAB
data1[7] => data[7]~7.DATAB
data1[7] => data~25.DATAB
data1[8] => data[8]~8.DATAB
data1[8] => data~24.DATAB
data1[9] => data[9]~9.DATAB
data1[9] => data~23.DATAB
data1[10] => data[10]~10.DATAB
data1[10] => data~22.DATAB
data1[11] => data[11]~11.DATAB
data1[11] => data~21.DATAB
data1[12] => data[12]~12.DATAB
data1[12] => data~20.DATAB
data1[13] => data[13]~13.DATAB
data1[13] => data~19.DATAB
data1[14] => data[14]~14.DATAB
data1[14] => data~18.DATAB
data1[15] => data[15]~15.DATAB
data1[15] => data[31]~16.DATAA
data1[15] => data~17.DATAB
data[0] <= data[0]~0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~1.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~2.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~3.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~4.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~5.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~6.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~7.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~8.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~9.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~10.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~11.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~12.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~13.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~14.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~15.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~16.DB_MAX_OUTPUT_PORT_TYPE


|zhong|decoder:inst2
data[0] => instr[0].DATAIN
data[0] => imm[0].DATAIN
data[1] => instr[1].DATAIN
data[1] => imm[1].DATAIN
data[2] => instr[2].DATAIN
data[2] => imm[2].DATAIN
data[3] => instr[3].DATAIN
data[3] => imm[3].DATAIN
data[4] => instr[4].DATAIN
data[4] => imm[4].DATAIN
data[5] => instr[5].DATAIN
data[5] => imm[5].DATAIN
data[6] => instr[6].DATAIN
data[6] => shamt[0].DATAIN
data[6] => imm[6].DATAIN
data[7] => instr[7].DATAIN
data[7] => shamt[1].DATAIN
data[7] => imm[7].DATAIN
data[8] => instr[8].DATAIN
data[8] => shamt[2].DATAIN
data[8] => imm[8].DATAIN
data[9] => instr[9].DATAIN
data[9] => shamt[3].DATAIN
data[9] => imm[9].DATAIN
data[10] => instr[10].DATAIN
data[10] => shamt[4].DATAIN
data[10] => imm[10].DATAIN
data[11] => instr[11].DATAIN
data[11] => imm[11].DATAIN
data[12] => instr[12].DATAIN
data[12] => imm[12].DATAIN
data[13] => instr[13].DATAIN
data[13] => imm[13].DATAIN
data[14] => instr[14].DATAIN
data[14] => imm[14].DATAIN
data[15] => instr[15].DATAIN
data[15] => imm[15].DATAIN
data[16] => instr[16].DATAIN
data[16] => rt[0].DATAIN
data[17] => instr[17].DATAIN
data[17] => rt[1].DATAIN
data[18] => instr[18].DATAIN
data[18] => rt[2].DATAIN
data[19] => instr[19].DATAIN
data[19] => rt[3].DATAIN
data[20] => instr[20].DATAIN
data[20] => rt[4].DATAIN
data[21] => instr[21].DATAIN
data[21] => rs[0].DATAIN
data[22] => instr[22].DATAIN
data[22] => rs[1].DATAIN
data[23] => instr[23].DATAIN
data[23] => rs[2].DATAIN
data[24] => instr[24].DATAIN
data[24] => rs[3].DATAIN
data[25] => instr[25].DATAIN
data[25] => rs[4].DATAIN
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
rs[0] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= data[25].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
shamt[0] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
shamt[1] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
shamt[2] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
shamt[3] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
shamt[4] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
instr[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= data[8].DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= data[9].DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= data[10].DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= data[11].DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= data[12].DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= data[13].DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= data[14].DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= data[15].DB_MAX_OUTPUT_PORT_TYPE
instr[16] <= data[16].DB_MAX_OUTPUT_PORT_TYPE
instr[17] <= data[17].DB_MAX_OUTPUT_PORT_TYPE
instr[18] <= data[18].DB_MAX_OUTPUT_PORT_TYPE
instr[19] <= data[19].DB_MAX_OUTPUT_PORT_TYPE
instr[20] <= data[20].DB_MAX_OUTPUT_PORT_TYPE
instr[21] <= data[21].DB_MAX_OUTPUT_PORT_TYPE
instr[22] <= data[22].DB_MAX_OUTPUT_PORT_TYPE
instr[23] <= data[23].DB_MAX_OUTPUT_PORT_TYPE
instr[24] <= data[24].DB_MAX_OUTPUT_PORT_TYPE
instr[25] <= data[25].DB_MAX_OUTPUT_PORT_TYPE


|zhong|ifidreg:inst5
clk => npc_output[31]~reg0.CLK
clk => npc_output[30]~reg0.CLK
clk => npc_output[29]~reg0.CLK
clk => npc_output[28]~reg0.CLK
clk => npc_output[27]~reg0.CLK
clk => npc_output[26]~reg0.CLK
clk => npc_output[25]~reg0.CLK
clk => npc_output[24]~reg0.CLK
clk => npc_output[23]~reg0.CLK
clk => npc_output[22]~reg0.CLK
clk => npc_output[21]~reg0.CLK
clk => npc_output[20]~reg0.CLK
clk => npc_output[19]~reg0.CLK
clk => npc_output[18]~reg0.CLK
clk => npc_output[17]~reg0.CLK
clk => npc_output[16]~reg0.CLK
clk => npc_output[15]~reg0.CLK
clk => npc_output[14]~reg0.CLK
clk => npc_output[13]~reg0.CLK
clk => npc_output[12]~reg0.CLK
clk => npc_output[11]~reg0.CLK
clk => npc_output[10]~reg0.CLK
clk => npc_output[9]~reg0.CLK
clk => npc_output[8]~reg0.CLK
clk => npc_output[7]~reg0.CLK
clk => npc_output[6]~reg0.CLK
clk => npc_output[5]~reg0.CLK
clk => npc_output[4]~reg0.CLK
clk => npc_output[3]~reg0.CLK
clk => npc_output[2]~reg0.CLK
clk => npc_output[1]~reg0.CLK
clk => npc_output[0]~reg0.CLK
clk => ir_output[31]~reg0.CLK
clk => ir_output[30]~reg0.CLK
clk => ir_output[29]~reg0.CLK
clk => ir_output[28]~reg0.CLK
clk => ir_output[27]~reg0.CLK
clk => ir_output[26]~reg0.CLK
clk => ir_output[25]~reg0.CLK
clk => ir_output[24]~reg0.CLK
clk => ir_output[23]~reg0.CLK
clk => ir_output[22]~reg0.CLK
clk => ir_output[21]~reg0.CLK
clk => ir_output[20]~reg0.CLK
clk => ir_output[19]~reg0.CLK
clk => ir_output[18]~reg0.CLK
clk => ir_output[17]~reg0.CLK
clk => ir_output[16]~reg0.CLK
clk => ir_output[15]~reg0.CLK
clk => ir_output[14]~reg0.CLK
clk => ir_output[13]~reg0.CLK
clk => ir_output[12]~reg0.CLK
clk => ir_output[11]~reg0.CLK
clk => ir_output[10]~reg0.CLK
clk => ir_output[9]~reg0.CLK
clk => ir_output[8]~reg0.CLK
clk => ir_output[7]~reg0.CLK
clk => ir_output[6]~reg0.CLK
clk => ir_output[5]~reg0.CLK
clk => ir_output[4]~reg0.CLK
clk => ir_output[3]~reg0.CLK
clk => ir_output[2]~reg0.CLK
clk => ir_output[1]~reg0.CLK
clk => ir_output[0]~reg0.CLK
clear => process_0~0.IN0
clear => process_0~1.IN0
ifidwrite => process_0~1.IN1
ifidwrite => process_0~0.IN1
reset => npc_output[31]~reg0.ACLR
reset => npc_output[30]~reg0.ACLR
reset => npc_output[29]~reg0.ACLR
reset => npc_output[28]~reg0.ACLR
reset => npc_output[27]~reg0.ACLR
reset => npc_output[26]~reg0.ACLR
reset => npc_output[25]~reg0.ACLR
reset => npc_output[24]~reg0.ACLR
reset => npc_output[23]~reg0.ACLR
reset => npc_output[22]~reg0.ACLR
reset => npc_output[21]~reg0.ACLR
reset => npc_output[20]~reg0.ACLR
reset => npc_output[19]~reg0.ACLR
reset => npc_output[18]~reg0.ACLR
reset => npc_output[17]~reg0.ACLR
reset => npc_output[16]~reg0.ACLR
reset => npc_output[15]~reg0.ACLR
reset => npc_output[14]~reg0.ACLR
reset => npc_output[13]~reg0.ACLR
reset => npc_output[12]~reg0.ACLR
reset => npc_output[11]~reg0.ACLR
reset => npc_output[10]~reg0.ACLR
reset => npc_output[9]~reg0.ACLR
reset => npc_output[8]~reg0.ACLR
reset => npc_output[7]~reg0.ACLR
reset => npc_output[6]~reg0.ACLR
reset => npc_output[5]~reg0.ACLR
reset => npc_output[4]~reg0.ACLR
reset => npc_output[3]~reg0.ACLR
reset => npc_output[2]~reg0.ACLR
reset => npc_output[1]~reg0.ACLR
reset => npc_output[0]~reg0.ACLR
reset => ir_output[31]~reg0.ACLR
reset => ir_output[30]~reg0.ACLR
reset => ir_output[29]~reg0.ACLR
reset => ir_output[28]~reg0.ACLR
reset => ir_output[27]~reg0.ACLR
reset => ir_output[26]~reg0.ACLR
reset => ir_output[25]~reg0.ACLR
reset => ir_output[24]~reg0.ACLR
reset => ir_output[23]~reg0.ACLR
reset => ir_output[22]~reg0.ACLR
reset => ir_output[21]~reg0.ACLR
reset => ir_output[20]~reg0.ACLR
reset => ir_output[19]~reg0.ACLR
reset => ir_output[18]~reg0.ACLR
reset => ir_output[17]~reg0.ACLR
reset => ir_output[16]~reg0.ACLR
reset => ir_output[15]~reg0.ACLR
reset => ir_output[14]~reg0.ACLR
reset => ir_output[13]~reg0.ACLR
reset => ir_output[12]~reg0.ACLR
reset => ir_output[11]~reg0.ACLR
reset => ir_output[10]~reg0.ACLR
reset => ir_output[9]~reg0.ACLR
reset => ir_output[8]~reg0.ACLR
reset => ir_output[7]~reg0.ACLR
reset => ir_output[6]~reg0.ACLR
reset => ir_output[5]~reg0.ACLR
reset => ir_output[4]~reg0.ACLR
reset => ir_output[3]~reg0.ACLR
reset => ir_output[2]~reg0.ACLR
reset => ir_output[1]~reg0.ACLR
reset => ir_output[0]~reg0.ACLR
npc_input[0] => npc_output~31.DATAB
npc_input[1] => npc_output~30.DATAB
npc_input[2] => npc_output~29.DATAB
npc_input[3] => npc_output~28.DATAB
npc_input[4] => npc_output~27.DATAB
npc_input[5] => npc_output~26.DATAB
npc_input[6] => npc_output~25.DATAB
npc_input[7] => npc_output~24.DATAB
npc_input[8] => npc_output~23.DATAB
npc_input[9] => npc_output~22.DATAB
npc_input[10] => npc_output~21.DATAB
npc_input[11] => npc_output~20.DATAB
npc_input[12] => npc_output~19.DATAB
npc_input[13] => npc_output~18.DATAB
npc_input[14] => npc_output~17.DATAB
npc_input[15] => npc_output~16.DATAB
npc_input[16] => npc_output~15.DATAB
npc_input[17] => npc_output~14.DATAB
npc_input[18] => npc_output~13.DATAB
npc_input[19] => npc_output~12.DATAB
npc_input[20] => npc_output~11.DATAB
npc_input[21] => npc_output~10.DATAB
npc_input[22] => npc_output~9.DATAB
npc_input[23] => npc_output~8.DATAB
npc_input[24] => npc_output~7.DATAB
npc_input[25] => npc_output~6.DATAB
npc_input[26] => npc_output~5.DATAB
npc_input[27] => npc_output~4.DATAB
npc_input[28] => npc_output~3.DATAB
npc_input[29] => npc_output~2.DATAB
npc_input[30] => npc_output~1.DATAB
npc_input[31] => npc_output~0.DATAB
ir_input[0] => ir_output~31.DATAB
ir_input[1] => ir_output~30.DATAB
ir_input[2] => ir_output~29.DATAB
ir_input[3] => ir_output~28.DATAB
ir_input[4] => ir_output~27.DATAB
ir_input[5] => ir_output~26.DATAB
ir_input[6] => ir_output~25.DATAB
ir_input[7] => ir_output~24.DATAB
ir_input[8] => ir_output~23.DATAB
ir_input[9] => ir_output~22.DATAB
ir_input[10] => ir_output~21.DATAB
ir_input[11] => ir_output~20.DATAB
ir_input[12] => ir_output~19.DATAB
ir_input[13] => ir_output~18.DATAB
ir_input[14] => ir_output~17.DATAB
ir_input[15] => ir_output~16.DATAB
ir_input[16] => ir_output~15.DATAB
ir_input[17] => ir_output~14.DATAB
ir_input[18] => ir_output~13.DATAB
ir_input[19] => ir_output~12.DATAB
ir_input[20] => ir_output~11.DATAB
ir_input[21] => ir_output~10.DATAB
ir_input[22] => ir_output~9.DATAB
ir_input[23] => ir_output~8.DATAB
ir_input[24] => ir_output~7.DATAB
ir_input[25] => ir_output~6.DATAB
ir_input[26] => ir_output~5.DATAB
ir_input[27] => ir_output~4.DATAB
ir_input[28] => ir_output~3.DATAB
ir_input[29] => ir_output~2.DATAB
ir_input[30] => ir_output~1.DATAB
ir_input[31] => ir_output~0.DATAB
ir_output[0] <= ir_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[1] <= ir_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[2] <= ir_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[3] <= ir_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[4] <= ir_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[5] <= ir_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[6] <= ir_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[7] <= ir_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[8] <= ir_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[9] <= ir_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[10] <= ir_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[11] <= ir_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[12] <= ir_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[13] <= ir_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[14] <= ir_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[15] <= ir_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[16] <= ir_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[17] <= ir_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[18] <= ir_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[19] <= ir_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[20] <= ir_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[21] <= ir_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[22] <= ir_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[23] <= ir_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[24] <= ir_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[25] <= ir_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[26] <= ir_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[27] <= ir_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[28] <= ir_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[29] <= ir_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[30] <= ir_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_output[31] <= ir_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[0] <= npc_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[1] <= npc_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[2] <= npc_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[3] <= npc_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[4] <= npc_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[5] <= npc_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[6] <= npc_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[7] <= npc_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[8] <= npc_output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[9] <= npc_output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[10] <= npc_output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[11] <= npc_output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[12] <= npc_output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[13] <= npc_output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[14] <= npc_output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[15] <= npc_output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[16] <= npc_output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[17] <= npc_output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[18] <= npc_output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[19] <= npc_output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[20] <= npc_output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[21] <= npc_output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[22] <= npc_output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[23] <= npc_output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[24] <= npc_output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[25] <= npc_output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[26] <= npc_output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[27] <= npc_output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[28] <= npc_output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[29] <= npc_output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[30] <= npc_output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
npc_output[31] <= npc_output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|zhong|rom:inst4
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
RAdr[0] => Add2.IN18
RAdr[0] => Mux23.IN263
RAdr[0] => Mux22.IN263
RAdr[0] => Mux21.IN263
RAdr[0] => Mux20.IN263
RAdr[0] => Mux19.IN263
RAdr[0] => Mux18.IN263
RAdr[0] => Mux17.IN263
RAdr[0] => Mux16.IN263
RAdr[0] => Add0.IN18
RAdr[0] => Mux7.IN263
RAdr[0] => Mux6.IN263
RAdr[0] => Mux5.IN263
RAdr[0] => Mux4.IN263
RAdr[0] => Mux3.IN263
RAdr[0] => Mux2.IN263
RAdr[0] => Mux1.IN263
RAdr[0] => Mux0.IN263
RAdr[1] => Add2.IN17
RAdr[1] => Add1.IN16
RAdr[1] => Add0.IN17
RAdr[1] => Mux7.IN262
RAdr[1] => Mux6.IN262
RAdr[1] => Mux5.IN262
RAdr[1] => Mux4.IN262
RAdr[1] => Mux3.IN262
RAdr[1] => Mux2.IN262
RAdr[1] => Mux1.IN262
RAdr[1] => Mux0.IN262
RAdr[2] => Add2.IN16
RAdr[2] => Add1.IN15
RAdr[2] => Add0.IN16
RAdr[2] => Mux7.IN261
RAdr[2] => Mux6.IN261
RAdr[2] => Mux5.IN261
RAdr[2] => Mux4.IN261
RAdr[2] => Mux3.IN261
RAdr[2] => Mux2.IN261
RAdr[2] => Mux1.IN261
RAdr[2] => Mux0.IN261
RAdr[3] => Add2.IN15
RAdr[3] => Add1.IN14
RAdr[3] => Add0.IN15
RAdr[3] => Mux7.IN260
RAdr[3] => Mux6.IN260
RAdr[3] => Mux5.IN260
RAdr[3] => Mux4.IN260
RAdr[3] => Mux3.IN260
RAdr[3] => Mux2.IN260
RAdr[3] => Mux1.IN260
RAdr[3] => Mux0.IN260
RAdr[4] => Add2.IN14
RAdr[4] => Add1.IN13
RAdr[4] => Add0.IN14
RAdr[4] => Mux7.IN259
RAdr[4] => Mux6.IN259
RAdr[4] => Mux5.IN259
RAdr[4] => Mux4.IN259
RAdr[4] => Mux3.IN259
RAdr[4] => Mux2.IN259
RAdr[4] => Mux1.IN259
RAdr[4] => Mux0.IN259
RAdr[5] => Add2.IN13
RAdr[5] => Add1.IN12
RAdr[5] => Add0.IN13
RAdr[5] => Mux7.IN258
RAdr[5] => Mux6.IN258
RAdr[5] => Mux5.IN258
RAdr[5] => Mux4.IN258
RAdr[5] => Mux3.IN258
RAdr[5] => Mux2.IN258
RAdr[5] => Mux1.IN258
RAdr[5] => Mux0.IN258
RAdr[6] => Add2.IN12
RAdr[6] => Add1.IN11
RAdr[6] => Add0.IN12
RAdr[6] => Mux7.IN257
RAdr[6] => Mux6.IN257
RAdr[6] => Mux5.IN257
RAdr[6] => Mux4.IN257
RAdr[6] => Mux3.IN257
RAdr[6] => Mux2.IN257
RAdr[6] => Mux1.IN257
RAdr[6] => Mux0.IN257
RAdr[7] => Add2.IN11
RAdr[7] => Add1.IN10
RAdr[7] => Add0.IN11
RAdr[7] => Mux7.IN256
RAdr[7] => Mux6.IN256
RAdr[7] => Mux5.IN256
RAdr[7] => Mux4.IN256
RAdr[7] => Mux3.IN256
RAdr[7] => Mux2.IN256
RAdr[7] => Mux1.IN256
RAdr[7] => Mux0.IN256
RAdr[8] => Add2.IN10
RAdr[8] => Add1.IN9
RAdr[8] => Add0.IN10
RAdr[9] => ~NO_FANOUT~
RAdr[10] => ~NO_FANOUT~
RAdr[11] => ~NO_FANOUT~
RAdr[12] => ~NO_FANOUT~
RAdr[13] => ~NO_FANOUT~
RAdr[14] => ~NO_FANOUT~
RAdr[15] => ~NO_FANOUT~
RAdr[16] => ~NO_FANOUT~
RAdr[17] => ~NO_FANOUT~
RAdr[18] => ~NO_FANOUT~
RAdr[19] => ~NO_FANOUT~
RAdr[20] => ~NO_FANOUT~
RAdr[21] => ~NO_FANOUT~
RAdr[22] => ~NO_FANOUT~
RAdr[23] => ~NO_FANOUT~
RAdr[24] => ~NO_FANOUT~
RAdr[25] => ~NO_FANOUT~
RAdr[26] => ~NO_FANOUT~
RAdr[27] => ~NO_FANOUT~
RAdr[28] => ~NO_FANOUT~
RAdr[29] => ~NO_FANOUT~
RAdr[30] => ~NO_FANOUT~
RAdr[31] => ~NO_FANOUT~
Dount[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Dount[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Dount[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Dount[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Dount[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Dount[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Dount[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Dount[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Dount[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Dount[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Dount[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Dount[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Dount[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Dount[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Dount[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Dount[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Dount[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Dount[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Dount[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Dount[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Dount[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Dount[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Dount[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Dount[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Dount[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Dount[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Dount[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Dount[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Dount[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Dount[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Dount[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Dount[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|zhong|pc:inst
CLK => Q[31].CLK
CLK => Q[30].CLK
CLK => Q[29].CLK
CLK => Q[28].CLK
CLK => Q[27].CLK
CLK => Q[26].CLK
CLK => Q[25].CLK
CLK => Q[24].CLK
CLK => Q[23].CLK
CLK => Q[22].CLK
CLK => Q[21].CLK
CLK => Q[20].CLK
CLK => Q[19].CLK
CLK => Q[18].CLK
CLK => Q[17].CLK
CLK => Q[16].CLK
CLK => Q[15].CLK
CLK => Q[14].CLK
CLK => Q[13].CLK
CLK => Q[12].CLK
CLK => Q[11].CLK
CLK => Q[10].CLK
CLK => Q[9].CLK
CLK => Q[8].CLK
CLK => Q[7].CLK
CLK => Q[6].CLK
CLK => Q[5].CLK
CLK => Q[4].CLK
CLK => Q[3].CLK
CLK => Q[2].CLK
CLK => Q[1].CLK
CLK => Q[0].CLK
RESET => Q[31].ACLR
RESET => Q[30].ACLR
RESET => Q[29].ACLR
RESET => Q[28].ACLR
RESET => Q[27].ACLR
RESET => Q[26].ACLR
RESET => Q[25].ACLR
RESET => Q[24].ACLR
RESET => Q[23].ACLR
RESET => Q[22].ACLR
RESET => Q[21].ACLR
RESET => Q[20].ACLR
RESET => Q[19].ACLR
RESET => Q[18].ACLR
RESET => Q[17].ACLR
RESET => Q[16].ACLR
RESET => Q[15].ACLR
RESET => Q[14].ACLR
RESET => Q[13].ACLR
RESET => Q[12].ACLR
RESET => Q[11].ACLR
RESET => Q[10].ACLR
RESET => Q[9].ACLR
RESET => Q[8].ACLR
RESET => Q[7].ACLR
RESET => Q[6].ACLR
RESET => Q[5].ACLR
RESET => Q[4].ACLR
RESET => Q[3].ACLR
RESET => Q[2].ACLR
RESET => Q[1].ACLR
RESET => Q[0].ACLR
PCWRITE => Q[0].ENA
PCWRITE => Q[1].ENA
PCWRITE => Q[2].ENA
PCWRITE => Q[3].ENA
PCWRITE => Q[4].ENA
PCWRITE => Q[5].ENA
PCWRITE => Q[6].ENA
PCWRITE => Q[7].ENA
PCWRITE => Q[8].ENA
PCWRITE => Q[9].ENA
PCWRITE => Q[10].ENA
PCWRITE => Q[11].ENA
PCWRITE => Q[12].ENA
PCWRITE => Q[13].ENA
PCWRITE => Q[14].ENA
PCWRITE => Q[15].ENA
PCWRITE => Q[16].ENA
PCWRITE => Q[17].ENA
PCWRITE => Q[18].ENA
PCWRITE => Q[19].ENA
PCWRITE => Q[20].ENA
PCWRITE => Q[21].ENA
PCWRITE => Q[22].ENA
PCWRITE => Q[23].ENA
PCWRITE => Q[24].ENA
PCWRITE => Q[25].ENA
PCWRITE => Q[26].ENA
PCWRITE => Q[27].ENA
PCWRITE => Q[28].ENA
PCWRITE => Q[29].ENA
PCWRITE => Q[30].ENA
PCWRITE => Q[31].ENA
INPUT[0] => Q[0].DATAIN
INPUT[1] => Q[1].DATAIN
INPUT[2] => Q[2].DATAIN
INPUT[3] => Q[3].DATAIN
INPUT[4] => Q[4].DATAIN
INPUT[5] => Q[5].DATAIN
INPUT[6] => Q[6].DATAIN
INPUT[7] => Q[7].DATAIN
INPUT[8] => Q[8].DATAIN
INPUT[9] => Q[9].DATAIN
INPUT[10] => Q[10].DATAIN
INPUT[11] => Q[11].DATAIN
INPUT[12] => Q[12].DATAIN
INPUT[13] => Q[13].DATAIN
INPUT[14] => Q[14].DATAIN
INPUT[15] => Q[15].DATAIN
INPUT[16] => Q[16].DATAIN
INPUT[17] => Q[17].DATAIN
INPUT[18] => Q[18].DATAIN
INPUT[19] => Q[19].DATAIN
INPUT[20] => Q[20].DATAIN
INPUT[21] => Q[21].DATAIN
INPUT[22] => Q[22].DATAIN
INPUT[23] => Q[23].DATAIN
INPUT[24] => Q[24].DATAIN
INPUT[25] => Q[25].DATAIN
INPUT[26] => Q[26].DATAIN
INPUT[27] => Q[27].DATAIN
INPUT[28] => Q[28].DATAIN
INPUT[29] => Q[29].DATAIN
INPUT[30] => Q[30].DATAIN
INPUT[31] => Q[31].DATAIN
OUTPUT[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE


|zhong|mux0:inst3
mux0_sel[0] => Equal3.IN3
mux0_sel[0] => Equal2.IN3
mux0_sel[0] => Equal1.IN3
mux0_sel[0] => Equal0.IN3
mux0_sel[1] => Equal3.IN2
mux0_sel[1] => Equal2.IN2
mux0_sel[1] => Equal1.IN2
mux0_sel[1] => Equal0.IN2
data1[0] => data~127.DATAB
data1[1] => data~126.DATAB
data1[2] => data~125.DATAB
data1[3] => data~124.DATAB
data1[4] => data~123.DATAB
data1[5] => data~122.DATAB
data1[6] => data~121.DATAB
data1[7] => data~120.DATAB
data1[8] => data~119.DATAB
data1[9] => data~118.DATAB
data1[10] => data~117.DATAB
data1[11] => data~116.DATAB
data1[12] => data~115.DATAB
data1[13] => data~114.DATAB
data1[14] => data~113.DATAB
data1[15] => data~112.DATAB
data1[16] => data~111.DATAB
data1[17] => data~110.DATAB
data1[18] => data~109.DATAB
data1[19] => data~108.DATAB
data1[20] => data~107.DATAB
data1[21] => data~106.DATAB
data1[22] => data~105.DATAB
data1[23] => data~104.DATAB
data1[24] => data~103.DATAB
data1[25] => data~102.DATAB
data1[26] => data~101.DATAB
data1[27] => data~100.DATAB
data1[28] => data~99.DATAB
data1[29] => data~98.DATAB
data1[30] => data~97.DATAB
data1[31] => data~96.DATAB
data2[0] => data~95.DATAB
data2[1] => data~94.DATAB
data2[2] => data~93.DATAB
data2[3] => data~92.DATAB
data2[4] => data~91.DATAB
data2[5] => data~90.DATAB
data2[6] => data~89.DATAB
data2[7] => data~88.DATAB
data2[8] => data~87.DATAB
data2[9] => data~86.DATAB
data2[10] => data~85.DATAB
data2[11] => data~84.DATAB
data2[12] => data~83.DATAB
data2[13] => data~82.DATAB
data2[14] => data~81.DATAB
data2[15] => data~80.DATAB
data2[16] => data~79.DATAB
data2[17] => data~78.DATAB
data2[18] => data~77.DATAB
data2[19] => data~76.DATAB
data2[20] => data~75.DATAB
data2[21] => data~74.DATAB
data2[22] => data~73.DATAB
data2[23] => data~72.DATAB
data2[24] => data~71.DATAB
data2[25] => data~70.DATAB
data2[26] => data~69.DATAB
data2[27] => data~68.DATAB
data2[28] => data~67.DATAB
data2[29] => data~66.DATAB
data2[30] => data~65.DATAB
data2[31] => data~64.DATAB
data3[0] => data~63.DATAB
data3[1] => data~62.DATAB
data3[2] => data~61.DATAB
data3[3] => data~60.DATAB
data3[4] => data~59.DATAB
data3[5] => data~58.DATAB
data3[6] => data~57.DATAB
data3[7] => data~56.DATAB
data3[8] => data~55.DATAB
data3[9] => data~54.DATAB
data3[10] => data~53.DATAB
data3[11] => data~52.DATAB
data3[12] => data~51.DATAB
data3[13] => data~50.DATAB
data3[14] => data~49.DATAB
data3[15] => data~48.DATAB
data3[16] => data~47.DATAB
data3[17] => data~46.DATAB
data3[18] => data~45.DATAB
data3[19] => data~44.DATAB
data3[20] => data~43.DATAB
data3[21] => data~42.DATAB
data3[22] => data~41.DATAB
data3[23] => data~40.DATAB
data3[24] => data~39.DATAB
data3[25] => data~38.DATAB
data3[26] => data~37.DATAB
data3[27] => data~36.DATAB
data3[28] => data~35.DATAB
data3[29] => data~34.DATAB
data3[30] => data~33.DATAB
data3[31] => data~32.DATAB
data4[0] => data~31.DATAB
data4[1] => data~30.DATAB
data4[2] => data~29.DATAB
data4[3] => data~28.DATAB
data4[4] => data~27.DATAB
data4[5] => data~26.DATAB
data4[6] => data~25.DATAB
data4[7] => data~24.DATAB
data4[8] => data~23.DATAB
data4[9] => data~22.DATAB
data4[10] => data~21.DATAB
data4[11] => data~20.DATAB
data4[12] => data~19.DATAB
data4[13] => data~18.DATAB
data4[14] => data~17.DATAB
data4[15] => data~16.DATAB
data4[16] => data~15.DATAB
data4[17] => data~14.DATAB
data4[18] => data~13.DATAB
data4[19] => data~12.DATAB
data4[20] => data~11.DATAB
data4[21] => data~10.DATAB
data4[22] => data~9.DATAB
data4[23] => data~8.DATAB
data4[24] => data~7.DATAB
data4[25] => data~6.DATAB
data4[26] => data~5.DATAB
data4[27] => data~4.DATAB
data4[28] => data~3.DATAB
data4[29] => data~2.DATAB
data4[30] => data~1.DATAB
data4[31] => data~0.DATAB
data[0] <= data~127.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~126.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~125.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~124.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~123.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data~122.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data~121.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data~120.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data~119.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data~118.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data~117.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data~116.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data~115.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data~114.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data~113.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data~112.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data~111.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data~110.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data~109.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data~108.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data~107.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data~106.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data~105.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data~104.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data~103.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data~102.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data~101.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data~100.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data~99.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data~98.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data~97.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data~96.DB_MAX_OUTPUT_PORT_TYPE


|zhong|add0:inst25
pcin[0] => q[0].DATAIN
pcin[1] => q[1].DATAIN
pcin[2] => Add1.IN60
pcin[2] => Add0.IN60
pcin[3] => Add1.IN59
pcin[3] => Add0.IN59
pcin[4] => Add1.IN58
pcin[4] => Add0.IN58
pcin[5] => Add1.IN57
pcin[5] => Add0.IN57
pcin[6] => Add1.IN56
pcin[6] => Add0.IN56
pcin[7] => Add1.IN55
pcin[7] => Add0.IN55
pcin[8] => Add1.IN54
pcin[8] => Add0.IN54
pcin[9] => Add1.IN53
pcin[9] => Add0.IN53
pcin[10] => Add1.IN52
pcin[10] => Add0.IN52
pcin[11] => Add1.IN51
pcin[11] => Add0.IN51
pcin[12] => Add1.IN50
pcin[12] => Add0.IN50
pcin[13] => Add1.IN49
pcin[13] => Add0.IN49
pcin[14] => Add1.IN48
pcin[14] => Add0.IN48
pcin[15] => Add1.IN47
pcin[15] => Add0.IN47
pcin[16] => Add1.IN46
pcin[16] => Add0.IN46
pcin[17] => Add1.IN45
pcin[17] => Add0.IN45
pcin[18] => Add1.IN44
pcin[18] => Add0.IN44
pcin[19] => Add1.IN43
pcin[19] => Add0.IN43
pcin[20] => Add1.IN42
pcin[20] => Add0.IN42
pcin[21] => Add1.IN41
pcin[21] => Add0.IN41
pcin[22] => Add1.IN40
pcin[22] => Add0.IN40
pcin[23] => Add1.IN39
pcin[23] => Add0.IN39
pcin[24] => Add1.IN38
pcin[24] => Add0.IN38
pcin[25] => Add1.IN37
pcin[25] => Add0.IN37
pcin[26] => Add1.IN36
pcin[26] => Add0.IN36
pcin[27] => Add1.IN35
pcin[27] => Add0.IN35
pcin[28] => Add1.IN34
pcin[28] => Add0.IN34
pcin[29] => Add1.IN33
pcin[29] => Add0.IN33
pcin[30] => Add1.IN32
pcin[30] => Add0.IN32
pcin[31] => Add1.IN31
pcin[31] => Add0.IN31
addsel => q~29.OUTPUTSELECT
addsel => q~28.OUTPUTSELECT
addsel => q~27.OUTPUTSELECT
addsel => q~26.OUTPUTSELECT
addsel => q~25.OUTPUTSELECT
addsel => q~24.OUTPUTSELECT
addsel => q~23.OUTPUTSELECT
addsel => q~22.OUTPUTSELECT
addsel => q~21.OUTPUTSELECT
addsel => q~20.OUTPUTSELECT
addsel => q~19.OUTPUTSELECT
addsel => q~18.OUTPUTSELECT
addsel => q~17.OUTPUTSELECT
addsel => q~16.OUTPUTSELECT
addsel => q~15.OUTPUTSELECT
addsel => q~14.OUTPUTSELECT
addsel => q~13.OUTPUTSELECT
addsel => q~12.OUTPUTSELECT
addsel => q~11.OUTPUTSELECT
addsel => q~10.OUTPUTSELECT
addsel => q~9.OUTPUTSELECT
addsel => q~8.OUTPUTSELECT
addsel => q~7.OUTPUTSELECT
addsel => q~6.OUTPUTSELECT
addsel => q~5.OUTPUTSELECT
addsel => q~4.OUTPUTSELECT
addsel => q~3.OUTPUTSELECT
addsel => q~2.OUTPUTSELECT
addsel => q~1.OUTPUTSELECT
addsel => q~0.OUTPUTSELECT
q[0] <= pcin[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pcin[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q~29.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q~28.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q~27.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q~26.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q~25.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q~24.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q~23.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q~22.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q~21.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q~20.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q~19.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q~18.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q~17.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q~16.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q~15.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q~14.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q~13.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q~12.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q~11.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q~10.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q~9.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q~8.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q~7.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q~6.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q~5.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q~4.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q~3.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q~2.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q~1.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q~0.DB_MAX_OUTPUT_PORT_TYPE


|zhong|add1:inst6
npcin[0] => Add0.IN32
npcin[1] => Add0.IN31
npcin[2] => Add0.IN30
npcin[3] => Add0.IN29
npcin[4] => Add0.IN28
npcin[5] => Add0.IN27
npcin[6] => Add0.IN26
npcin[7] => Add0.IN25
npcin[8] => Add0.IN24
npcin[9] => Add0.IN23
npcin[10] => Add0.IN22
npcin[11] => Add0.IN21
npcin[12] => Add0.IN20
npcin[13] => Add0.IN19
npcin[14] => Add0.IN18
npcin[15] => Add0.IN17
npcin[16] => Add0.IN16
npcin[17] => Add0.IN15
npcin[18] => Add0.IN14
npcin[19] => Add0.IN13
npcin[20] => Add0.IN12
npcin[21] => Add0.IN11
npcin[22] => Add0.IN10
npcin[23] => Add0.IN9
npcin[24] => Add0.IN8
npcin[25] => Add0.IN7
npcin[26] => Add0.IN6
npcin[27] => Add0.IN5
npcin[28] => Add0.IN4
npcin[29] => Add0.IN3
npcin[30] => Add0.IN2
npcin[31] => Add0.IN1
imm[0] => Add0.IN64
imm[1] => Add0.IN63
imm[2] => Add0.IN62
imm[3] => Add0.IN61
imm[4] => Add0.IN60
imm[5] => Add0.IN59
imm[6] => Add0.IN58
imm[7] => Add0.IN57
imm[8] => Add0.IN56
imm[9] => Add0.IN55
imm[10] => Add0.IN54
imm[11] => Add0.IN53
imm[12] => Add0.IN52
imm[13] => Add0.IN51
imm[14] => Add0.IN50
imm[15] => Add0.IN49
imm[16] => Add0.IN48
imm[17] => Add0.IN47
imm[18] => Add0.IN46
imm[19] => Add0.IN45
imm[20] => Add0.IN44
imm[21] => Add0.IN43
imm[22] => Add0.IN42
imm[23] => Add0.IN41
imm[24] => Add0.IN40
imm[25] => Add0.IN39
imm[26] => Add0.IN38
imm[27] => Add0.IN37
imm[28] => Add0.IN36
imm[29] => Add0.IN35
imm[30] => Add0.IN34
imm[31] => Add0.IN33
q[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|zhong|leftshifttwo:inst9
datainput[0] => dataoutput[2].DATAIN
datainput[1] => dataoutput[3].DATAIN
datainput[2] => dataoutput[4].DATAIN
datainput[3] => dataoutput[5].DATAIN
datainput[4] => dataoutput[6].DATAIN
datainput[5] => dataoutput[7].DATAIN
datainput[6] => dataoutput[8].DATAIN
datainput[7] => dataoutput[9].DATAIN
datainput[8] => dataoutput[10].DATAIN
datainput[9] => dataoutput[11].DATAIN
datainput[10] => dataoutput[12].DATAIN
datainput[11] => dataoutput[13].DATAIN
datainput[12] => dataoutput[14].DATAIN
datainput[13] => dataoutput[15].DATAIN
datainput[14] => dataoutput[16].DATAIN
datainput[15] => dataoutput[17].DATAIN
datainput[16] => dataoutput[18].DATAIN
datainput[17] => dataoutput[19].DATAIN
datainput[18] => dataoutput[20].DATAIN
datainput[19] => dataoutput[21].DATAIN
datainput[20] => dataoutput[22].DATAIN
datainput[21] => dataoutput[23].DATAIN
datainput[22] => dataoutput[24].DATAIN
datainput[23] => dataoutput[25].DATAIN
datainput[24] => dataoutput[26].DATAIN
datainput[25] => dataoutput[27].DATAIN
datainput[26] => dataoutput[28].DATAIN
datainput[27] => dataoutput[29].DATAIN
datainput[28] => dataoutput[30].DATAIN
datainput[29] => dataoutput[31].DATAIN
datainput[30] => ~NO_FANOUT~
datainput[31] => ~NO_FANOUT~
dataoutput[0] <= <GND>
dataoutput[1] <= <GND>
dataoutput[2] <= datainput[0].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[3] <= datainput[1].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[4] <= datainput[2].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[5] <= datainput[3].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[6] <= datainput[4].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[7] <= datainput[5].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[8] <= datainput[6].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[9] <= datainput[7].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[10] <= datainput[8].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[11] <= datainput[9].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[12] <= datainput[10].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[13] <= datainput[11].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[14] <= datainput[12].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[15] <= datainput[13].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[16] <= datainput[14].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[17] <= datainput[15].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[18] <= datainput[16].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[19] <= datainput[17].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[20] <= datainput[18].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[21] <= datainput[19].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[22] <= datainput[20].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[23] <= datainput[21].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[24] <= datainput[22].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[25] <= datainput[23].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[26] <= datainput[24].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[27] <= datainput[25].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[28] <= datainput[26].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[29] <= datainput[27].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[30] <= datainput[28].DB_MAX_OUTPUT_PORT_TYPE
dataoutput[31] <= datainput[29].DB_MAX_OUTPUT_PORT_TYPE


|zhong|Jkuobing:inst11
data1[0] => data[2].DATAIN
data1[1] => data[3].DATAIN
data1[2] => data[4].DATAIN
data1[3] => data[5].DATAIN
data1[4] => data[6].DATAIN
data1[5] => data[7].DATAIN
data1[6] => data[8].DATAIN
data1[7] => data[9].DATAIN
data1[8] => data[10].DATAIN
data1[9] => data[11].DATAIN
data1[10] => data[12].DATAIN
data1[11] => data[13].DATAIN
data1[12] => data[14].DATAIN
data1[13] => data[15].DATAIN
data1[14] => data[16].DATAIN
data1[15] => data[17].DATAIN
data1[16] => data[18].DATAIN
data1[17] => data[19].DATAIN
data1[18] => data[20].DATAIN
data1[19] => data[21].DATAIN
data1[20] => data[22].DATAIN
data1[21] => data[23].DATAIN
data1[22] => data[24].DATAIN
data1[23] => data[25].DATAIN
data1[24] => data[26].DATAIN
data1[25] => data[27].DATAIN
data2[0] => ~NO_FANOUT~
data2[1] => ~NO_FANOUT~
data2[2] => ~NO_FANOUT~
data2[3] => ~NO_FANOUT~
data2[4] => ~NO_FANOUT~
data2[5] => ~NO_FANOUT~
data2[6] => ~NO_FANOUT~
data2[7] => ~NO_FANOUT~
data2[8] => ~NO_FANOUT~
data2[9] => ~NO_FANOUT~
data2[10] => ~NO_FANOUT~
data2[11] => ~NO_FANOUT~
data2[12] => ~NO_FANOUT~
data2[13] => ~NO_FANOUT~
data2[14] => ~NO_FANOUT~
data2[15] => ~NO_FANOUT~
data2[16] => ~NO_FANOUT~
data2[17] => ~NO_FANOUT~
data2[18] => ~NO_FANOUT~
data2[19] => ~NO_FANOUT~
data2[20] => ~NO_FANOUT~
data2[21] => ~NO_FANOUT~
data2[22] => ~NO_FANOUT~
data2[23] => ~NO_FANOUT~
data2[24] => ~NO_FANOUT~
data2[25] => ~NO_FANOUT~
data2[26] => ~NO_FANOUT~
data2[27] => ~NO_FANOUT~
data2[28] => data[28].DATAIN
data2[29] => data[29].DATAIN
data2[30] => data[30].DATAIN
data2[31] => data[31].DATAIN
data[0] <= <GND>
data[1] <= <GND>
data[2] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data1[8].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data1[9].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data1[10].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data1[11].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data1[12].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data1[13].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data1[14].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data1[15].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data1[16].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data1[17].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data1[18].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data1[19].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data1[20].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data1[21].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data1[22].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data1[23].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data1[24].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data1[25].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data2[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data2[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data2[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data2[31].DB_MAX_OUTPUT_PORT_TYPE


|zhong|mux2:inst33
mux2_sel[0] => Equal3.IN3
mux2_sel[0] => Equal2.IN3
mux2_sel[0] => Equal1.IN3
mux2_sel[0] => Equal0.IN3
mux2_sel[1] => Equal3.IN2
mux2_sel[1] => Equal2.IN2
mux2_sel[1] => Equal1.IN2
mux2_sel[1] => Equal0.IN2
data1[0] => data~127.DATAB
data1[1] => data~126.DATAB
data1[2] => data~125.DATAB
data1[3] => data~124.DATAB
data1[4] => data~123.DATAB
data1[5] => data~122.DATAB
data1[6] => data~121.DATAB
data1[7] => data~120.DATAB
data1[8] => data~119.DATAB
data1[9] => data~118.DATAB
data1[10] => data~117.DATAB
data1[11] => data~116.DATAB
data1[12] => data~115.DATAB
data1[13] => data~114.DATAB
data1[14] => data~113.DATAB
data1[15] => data~112.DATAB
data1[16] => data~111.DATAB
data1[17] => data~110.DATAB
data1[18] => data~109.DATAB
data1[19] => data~108.DATAB
data1[20] => data~107.DATAB
data1[21] => data~106.DATAB
data1[22] => data~105.DATAB
data1[23] => data~104.DATAB
data1[24] => data~103.DATAB
data1[25] => data~102.DATAB
data1[26] => data~101.DATAB
data1[27] => data~100.DATAB
data1[28] => data~99.DATAB
data1[29] => data~98.DATAB
data1[30] => data~97.DATAB
data1[31] => data~96.DATAB
data2[0] => data~95.DATAB
data2[1] => data~94.DATAB
data2[2] => data~93.DATAB
data2[3] => data~92.DATAB
data2[4] => data~91.DATAB
data2[5] => data~90.DATAB
data2[6] => data~89.DATAB
data2[7] => data~88.DATAB
data2[8] => data~87.DATAB
data2[9] => data~86.DATAB
data2[10] => data~85.DATAB
data2[11] => data~84.DATAB
data2[12] => data~83.DATAB
data2[13] => data~82.DATAB
data2[14] => data~81.DATAB
data2[15] => data~80.DATAB
data2[16] => data~79.DATAB
data2[17] => data~78.DATAB
data2[18] => data~77.DATAB
data2[19] => data~76.DATAB
data2[20] => data~75.DATAB
data2[21] => data~74.DATAB
data2[22] => data~73.DATAB
data2[23] => data~72.DATAB
data2[24] => data~71.DATAB
data2[25] => data~70.DATAB
data2[26] => data~69.DATAB
data2[27] => data~68.DATAB
data2[28] => data~67.DATAB
data2[29] => data~66.DATAB
data2[30] => data~65.DATAB
data2[31] => data~64.DATAB
data3[0] => data~63.DATAB
data3[1] => data~62.DATAB
data3[2] => data~61.DATAB
data3[3] => data~60.DATAB
data3[4] => data~59.DATAB
data3[5] => data~58.DATAB
data3[6] => data~57.DATAB
data3[7] => data~56.DATAB
data3[8] => data~55.DATAB
data3[9] => data~54.DATAB
data3[10] => data~53.DATAB
data3[11] => data~52.DATAB
data3[12] => data~51.DATAB
data3[13] => data~50.DATAB
data3[14] => data~49.DATAB
data3[15] => data~48.DATAB
data3[16] => data~47.DATAB
data3[17] => data~46.DATAB
data3[18] => data~45.DATAB
data3[19] => data~44.DATAB
data3[20] => data~43.DATAB
data3[21] => data~42.DATAB
data3[22] => data~41.DATAB
data3[23] => data~40.DATAB
data3[24] => data~39.DATAB
data3[25] => data~38.DATAB
data3[26] => data~37.DATAB
data3[27] => data~36.DATAB
data3[28] => data~35.DATAB
data3[29] => data~34.DATAB
data3[30] => data~33.DATAB
data3[31] => data~32.DATAB
data4[0] => data~31.DATAB
data4[1] => data~30.DATAB
data4[2] => data~29.DATAB
data4[3] => data~28.DATAB
data4[4] => data~27.DATAB
data4[5] => data~26.DATAB
data4[6] => data~25.DATAB
data4[7] => data~24.DATAB
data4[8] => data~23.DATAB
data4[9] => data~22.DATAB
data4[10] => data~21.DATAB
data4[11] => data~20.DATAB
data4[12] => data~19.DATAB
data4[13] => data~18.DATAB
data4[14] => data~17.DATAB
data4[15] => data~16.DATAB
data4[16] => data~15.DATAB
data4[17] => data~14.DATAB
data4[18] => data~13.DATAB
data4[19] => data~12.DATAB
data4[20] => data~11.DATAB
data4[21] => data~10.DATAB
data4[22] => data~9.DATAB
data4[23] => data~8.DATAB
data4[24] => data~7.DATAB
data4[25] => data~6.DATAB
data4[26] => data~5.DATAB
data4[27] => data~4.DATAB
data4[28] => data~3.DATAB
data4[29] => data~2.DATAB
data4[30] => data~1.DATAB
data4[31] => data~0.DATAB
data[0] <= data~127.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~126.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~125.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~124.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~123.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data~122.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data~121.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data~120.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data~119.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data~118.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data~117.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data~116.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data~115.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data~114.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data~113.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data~112.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data~111.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data~110.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data~109.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data~108.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data~107.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data~106.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data~105.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data~104.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data~103.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data~102.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data~101.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data~100.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data~99.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data~98.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data~97.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data~96.DB_MAX_OUTPUT_PORT_TYPE


|zhong|ALU1:inst21
A[0] => temp1[0].DATAIN
A[0] => result~127.DATAA
A[0] => ShiftRight1.IN32
A[0] => ShiftRight0.IN32
A[0] => ShiftLeft0.IN32
A[0] => result~64.IN0
A[0] => result~32.IN0
A[0] => result~0.IN0
A[0] => Add2.IN64
A[1] => temp1[1].DATAIN
A[1] => result~126.DATAA
A[1] => ShiftRight1.IN31
A[1] => ShiftRight0.IN31
A[1] => ShiftLeft0.IN31
A[1] => result~65.IN0
A[1] => result~33.IN0
A[1] => result~1.IN0
A[1] => Add2.IN63
A[2] => temp1[2].DATAIN
A[2] => result~125.DATAA
A[2] => ShiftRight1.IN30
A[2] => ShiftRight0.IN30
A[2] => ShiftLeft0.IN30
A[2] => result~66.IN0
A[2] => result~34.IN0
A[2] => result~2.IN0
A[2] => Add2.IN62
A[3] => temp1[3].DATAIN
A[3] => result~124.DATAA
A[3] => ShiftRight1.IN29
A[3] => ShiftRight0.IN29
A[3] => ShiftLeft0.IN29
A[3] => result~67.IN0
A[3] => result~35.IN0
A[3] => result~3.IN0
A[3] => Add2.IN61
A[4] => temp1[4].DATAIN
A[4] => result~123.DATAA
A[4] => ShiftRight1.IN28
A[4] => ShiftRight0.IN28
A[4] => ShiftLeft0.IN28
A[4] => result~68.IN0
A[4] => result~36.IN0
A[4] => result~4.IN0
A[4] => Add2.IN60
A[5] => temp1[5].DATAIN
A[5] => result~122.DATAA
A[5] => ShiftRight1.IN27
A[5] => ShiftRight0.IN27
A[5] => ShiftLeft0.IN27
A[5] => result~69.IN0
A[5] => result~37.IN0
A[5] => result~5.IN0
A[5] => Add2.IN59
A[6] => temp1[6].DATAIN
A[6] => result~121.DATAA
A[6] => ShiftRight1.IN26
A[6] => ShiftRight0.IN26
A[6] => ShiftLeft0.IN26
A[6] => result~70.IN0
A[6] => result~38.IN0
A[6] => result~6.IN0
A[6] => Add2.IN58
A[7] => temp1[7].DATAIN
A[7] => result~120.DATAA
A[7] => ShiftRight1.IN25
A[7] => ShiftRight0.IN25
A[7] => ShiftLeft0.IN25
A[7] => result~71.IN0
A[7] => result~39.IN0
A[7] => result~7.IN0
A[7] => Add2.IN57
A[8] => temp1[8].DATAIN
A[8] => result~119.DATAA
A[8] => ShiftRight1.IN24
A[8] => ShiftRight0.IN24
A[8] => ShiftLeft0.IN24
A[8] => result~72.IN0
A[8] => result~40.IN0
A[8] => result~8.IN0
A[8] => Add2.IN56
A[9] => temp1[9].DATAIN
A[9] => result~118.DATAA
A[9] => ShiftRight1.IN23
A[9] => ShiftRight0.IN23
A[9] => ShiftLeft0.IN23
A[9] => result~73.IN0
A[9] => result~41.IN0
A[9] => result~9.IN0
A[9] => Add2.IN55
A[10] => temp1[10].DATAIN
A[10] => result~117.DATAA
A[10] => ShiftRight1.IN22
A[10] => ShiftRight0.IN22
A[10] => ShiftLeft0.IN22
A[10] => result~74.IN0
A[10] => result~42.IN0
A[10] => result~10.IN0
A[10] => Add2.IN54
A[11] => temp1[11].DATAIN
A[11] => result~116.DATAA
A[11] => ShiftRight1.IN21
A[11] => ShiftRight0.IN21
A[11] => ShiftLeft0.IN21
A[11] => result~75.IN0
A[11] => result~43.IN0
A[11] => result~11.IN0
A[11] => Add2.IN53
A[12] => temp1[12].DATAIN
A[12] => result~115.DATAA
A[12] => ShiftRight1.IN20
A[12] => ShiftRight0.IN20
A[12] => ShiftLeft0.IN20
A[12] => result~76.IN0
A[12] => result~44.IN0
A[12] => result~12.IN0
A[12] => Add2.IN52
A[13] => temp1[13].DATAIN
A[13] => result~114.DATAA
A[13] => ShiftRight1.IN19
A[13] => ShiftRight0.IN19
A[13] => ShiftLeft0.IN19
A[13] => result~77.IN0
A[13] => result~45.IN0
A[13] => result~13.IN0
A[13] => Add2.IN51
A[14] => temp1[14].DATAIN
A[14] => result~113.DATAA
A[14] => ShiftRight1.IN18
A[14] => ShiftRight0.IN18
A[14] => ShiftLeft0.IN18
A[14] => result~78.IN0
A[14] => result~46.IN0
A[14] => result~14.IN0
A[14] => Add2.IN50
A[15] => temp1[15].DATAIN
A[15] => result~112.DATAA
A[15] => ShiftRight1.IN17
A[15] => ShiftRight0.IN17
A[15] => ShiftLeft0.IN17
A[15] => result~79.IN0
A[15] => result~47.IN0
A[15] => result~15.IN0
A[15] => Add2.IN49
A[16] => temp1[16].DATAIN
A[16] => result~111.DATAA
A[16] => ShiftRight1.IN16
A[16] => ShiftRight0.IN16
A[16] => ShiftLeft0.IN16
A[16] => result~80.IN0
A[16] => result~48.IN0
A[16] => result~16.IN0
A[16] => Add2.IN48
A[17] => temp1[17].DATAIN
A[17] => result~110.DATAA
A[17] => ShiftRight1.IN15
A[17] => ShiftRight0.IN15
A[17] => ShiftLeft0.IN15
A[17] => result~81.IN0
A[17] => result~49.IN0
A[17] => result~17.IN0
A[17] => Add2.IN47
A[18] => temp1[18].DATAIN
A[18] => result~109.DATAA
A[18] => ShiftRight1.IN14
A[18] => ShiftRight0.IN14
A[18] => ShiftLeft0.IN14
A[18] => result~82.IN0
A[18] => result~50.IN0
A[18] => result~18.IN0
A[18] => Add2.IN46
A[19] => temp1[19].DATAIN
A[19] => result~108.DATAA
A[19] => ShiftRight1.IN13
A[19] => ShiftRight0.IN13
A[19] => ShiftLeft0.IN13
A[19] => result~83.IN0
A[19] => result~51.IN0
A[19] => result~19.IN0
A[19] => Add2.IN45
A[20] => temp1[20].DATAIN
A[20] => result~107.DATAA
A[20] => ShiftRight1.IN12
A[20] => ShiftRight0.IN12
A[20] => ShiftLeft0.IN12
A[20] => result~84.IN0
A[20] => result~52.IN0
A[20] => result~20.IN0
A[20] => Add2.IN44
A[21] => temp1[21].DATAIN
A[21] => result~106.DATAA
A[21] => ShiftRight1.IN11
A[21] => ShiftRight0.IN11
A[21] => ShiftLeft0.IN11
A[21] => result~85.IN0
A[21] => result~53.IN0
A[21] => result~21.IN0
A[21] => Add2.IN43
A[22] => temp1[22].DATAIN
A[22] => result~105.DATAA
A[22] => ShiftRight1.IN10
A[22] => ShiftRight0.IN10
A[22] => ShiftLeft0.IN10
A[22] => result~86.IN0
A[22] => result~54.IN0
A[22] => result~22.IN0
A[22] => Add2.IN42
A[23] => temp1[23].DATAIN
A[23] => result~104.DATAA
A[23] => ShiftRight1.IN9
A[23] => ShiftRight0.IN9
A[23] => ShiftLeft0.IN9
A[23] => result~87.IN0
A[23] => result~55.IN0
A[23] => result~23.IN0
A[23] => Add2.IN41
A[24] => temp1[24].DATAIN
A[24] => result~103.DATAA
A[24] => ShiftRight1.IN8
A[24] => ShiftRight0.IN8
A[24] => ShiftLeft0.IN8
A[24] => result~88.IN0
A[24] => result~56.IN0
A[24] => result~24.IN0
A[24] => Add2.IN40
A[25] => temp1[25].DATAIN
A[25] => result~102.DATAA
A[25] => ShiftRight1.IN7
A[25] => ShiftRight0.IN7
A[25] => ShiftLeft0.IN7
A[25] => result~89.IN0
A[25] => result~57.IN0
A[25] => result~25.IN0
A[25] => Add2.IN39
A[26] => temp1[26].DATAIN
A[26] => result~101.DATAA
A[26] => ShiftRight1.IN6
A[26] => ShiftRight0.IN6
A[26] => ShiftLeft0.IN6
A[26] => result~90.IN0
A[26] => result~58.IN0
A[26] => result~26.IN0
A[26] => Add2.IN38
A[27] => temp1[27].DATAIN
A[27] => result~100.DATAA
A[27] => ShiftRight1.IN5
A[27] => ShiftRight0.IN5
A[27] => ShiftLeft0.IN5
A[27] => result~91.IN0
A[27] => result~59.IN0
A[27] => result~27.IN0
A[27] => Add2.IN37
A[28] => temp1[28].DATAIN
A[28] => result~99.DATAA
A[28] => ShiftRight1.IN4
A[28] => ShiftRight0.IN4
A[28] => ShiftLeft0.IN4
A[28] => result~92.IN0
A[28] => result~60.IN0
A[28] => result~28.IN0
A[28] => Add2.IN36
A[29] => temp1[29].DATAIN
A[29] => result~98.DATAA
A[29] => ShiftRight1.IN3
A[29] => ShiftRight0.IN3
A[29] => ShiftLeft0.IN3
A[29] => result~93.IN0
A[29] => result~61.IN0
A[29] => result~29.IN0
A[29] => Add2.IN35
A[30] => temp1[30].DATAIN
A[30] => result~97.DATAA
A[30] => ShiftRight1.IN2
A[30] => ShiftRight0.IN2
A[30] => ShiftLeft0.IN2
A[30] => result~94.IN0
A[30] => result~62.IN0
A[30] => result~30.IN0
A[30] => Add2.IN34
A[31] => temp1[31].DATAIN
A[31] => result~96.DATAA
A[31] => ShiftRight1.IN0
A[31] => ShiftRight1.IN1
A[31] => ShiftRight0.IN1
A[31] => ShiftLeft0.IN1
A[31] => result~95.IN0
A[31] => result~63.IN0
A[31] => result~31.IN0
A[31] => Add2.IN33
B[0] => temp2[0].DATAIN
B[0] => ShiftRight1.IN64
B[0] => ShiftRight0.IN64
B[0] => ShiftLeft0.IN64
B[0] => result~64.IN1
B[0] => result~32.IN1
B[0] => result~0.IN1
B[1] => temp2[1].DATAIN
B[1] => ShiftRight1.IN63
B[1] => ShiftRight0.IN63
B[1] => ShiftLeft0.IN63
B[1] => result~65.IN1
B[1] => result~33.IN1
B[1] => result~1.IN1
B[2] => temp2[2].DATAIN
B[2] => ShiftRight1.IN62
B[2] => ShiftRight0.IN62
B[2] => ShiftLeft0.IN62
B[2] => result~66.IN1
B[2] => result~34.IN1
B[2] => result~2.IN1
B[3] => temp2[3].DATAIN
B[3] => ShiftRight1.IN61
B[3] => ShiftRight0.IN61
B[3] => ShiftLeft0.IN61
B[3] => result~67.IN1
B[3] => result~35.IN1
B[3] => result~3.IN1
B[4] => temp2[4].DATAIN
B[4] => ShiftRight1.IN60
B[4] => ShiftRight0.IN60
B[4] => ShiftLeft0.IN60
B[4] => result~68.IN1
B[4] => result~36.IN1
B[4] => result~4.IN1
B[5] => temp2[5].DATAIN
B[5] => ShiftRight1.IN59
B[5] => ShiftRight0.IN59
B[5] => ShiftLeft0.IN59
B[5] => result~69.IN1
B[5] => result~37.IN1
B[5] => result~5.IN1
B[6] => temp2[6].DATAIN
B[6] => ShiftRight1.IN58
B[6] => ShiftRight0.IN58
B[6] => ShiftLeft0.IN58
B[6] => result~70.IN1
B[6] => result~38.IN1
B[6] => result~6.IN1
B[7] => temp2[7].DATAIN
B[7] => ShiftRight1.IN57
B[7] => ShiftRight0.IN57
B[7] => ShiftLeft0.IN57
B[7] => result~71.IN1
B[7] => result~39.IN1
B[7] => result~7.IN1
B[8] => temp2[8].DATAIN
B[8] => ShiftRight1.IN56
B[8] => ShiftRight0.IN56
B[8] => ShiftLeft0.IN56
B[8] => result~72.IN1
B[8] => result~40.IN1
B[8] => result~8.IN1
B[9] => temp2[9].DATAIN
B[9] => ShiftRight1.IN55
B[9] => ShiftRight0.IN55
B[9] => ShiftLeft0.IN55
B[9] => result~73.IN1
B[9] => result~41.IN1
B[9] => result~9.IN1
B[10] => temp2[10].DATAIN
B[10] => ShiftRight1.IN54
B[10] => ShiftRight0.IN54
B[10] => ShiftLeft0.IN54
B[10] => result~74.IN1
B[10] => result~42.IN1
B[10] => result~10.IN1
B[11] => temp2[11].DATAIN
B[11] => ShiftRight1.IN53
B[11] => ShiftRight0.IN53
B[11] => ShiftLeft0.IN53
B[11] => result~75.IN1
B[11] => result~43.IN1
B[11] => result~11.IN1
B[12] => temp2[12].DATAIN
B[12] => ShiftRight1.IN52
B[12] => ShiftRight0.IN52
B[12] => ShiftLeft0.IN52
B[12] => result~76.IN1
B[12] => result~44.IN1
B[12] => result~12.IN1
B[13] => temp2[13].DATAIN
B[13] => ShiftRight1.IN51
B[13] => ShiftRight0.IN51
B[13] => ShiftLeft0.IN51
B[13] => result~77.IN1
B[13] => result~45.IN1
B[13] => result~13.IN1
B[14] => temp2[14].DATAIN
B[14] => ShiftRight1.IN50
B[14] => ShiftRight0.IN50
B[14] => ShiftLeft0.IN50
B[14] => result~78.IN1
B[14] => result~46.IN1
B[14] => result~14.IN1
B[15] => temp2[15].DATAIN
B[15] => ShiftRight1.IN49
B[15] => ShiftRight0.IN49
B[15] => ShiftLeft0.IN49
B[15] => result~79.IN1
B[15] => result~47.IN1
B[15] => result~15.IN1
B[16] => temp2[16].DATAIN
B[16] => ShiftRight1.IN48
B[16] => ShiftRight0.IN48
B[16] => ShiftLeft0.IN48
B[16] => result~80.IN1
B[16] => result~48.IN1
B[16] => result~16.IN1
B[17] => temp2[17].DATAIN
B[17] => ShiftRight1.IN47
B[17] => ShiftRight0.IN47
B[17] => ShiftLeft0.IN47
B[17] => result~81.IN1
B[17] => result~49.IN1
B[17] => result~17.IN1
B[18] => temp2[18].DATAIN
B[18] => ShiftRight1.IN46
B[18] => ShiftRight0.IN46
B[18] => ShiftLeft0.IN46
B[18] => result~82.IN1
B[18] => result~50.IN1
B[18] => result~18.IN1
B[19] => temp2[19].DATAIN
B[19] => ShiftRight1.IN45
B[19] => ShiftRight0.IN45
B[19] => ShiftLeft0.IN45
B[19] => result~83.IN1
B[19] => result~51.IN1
B[19] => result~19.IN1
B[20] => temp2[20].DATAIN
B[20] => ShiftRight1.IN44
B[20] => ShiftRight0.IN44
B[20] => ShiftLeft0.IN44
B[20] => result~84.IN1
B[20] => result~52.IN1
B[20] => result~20.IN1
B[21] => temp2[21].DATAIN
B[21] => ShiftRight1.IN43
B[21] => ShiftRight0.IN43
B[21] => ShiftLeft0.IN43
B[21] => result~85.IN1
B[21] => result~53.IN1
B[21] => result~21.IN1
B[22] => temp2[22].DATAIN
B[22] => ShiftRight1.IN42
B[22] => ShiftRight0.IN42
B[22] => ShiftLeft0.IN42
B[22] => result~86.IN1
B[22] => result~54.IN1
B[22] => result~22.IN1
B[23] => temp2[23].DATAIN
B[23] => ShiftRight1.IN41
B[23] => ShiftRight0.IN41
B[23] => ShiftLeft0.IN41
B[23] => result~87.IN1
B[23] => result~55.IN1
B[23] => result~23.IN1
B[24] => temp2[24].DATAIN
B[24] => ShiftRight1.IN40
B[24] => ShiftRight0.IN40
B[24] => ShiftLeft0.IN40
B[24] => result~88.IN1
B[24] => result~56.IN1
B[24] => result~24.IN1
B[25] => temp2[25].DATAIN
B[25] => ShiftRight1.IN39
B[25] => ShiftRight0.IN39
B[25] => ShiftLeft0.IN39
B[25] => result~89.IN1
B[25] => result~57.IN1
B[25] => result~25.IN1
B[26] => temp2[26].DATAIN
B[26] => ShiftRight1.IN38
B[26] => ShiftRight0.IN38
B[26] => ShiftLeft0.IN38
B[26] => result~90.IN1
B[26] => result~58.IN1
B[26] => result~26.IN1
B[27] => temp2[27].DATAIN
B[27] => ShiftRight1.IN37
B[27] => ShiftRight0.IN37
B[27] => ShiftLeft0.IN37
B[27] => result~91.IN1
B[27] => result~59.IN1
B[27] => result~27.IN1
B[28] => temp2[28].DATAIN
B[28] => ShiftRight1.IN36
B[28] => ShiftRight0.IN36
B[28] => ShiftLeft0.IN36
B[28] => result~92.IN1
B[28] => result~60.IN1
B[28] => result~28.IN1
B[29] => temp2[29].DATAIN
B[29] => ShiftRight1.IN35
B[29] => ShiftRight0.IN35
B[29] => ShiftLeft0.IN35
B[29] => result~93.IN1
B[29] => result~61.IN1
B[29] => result~29.IN1
B[30] => temp2[30].DATAIN
B[30] => ShiftRight1.IN34
B[30] => ShiftRight0.IN34
B[30] => ShiftLeft0.IN34
B[30] => result~94.IN1
B[30] => result~62.IN1
B[30] => result~30.IN1
B[31] => temp2[31].DATAIN
B[31] => ShiftRight1.IN33
B[31] => ShiftRight0.IN33
B[31] => ShiftLeft0.IN33
B[31] => result~95.IN1
B[31] => result~63.IN1
B[31] => result~31.IN1
ALUOP[0] => Equal9.IN7
ALUOP[0] => Equal8.IN7
ALUOP[0] => Equal7.IN7
ALUOP[0] => Equal6.IN7
ALUOP[0] => Equal5.IN7
ALUOP[0] => Equal4.IN7
ALUOP[0] => Equal3.IN7
ALUOP[0] => Equal2.IN7
ALUOP[0] => Equal1.IN7
ALUOP[0] => Equal0.IN7
ALUOP[1] => Equal9.IN6
ALUOP[1] => Equal8.IN6
ALUOP[1] => Equal7.IN6
ALUOP[1] => Equal6.IN6
ALUOP[1] => Equal5.IN6
ALUOP[1] => Equal4.IN6
ALUOP[1] => Equal3.IN6
ALUOP[1] => Equal2.IN6
ALUOP[1] => Equal1.IN6
ALUOP[1] => Equal0.IN6
ALUOP[2] => Equal9.IN5
ALUOP[2] => Equal8.IN5
ALUOP[2] => Equal7.IN5
ALUOP[2] => Equal6.IN5
ALUOP[2] => Equal5.IN5
ALUOP[2] => Equal4.IN5
ALUOP[2] => Equal3.IN5
ALUOP[2] => Equal2.IN5
ALUOP[2] => Equal1.IN5
ALUOP[2] => Equal0.IN5
ALUOP[3] => Equal9.IN4
ALUOP[3] => Equal8.IN4
ALUOP[3] => Equal7.IN4
ALUOP[3] => Equal6.IN4
ALUOP[3] => Equal5.IN4
ALUOP[3] => Equal4.IN4
ALUOP[3] => Equal3.IN4
ALUOP[3] => Equal2.IN4
ALUOP[3] => Equal1.IN4
ALUOP[3] => Equal0.IN4
result[0] <= result~415.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result~414.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result~413.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result~412.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result~411.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result~410.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result~409.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result~408.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result~407.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result~406.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result~405.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result~404.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result~403.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result~402.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result~401.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result~400.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result~399.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result~398.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result~397.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result~396.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result~395.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result~394.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result~393.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result~392.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result~391.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result~390.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result~389.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result~388.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result~387.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result~386.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result~385.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result~384.DB_MAX_OUTPUT_PORT_TYPE


|zhong|mux4:inst30
mux4_sel[0] => Equal4.IN5
mux4_sel[0] => Equal3.IN5
mux4_sel[0] => Equal2.IN5
mux4_sel[0] => Equal1.IN5
mux4_sel[0] => Equal0.IN5
mux4_sel[1] => Equal4.IN4
mux4_sel[1] => Equal3.IN4
mux4_sel[1] => Equal2.IN4
mux4_sel[1] => Equal1.IN4
mux4_sel[1] => Equal0.IN4
mux4_sel[2] => Equal4.IN3
mux4_sel[2] => Equal3.IN3
mux4_sel[2] => Equal2.IN3
mux4_sel[2] => Equal1.IN3
mux4_sel[2] => Equal0.IN3
data1[0] => data~159.DATAB
data1[1] => data~158.DATAB
data1[2] => data~157.DATAB
data1[3] => data~156.DATAB
data1[4] => data~155.DATAB
data1[5] => data~154.DATAB
data1[6] => data~153.DATAB
data1[7] => data~152.DATAB
data1[8] => data~151.DATAB
data1[9] => data~150.DATAB
data1[10] => data~149.DATAB
data1[11] => data~148.DATAB
data1[12] => data~147.DATAB
data1[13] => data~146.DATAB
data1[14] => data~145.DATAB
data1[15] => data~144.DATAB
data1[16] => data~143.DATAB
data1[17] => data~142.DATAB
data1[18] => data~141.DATAB
data1[19] => data~140.DATAB
data1[20] => data~139.DATAB
data1[21] => data~138.DATAB
data1[22] => data~137.DATAB
data1[23] => data~136.DATAB
data1[24] => data~135.DATAB
data1[25] => data~134.DATAB
data1[26] => data~133.DATAB
data1[27] => data~132.DATAB
data1[28] => data~131.DATAB
data1[29] => data~130.DATAB
data1[30] => data~129.DATAB
data1[31] => data~128.DATAB
data2[0] => data~127.DATAB
data2[1] => data~126.DATAB
data2[2] => data~125.DATAB
data2[3] => data~124.DATAB
data2[4] => data~123.DATAB
data2[5] => data~122.DATAB
data2[6] => data~121.DATAB
data2[7] => data~120.DATAB
data2[8] => data~119.DATAB
data2[9] => data~118.DATAB
data2[10] => data~117.DATAB
data2[11] => data~116.DATAB
data2[12] => data~115.DATAB
data2[13] => data~114.DATAB
data2[14] => data~113.DATAB
data2[15] => data~112.DATAB
data2[16] => data~111.DATAB
data2[17] => data~110.DATAB
data2[18] => data~109.DATAB
data2[19] => data~108.DATAB
data2[20] => data~107.DATAB
data2[21] => data~106.DATAB
data2[22] => data~105.DATAB
data2[23] => data~104.DATAB
data2[24] => data~103.DATAB
data2[25] => data~102.DATAB
data2[26] => data~101.DATAB
data2[27] => data~100.DATAB
data2[28] => data~99.DATAB
data2[29] => data~98.DATAB
data2[30] => data~97.DATAB
data2[31] => data~96.DATAB
data3[0] => data~95.DATAB
data3[1] => data~94.DATAB
data3[2] => data~93.DATAB
data3[3] => data~92.DATAB
data3[4] => data~91.DATAB
data3[5] => data~90.DATAB
data3[6] => data~89.DATAB
data3[7] => data~88.DATAB
data3[8] => data~87.DATAB
data3[9] => data~86.DATAB
data3[10] => data~85.DATAB
data3[11] => data~84.DATAB
data3[12] => data~83.DATAB
data3[13] => data~82.DATAB
data3[14] => data~81.DATAB
data3[15] => data~80.DATAB
data3[16] => data~79.DATAB
data3[17] => data~78.DATAB
data3[18] => data~77.DATAB
data3[19] => data~76.DATAB
data3[20] => data~75.DATAB
data3[21] => data~74.DATAB
data3[22] => data~73.DATAB
data3[23] => data~72.DATAB
data3[24] => data~71.DATAB
data3[25] => data~70.DATAB
data3[26] => data~69.DATAB
data3[27] => data~68.DATAB
data3[28] => data~67.DATAB
data3[29] => data~66.DATAB
data3[30] => data~65.DATAB
data3[31] => data~64.DATAB
data4[0] => data~63.DATAB
data4[1] => data~62.DATAB
data4[2] => data~61.DATAB
data4[3] => data~60.DATAB
data4[4] => data~59.DATAB
data4[5] => data~58.DATAB
data4[6] => data~57.DATAB
data4[7] => data~56.DATAB
data4[8] => data~55.DATAB
data4[9] => data~54.DATAB
data4[10] => data~53.DATAB
data4[11] => data~52.DATAB
data4[12] => data~51.DATAB
data4[13] => data~50.DATAB
data4[14] => data~49.DATAB
data4[15] => data~48.DATAB
data4[16] => data~47.DATAB
data4[17] => data~46.DATAB
data4[18] => data~45.DATAB
data4[19] => data~44.DATAB
data4[20] => data~43.DATAB
data4[21] => data~42.DATAB
data4[22] => data~41.DATAB
data4[23] => data~40.DATAB
data4[24] => data~39.DATAB
data4[25] => data~38.DATAB
data4[26] => data~37.DATAB
data4[27] => data~36.DATAB
data4[28] => data~35.DATAB
data4[29] => data~34.DATAB
data4[30] => data~33.DATAB
data4[31] => data~32.DATAB
data5[0] => data~31.DATAB
data5[1] => data~30.DATAB
data5[2] => data~29.DATAB
data5[3] => data~28.DATAB
data5[4] => data~27.DATAB
data5[5] => data~26.DATAB
data5[6] => data~25.DATAB
data5[7] => data~24.DATAB
data5[8] => data~23.DATAB
data5[9] => data~22.DATAB
data5[10] => data~21.DATAB
data5[11] => data~20.DATAB
data5[12] => data~19.DATAB
data5[13] => data~18.DATAB
data5[14] => data~17.DATAB
data5[15] => data~16.DATAB
data5[16] => data~15.DATAB
data5[17] => data~14.DATAB
data5[18] => data~13.DATAB
data5[19] => data~12.DATAB
data5[20] => data~11.DATAB
data5[21] => data~10.DATAB
data5[22] => data~9.DATAB
data5[23] => data~8.DATAB
data5[24] => data~7.DATAB
data5[25] => data~6.DATAB
data5[26] => data~5.DATAB
data5[27] => data~4.DATAB
data5[28] => data~3.DATAB
data5[29] => data~2.DATAB
data5[30] => data~1.DATAB
data5[31] => data~0.DATAB
data[0] <= data~159.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~158.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~157.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~156.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~155.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data~154.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data~153.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data~152.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data~151.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data~150.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data~149.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data~148.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data~147.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data~146.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data~145.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data~144.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data~143.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data~142.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data~141.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data~140.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data~139.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data~138.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data~137.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data~136.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data~135.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data~134.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data~133.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data~132.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data~131.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data~130.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data~129.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data~128.DB_MAX_OUTPUT_PORT_TYPE


|zhong|mux5:inst19
mux5_sel[0] => Equal5.IN5
mux5_sel[0] => Equal4.IN5
mux5_sel[0] => Equal3.IN5
mux5_sel[0] => Equal2.IN5
mux5_sel[0] => Equal1.IN5
mux5_sel[0] => Equal0.IN5
mux5_sel[1] => Equal5.IN4
mux5_sel[1] => Equal4.IN4
mux5_sel[1] => Equal3.IN4
mux5_sel[1] => Equal2.IN4
mux5_sel[1] => Equal1.IN4
mux5_sel[1] => Equal0.IN4
mux5_sel[2] => Equal5.IN3
mux5_sel[2] => Equal4.IN3
mux5_sel[2] => Equal3.IN3
mux5_sel[2] => Equal2.IN3
mux5_sel[2] => Equal1.IN3
mux5_sel[2] => Equal0.IN3
data1[0] => data~191.DATAB
data1[1] => data~190.DATAB
data1[2] => data~189.DATAB
data1[3] => data~188.DATAB
data1[4] => data~187.DATAB
data1[5] => data~186.DATAB
data1[6] => data~185.DATAB
data1[7] => data~184.DATAB
data1[8] => data~183.DATAB
data1[9] => data~182.DATAB
data1[10] => data~181.DATAB
data1[11] => data~180.DATAB
data1[12] => data~179.DATAB
data1[13] => data~178.DATAB
data1[14] => data~177.DATAB
data1[15] => data~176.DATAB
data1[16] => data~175.DATAB
data1[17] => data~174.DATAB
data1[18] => data~173.DATAB
data1[19] => data~172.DATAB
data1[20] => data~171.DATAB
data1[21] => data~170.DATAB
data1[22] => data~169.DATAB
data1[23] => data~168.DATAB
data1[24] => data~167.DATAB
data1[25] => data~166.DATAB
data1[26] => data~165.DATAB
data1[27] => data~164.DATAB
data1[28] => data~163.DATAB
data1[29] => data~162.DATAB
data1[30] => data~161.DATAB
data1[31] => data~160.DATAB
data2[0] => data~159.DATAB
data2[1] => data~158.DATAB
data2[2] => data~157.DATAB
data2[3] => data~156.DATAB
data2[4] => data~155.DATAB
data2[5] => data~154.DATAB
data2[6] => data~153.DATAB
data2[7] => data~152.DATAB
data2[8] => data~151.DATAB
data2[9] => data~150.DATAB
data2[10] => data~149.DATAB
data2[11] => data~148.DATAB
data2[12] => data~147.DATAB
data2[13] => data~146.DATAB
data2[14] => data~145.DATAB
data2[15] => data~144.DATAB
data2[16] => data~143.DATAB
data2[17] => data~142.DATAB
data2[18] => data~141.DATAB
data2[19] => data~140.DATAB
data2[20] => data~139.DATAB
data2[21] => data~138.DATAB
data2[22] => data~137.DATAB
data2[23] => data~136.DATAB
data2[24] => data~135.DATAB
data2[25] => data~134.DATAB
data2[26] => data~133.DATAB
data2[27] => data~132.DATAB
data2[28] => data~131.DATAB
data2[29] => data~130.DATAB
data2[30] => data~129.DATAB
data2[31] => data~128.DATAB
data3[0] => data~127.DATAB
data3[1] => data~126.DATAB
data3[2] => data~125.DATAB
data3[3] => data~124.DATAB
data3[4] => data~123.DATAB
data3[5] => data~122.DATAB
data3[6] => data~121.DATAB
data3[7] => data~120.DATAB
data3[8] => data~119.DATAB
data3[9] => data~118.DATAB
data3[10] => data~117.DATAB
data3[11] => data~116.DATAB
data3[12] => data~115.DATAB
data3[13] => data~114.DATAB
data3[14] => data~113.DATAB
data3[15] => data~112.DATAB
data3[16] => data~111.DATAB
data3[17] => data~110.DATAB
data3[18] => data~109.DATAB
data3[19] => data~108.DATAB
data3[20] => data~107.DATAB
data3[21] => data~106.DATAB
data3[22] => data~105.DATAB
data3[23] => data~104.DATAB
data3[24] => data~103.DATAB
data3[25] => data~102.DATAB
data3[26] => data~101.DATAB
data3[27] => data~100.DATAB
data3[28] => data~99.DATAB
data3[29] => data~98.DATAB
data3[30] => data~97.DATAB
data3[31] => data~96.DATAB
data4[0] => data~95.DATAB
data4[1] => data~94.DATAB
data4[2] => data~93.DATAB
data4[3] => data~92.DATAB
data4[4] => data~91.DATAB
data4[5] => data~90.DATAB
data4[6] => data~89.DATAB
data4[7] => data~88.DATAB
data4[8] => data~87.DATAB
data4[9] => data~86.DATAB
data4[10] => data~85.DATAB
data4[11] => data~84.DATAB
data4[12] => data~83.DATAB
data4[13] => data~82.DATAB
data4[14] => data~81.DATAB
data4[15] => data~80.DATAB
data4[16] => data~79.DATAB
data4[17] => data~78.DATAB
data4[18] => data~77.DATAB
data4[19] => data~76.DATAB
data4[20] => data~75.DATAB
data4[21] => data~74.DATAB
data4[22] => data~73.DATAB
data4[23] => data~72.DATAB
data4[24] => data~71.DATAB
data4[25] => data~70.DATAB
data4[26] => data~69.DATAB
data4[27] => data~68.DATAB
data4[28] => data~67.DATAB
data4[29] => data~66.DATAB
data4[30] => data~65.DATAB
data4[31] => data~64.DATAB
data5[0] => data~63.DATAB
data5[1] => data~62.DATAB
data5[2] => data~61.DATAB
data5[3] => data~60.DATAB
data5[4] => data~59.DATAB
data5[5] => data~58.DATAB
data5[6] => data~57.DATAB
data5[7] => data~56.DATAB
data5[8] => data~55.DATAB
data5[9] => data~54.DATAB
data5[10] => data~53.DATAB
data5[11] => data~52.DATAB
data5[12] => data~51.DATAB
data5[13] => data~50.DATAB
data5[14] => data~49.DATAB
data5[15] => data~48.DATAB
data5[16] => data~47.DATAB
data5[17] => data~46.DATAB
data5[18] => data~45.DATAB
data5[19] => data~44.DATAB
data5[20] => data~43.DATAB
data5[21] => data~42.DATAB
data5[22] => data~41.DATAB
data5[23] => data~40.DATAB
data5[24] => data~39.DATAB
data5[25] => data~38.DATAB
data5[26] => data~37.DATAB
data5[27] => data~36.DATAB
data5[28] => data~35.DATAB
data5[29] => data~34.DATAB
data5[30] => data~33.DATAB
data5[31] => data~32.DATAB
data6[0] => data~31.DATAB
data6[1] => data~30.DATAB
data6[2] => data~29.DATAB
data6[3] => data~28.DATAB
data6[4] => data~27.DATAB
data6[5] => data~26.DATAB
data6[6] => data~25.DATAB
data6[7] => data~24.DATAB
data6[8] => data~23.DATAB
data6[9] => data~22.DATAB
data6[10] => data~21.DATAB
data6[11] => data~20.DATAB
data6[12] => data~19.DATAB
data6[13] => data~18.DATAB
data6[14] => data~17.DATAB
data6[15] => data~16.DATAB
data6[16] => data~15.DATAB
data6[17] => data~14.DATAB
data6[18] => data~13.DATAB
data6[19] => data~12.DATAB
data6[20] => data~11.DATAB
data6[21] => data~10.DATAB
data6[22] => data~9.DATAB
data6[23] => data~8.DATAB
data6[24] => data~7.DATAB
data6[25] => data~6.DATAB
data6[26] => data~5.DATAB
data6[27] => data~4.DATAB
data6[28] => data~3.DATAB
data6[29] => data~2.DATAB
data6[30] => data~1.DATAB
data6[31] => data~0.DATAB
data[0] <= data~191.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~190.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~189.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~188.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~187.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data~186.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data~185.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data~184.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data~183.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data~182.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data~181.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data~180.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data~179.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data~178.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data~177.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data~176.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data~175.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data~174.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data~173.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data~172.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data~171.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data~170.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data~169.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data~168.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data~167.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data~166.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data~165.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data~164.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data~163.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data~162.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data~161.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data~160.DB_MAX_OUTPUT_PORT_TYPE


|zhong|ram:inst16
clk => reg[31][7].CLK
clk => reg[31][6].CLK
clk => reg[31][5].CLK
clk => reg[31][4].CLK
clk => reg[31][3].CLK
clk => reg[31][2].CLK
clk => reg[31][1].CLK
clk => reg[31][0].CLK
clk => reg[30][7].CLK
clk => reg[30][6].CLK
clk => reg[30][5].CLK
clk => reg[30][4].CLK
clk => reg[30][3].CLK
clk => reg[30][2].CLK
clk => reg[30][1].CLK
clk => reg[30][0].CLK
clk => reg[29][7].CLK
clk => reg[29][6].CLK
clk => reg[29][5].CLK
clk => reg[29][4].CLK
clk => reg[29][3].CLK
clk => reg[29][2].CLK
clk => reg[29][1].CLK
clk => reg[29][0].CLK
clk => reg[28][7].CLK
clk => reg[28][6].CLK
clk => reg[28][5].CLK
clk => reg[28][4].CLK
clk => reg[28][3].CLK
clk => reg[28][2].CLK
clk => reg[28][1].CLK
clk => reg[28][0].CLK
clk => reg[27][7].CLK
clk => reg[27][6].CLK
clk => reg[27][5].CLK
clk => reg[27][4].CLK
clk => reg[27][3].CLK
clk => reg[27][2].CLK
clk => reg[27][1].CLK
clk => reg[27][0].CLK
clk => reg[26][7].CLK
clk => reg[26][6].CLK
clk => reg[26][5].CLK
clk => reg[26][4].CLK
clk => reg[26][3].CLK
clk => reg[26][2].CLK
clk => reg[26][1].CLK
clk => reg[26][0].CLK
clk => reg[25][7].CLK
clk => reg[25][6].CLK
clk => reg[25][5].CLK
clk => reg[25][4].CLK
clk => reg[25][3].CLK
clk => reg[25][2].CLK
clk => reg[25][1].CLK
clk => reg[25][0].CLK
clk => reg[24][7].CLK
clk => reg[24][6].CLK
clk => reg[24][5].CLK
clk => reg[24][4].CLK
clk => reg[24][3].CLK
clk => reg[24][2].CLK
clk => reg[24][1].CLK
clk => reg[24][0].CLK
clk => reg[23][7].CLK
clk => reg[23][6].CLK
clk => reg[23][5].CLK
clk => reg[23][4].CLK
clk => reg[23][3].CLK
clk => reg[23][2].CLK
clk => reg[23][1].CLK
clk => reg[23][0].CLK
clk => reg[22][7].CLK
clk => reg[22][6].CLK
clk => reg[22][5].CLK
clk => reg[22][4].CLK
clk => reg[22][3].CLK
clk => reg[22][2].CLK
clk => reg[22][1].CLK
clk => reg[22][0].CLK
clk => reg[21][7].CLK
clk => reg[21][6].CLK
clk => reg[21][5].CLK
clk => reg[21][4].CLK
clk => reg[21][3].CLK
clk => reg[21][2].CLK
clk => reg[21][1].CLK
clk => reg[21][0].CLK
clk => reg[20][7].CLK
clk => reg[20][6].CLK
clk => reg[20][5].CLK
clk => reg[20][4].CLK
clk => reg[20][3].CLK
clk => reg[20][2].CLK
clk => reg[20][1].CLK
clk => reg[20][0].CLK
clk => reg[19][7].CLK
clk => reg[19][6].CLK
clk => reg[19][5].CLK
clk => reg[19][4].CLK
clk => reg[19][3].CLK
clk => reg[19][2].CLK
clk => reg[19][1].CLK
clk => reg[19][0].CLK
clk => reg[18][7].CLK
clk => reg[18][6].CLK
clk => reg[18][5].CLK
clk => reg[18][4].CLK
clk => reg[18][3].CLK
clk => reg[18][2].CLK
clk => reg[18][1].CLK
clk => reg[18][0].CLK
clk => reg[17][7].CLK
clk => reg[17][6].CLK
clk => reg[17][5].CLK
clk => reg[17][4].CLK
clk => reg[17][3].CLK
clk => reg[17][2].CLK
clk => reg[17][1].CLK
clk => reg[17][0].CLK
clk => reg[16][7].CLK
clk => reg[16][6].CLK
clk => reg[16][5].CLK
clk => reg[16][4].CLK
clk => reg[16][3].CLK
clk => reg[16][2].CLK
clk => reg[16][1].CLK
clk => reg[16][0].CLK
clk => reg[15][7].CLK
clk => reg[15][6].CLK
clk => reg[15][5].CLK
clk => reg[15][4].CLK
clk => reg[15][3].CLK
clk => reg[15][2].CLK
clk => reg[15][1].CLK
clk => reg[15][0].CLK
clk => reg[14][7].CLK
clk => reg[14][6].CLK
clk => reg[14][5].CLK
clk => reg[14][4].CLK
clk => reg[14][3].CLK
clk => reg[14][2].CLK
clk => reg[14][1].CLK
clk => reg[14][0].CLK
clk => reg[13][7].CLK
clk => reg[13][6].CLK
clk => reg[13][5].CLK
clk => reg[13][4].CLK
clk => reg[13][3].CLK
clk => reg[13][2].CLK
clk => reg[13][1].CLK
clk => reg[13][0].CLK
clk => reg[12][7].CLK
clk => reg[12][6].CLK
clk => reg[12][5].CLK
clk => reg[12][4].CLK
clk => reg[12][3].CLK
clk => reg[12][2].CLK
clk => reg[12][1].CLK
clk => reg[12][0].CLK
clk => reg[11][7].CLK
clk => reg[11][6].CLK
clk => reg[11][5].CLK
clk => reg[11][4].CLK
clk => reg[11][3].CLK
clk => reg[11][2].CLK
clk => reg[11][1].CLK
clk => reg[11][0].CLK
clk => reg[10][7].CLK
clk => reg[10][6].CLK
clk => reg[10][5].CLK
clk => reg[10][4].CLK
clk => reg[10][3].CLK
clk => reg[10][2].CLK
clk => reg[10][1].CLK
clk => reg[10][0].CLK
clk => reg[9][7].CLK
clk => reg[9][6].CLK
clk => reg[9][5].CLK
clk => reg[9][4].CLK
clk => reg[9][3].CLK
clk => reg[9][2].CLK
clk => reg[9][1].CLK
clk => reg[9][0].CLK
clk => reg[8][7].CLK
clk => reg[8][6].CLK
clk => reg[8][5].CLK
clk => reg[8][4].CLK
clk => reg[8][3].CLK
clk => reg[8][2].CLK
clk => reg[8][1].CLK
clk => reg[8][0].CLK
clk => reg[7][7].CLK
clk => reg[7][6].CLK
clk => reg[7][5].CLK
clk => reg[7][4].CLK
clk => reg[7][3].CLK
clk => reg[7][2].CLK
clk => reg[7][1].CLK
clk => reg[7][0].CLK
clk => reg[6][7].CLK
clk => reg[6][6].CLK
clk => reg[6][5].CLK
clk => reg[6][4].CLK
clk => reg[6][3].CLK
clk => reg[6][2].CLK
clk => reg[6][1].CLK
clk => reg[6][0].CLK
clk => reg[5][7].CLK
clk => reg[5][6].CLK
clk => reg[5][5].CLK
clk => reg[5][4].CLK
clk => reg[5][3].CLK
clk => reg[5][2].CLK
clk => reg[5][1].CLK
clk => reg[5][0].CLK
clk => reg[4][7].CLK
clk => reg[4][6].CLK
clk => reg[4][5].CLK
clk => reg[4][4].CLK
clk => reg[4][3].CLK
clk => reg[4][2].CLK
clk => reg[4][1].CLK
clk => reg[4][0].CLK
clk => reg[3][7].CLK
clk => reg[3][6].CLK
clk => reg[3][5].CLK
clk => reg[3][4].CLK
clk => reg[3][3].CLK
clk => reg[3][2].CLK
clk => reg[3][1].CLK
clk => reg[3][0].CLK
clk => reg[2][7].CLK
clk => reg[2][6].CLK
clk => reg[2][5].CLK
clk => reg[2][4].CLK
clk => reg[2][3].CLK
clk => reg[2][2].CLK
clk => reg[2][1].CLK
clk => reg[2][0].CLK
clk => reg[1][7].CLK
clk => reg[1][6].CLK
clk => reg[1][5].CLK
clk => reg[1][4].CLK
clk => reg[1][3].CLK
clk => reg[1][2].CLK
clk => reg[1][1].CLK
clk => reg[1][0].CLK
clk => reg[0][7].CLK
clk => reg[0][6].CLK
clk => reg[0][5].CLK
clk => reg[0][4].CLK
clk => reg[0][3].CLK
clk => reg[0][2].CLK
clk => reg[0][1].CLK
clk => reg[0][0].CLK
reset => reg[31][7].ACLR
reset => reg[31][6].ACLR
reset => reg[31][5].ACLR
reset => reg[31][4].ACLR
reset => reg[31][3].ACLR
reset => reg[31][2].ACLR
reset => reg[31][1].ACLR
reset => reg[31][0].ACLR
reset => reg[30][7].ACLR
reset => reg[30][6].ACLR
reset => reg[30][5].ACLR
reset => reg[30][4].ACLR
reset => reg[30][3].ACLR
reset => reg[30][2].ACLR
reset => reg[30][1].ACLR
reset => reg[30][0].ACLR
reset => reg[29][7].ACLR
reset => reg[29][6].ACLR
reset => reg[29][5].ACLR
reset => reg[29][4].ACLR
reset => reg[29][3].ACLR
reset => reg[29][2].ACLR
reset => reg[29][1].ACLR
reset => reg[29][0].ACLR
reset => reg[28][7].ACLR
reset => reg[28][6].ACLR
reset => reg[28][5].ACLR
reset => reg[28][4].ACLR
reset => reg[28][3].ACLR
reset => reg[28][2].ACLR
reset => reg[28][1].ACLR
reset => reg[28][0].ACLR
reset => reg[27][7].ACLR
reset => reg[27][6].ACLR
reset => reg[27][5].ACLR
reset => reg[27][4].ACLR
reset => reg[27][3].ACLR
reset => reg[27][2].ACLR
reset => reg[27][1].ACLR
reset => reg[27][0].ACLR
reset => reg[26][7].ACLR
reset => reg[26][6].ACLR
reset => reg[26][5].ACLR
reset => reg[26][4].ACLR
reset => reg[26][3].ACLR
reset => reg[26][2].ACLR
reset => reg[26][1].ACLR
reset => reg[26][0].ACLR
reset => reg[25][7].ACLR
reset => reg[25][6].ACLR
reset => reg[25][5].ACLR
reset => reg[25][4].ACLR
reset => reg[25][3].ACLR
reset => reg[25][2].ACLR
reset => reg[25][1].ACLR
reset => reg[25][0].ACLR
reset => reg[24][7].ACLR
reset => reg[24][6].ACLR
reset => reg[24][5].ACLR
reset => reg[24][4].ACLR
reset => reg[24][3].ACLR
reset => reg[24][2].ACLR
reset => reg[24][1].ACLR
reset => reg[24][0].ACLR
reset => reg[23][7].ACLR
reset => reg[23][6].ACLR
reset => reg[23][5].ACLR
reset => reg[23][4].ACLR
reset => reg[23][3].ACLR
reset => reg[23][2].ACLR
reset => reg[23][1].ACLR
reset => reg[23][0].ACLR
reset => reg[22][7].ACLR
reset => reg[22][6].ACLR
reset => reg[22][5].ACLR
reset => reg[22][4].ACLR
reset => reg[22][3].ACLR
reset => reg[22][2].ACLR
reset => reg[22][1].ACLR
reset => reg[22][0].ACLR
reset => reg[21][7].ACLR
reset => reg[21][6].ACLR
reset => reg[21][5].ACLR
reset => reg[21][4].ACLR
reset => reg[21][3].ACLR
reset => reg[21][2].ACLR
reset => reg[21][1].ACLR
reset => reg[21][0].ACLR
reset => reg[20][7].ACLR
reset => reg[20][6].ACLR
reset => reg[20][5].ACLR
reset => reg[20][4].ACLR
reset => reg[20][3].ACLR
reset => reg[20][2].ACLR
reset => reg[20][1].ACLR
reset => reg[20][0].ACLR
reset => reg[19][7].ACLR
reset => reg[19][6].ACLR
reset => reg[19][5].ACLR
reset => reg[19][4].ACLR
reset => reg[19][3].ACLR
reset => reg[19][2].ACLR
reset => reg[19][1].ACLR
reset => reg[19][0].ACLR
reset => reg[18][7].ACLR
reset => reg[18][6].ACLR
reset => reg[18][5].ACLR
reset => reg[18][4].ACLR
reset => reg[18][3].ACLR
reset => reg[18][2].ACLR
reset => reg[18][1].ACLR
reset => reg[18][0].ACLR
reset => reg[17][7].ACLR
reset => reg[17][6].ACLR
reset => reg[17][5].ACLR
reset => reg[17][4].ACLR
reset => reg[17][3].ACLR
reset => reg[17][2].ACLR
reset => reg[17][1].ACLR
reset => reg[17][0].ACLR
reset => reg[16][7].ACLR
reset => reg[16][6].ACLR
reset => reg[16][5].ACLR
reset => reg[16][4].ACLR
reset => reg[16][3].ACLR
reset => reg[16][2].ACLR
reset => reg[16][1].ACLR
reset => reg[16][0].ACLR
reset => reg[15][7].ACLR
reset => reg[15][6].ACLR
reset => reg[15][5].ACLR
reset => reg[15][4].ACLR
reset => reg[15][3].ACLR
reset => reg[15][2].ACLR
reset => reg[15][1].ACLR
reset => reg[15][0].PRESET
reset => reg[14][7].ACLR
reset => reg[14][6].ACLR
reset => reg[14][5].ACLR
reset => reg[14][4].ACLR
reset => reg[14][3].ACLR
reset => reg[14][2].ACLR
reset => reg[14][1].ACLR
reset => reg[14][0].ACLR
reset => reg[13][7].ACLR
reset => reg[13][6].ACLR
reset => reg[13][5].ACLR
reset => reg[13][4].ACLR
reset => reg[13][3].ACLR
reset => reg[13][2].ACLR
reset => reg[13][1].ACLR
reset => reg[13][0].ACLR
reset => reg[12][7].ACLR
reset => reg[12][6].ACLR
reset => reg[12][5].ACLR
reset => reg[12][4].ACLR
reset => reg[12][3].ACLR
reset => reg[12][2].ACLR
reset => reg[12][1].ACLR
reset => reg[12][0].ACLR
reset => reg[11][7].ACLR
reset => reg[11][6].ACLR
reset => reg[11][5].ACLR
reset => reg[11][4].ACLR
reset => reg[11][3].ACLR
reset => reg[11][2].ACLR
reset => reg[11][1].PRESET
reset => reg[11][0].ACLR
reset => reg[10][7].ACLR
reset => reg[10][6].ACLR
reset => reg[10][5].ACLR
reset => reg[10][4].ACLR
reset => reg[10][3].ACLR
reset => reg[10][2].ACLR
reset => reg[10][1].ACLR
reset => reg[10][0].ACLR
reset => reg[9][7].ACLR
reset => reg[9][6].ACLR
reset => reg[9][5].ACLR
reset => reg[9][4].ACLR
reset => reg[9][3].ACLR
reset => reg[9][2].ACLR
reset => reg[9][1].ACLR
reset => reg[9][0].ACLR
reset => reg[8][7].ACLR
reset => reg[8][6].ACLR
reset => reg[8][5].ACLR
reset => reg[8][4].ACLR
reset => reg[8][3].ACLR
reset => reg[8][2].ACLR
reset => reg[8][1].ACLR
reset => reg[8][0].ACLR
reset => reg[7][7].ACLR
reset => reg[7][6].ACLR
reset => reg[7][5].ACLR
reset => reg[7][4].ACLR
reset => reg[7][3].ACLR
reset => reg[7][2].ACLR
reset => reg[7][1].ACLR
reset => reg[7][0].PRESET
reset => reg[6][7].ACLR
reset => reg[6][6].ACLR
reset => reg[6][5].ACLR
reset => reg[6][4].ACLR
reset => reg[6][3].ACLR
reset => reg[6][2].ACLR
reset => reg[6][1].ACLR
reset => reg[6][0].ACLR
reset => reg[5][7].ACLR
reset => reg[5][6].ACLR
reset => reg[5][5].ACLR
reset => reg[5][4].ACLR
reset => reg[5][3].ACLR
reset => reg[5][2].ACLR
reset => reg[5][1].ACLR
reset => reg[5][0].ACLR
reset => reg[4][7].ACLR
reset => reg[4][6].ACLR
reset => reg[4][5].ACLR
reset => reg[4][4].ACLR
reset => reg[4][3].ACLR
reset => reg[4][2].ACLR
reset => reg[4][1].ACLR
reset => reg[4][0].ACLR
reset => reg[3][7].ACLR
reset => reg[3][6].ACLR
reset => reg[3][5].ACLR
reset => reg[3][4].ACLR
reset => reg[3][3].ACLR
reset => reg[3][2].PRESET
reset => reg[3][1].ACLR
reset => reg[3][0].PRESET
reset => reg[2][7].ACLR
reset => reg[2][6].ACLR
reset => reg[2][5].ACLR
reset => reg[2][4].ACLR
reset => reg[2][3].ACLR
reset => reg[2][2].ACLR
reset => reg[2][1].ACLR
reset => reg[2][0].ACLR
reset => reg[1][7].ACLR
reset => reg[1][6].ACLR
reset => reg[1][5].ACLR
reset => reg[1][4].ACLR
reset => reg[1][3].ACLR
reset => reg[1][2].ACLR
reset => reg[1][1].ACLR
reset => reg[1][0].ACLR
reset => reg[0][7].ACLR
reset => reg[0][6].ACLR
reset => reg[0][5].ACLR
reset => reg[0][4].ACLR
reset => reg[0][3].ACLR
reset => reg[0][2].ACLR
reset => reg[0][1].ACLR
reset => reg[0][0].ACLR
MemWr => reg[31][7].ENA
MemWr => reg[31][6].ENA
MemWr => reg[31][5].ENA
MemWr => reg[31][4].ENA
MemWr => reg[31][3].ENA
MemWr => reg[31][2].ENA
MemWr => reg[31][1].ENA
MemWr => reg[31][0].ENA
MemWr => reg[30][7].ENA
MemWr => reg[30][6].ENA
MemWr => reg[30][5].ENA
MemWr => reg[30][4].ENA
MemWr => reg[30][3].ENA
MemWr => reg[30][2].ENA
MemWr => reg[30][1].ENA
MemWr => reg[30][0].ENA
MemWr => reg[29][7].ENA
MemWr => reg[29][6].ENA
MemWr => reg[29][5].ENA
MemWr => reg[29][4].ENA
MemWr => reg[29][3].ENA
MemWr => reg[29][2].ENA
MemWr => reg[29][1].ENA
MemWr => reg[29][0].ENA
MemWr => reg[28][7].ENA
MemWr => reg[28][6].ENA
MemWr => reg[28][5].ENA
MemWr => reg[28][4].ENA
MemWr => reg[28][3].ENA
MemWr => reg[28][2].ENA
MemWr => reg[28][1].ENA
MemWr => reg[28][0].ENA
MemWr => reg[27][7].ENA
MemWr => reg[27][6].ENA
MemWr => reg[27][5].ENA
MemWr => reg[27][4].ENA
MemWr => reg[27][3].ENA
MemWr => reg[27][2].ENA
MemWr => reg[27][1].ENA
MemWr => reg[27][0].ENA
MemWr => reg[26][7].ENA
MemWr => reg[26][6].ENA
MemWr => reg[26][5].ENA
MemWr => reg[26][4].ENA
MemWr => reg[26][3].ENA
MemWr => reg[26][2].ENA
MemWr => reg[26][1].ENA
MemWr => reg[26][0].ENA
MemWr => reg[25][7].ENA
MemWr => reg[25][6].ENA
MemWr => reg[25][5].ENA
MemWr => reg[25][4].ENA
MemWr => reg[25][3].ENA
MemWr => reg[25][2].ENA
MemWr => reg[25][1].ENA
MemWr => reg[25][0].ENA
MemWr => reg[24][7].ENA
MemWr => reg[24][6].ENA
MemWr => reg[24][5].ENA
MemWr => reg[24][4].ENA
MemWr => reg[24][3].ENA
MemWr => reg[24][2].ENA
MemWr => reg[24][1].ENA
MemWr => reg[24][0].ENA
MemWr => reg[23][7].ENA
MemWr => reg[23][6].ENA
MemWr => reg[23][5].ENA
MemWr => reg[23][4].ENA
MemWr => reg[23][3].ENA
MemWr => reg[23][2].ENA
MemWr => reg[23][1].ENA
MemWr => reg[23][0].ENA
MemWr => reg[22][7].ENA
MemWr => reg[22][6].ENA
MemWr => reg[22][5].ENA
MemWr => reg[22][4].ENA
MemWr => reg[22][3].ENA
MemWr => reg[22][2].ENA
MemWr => reg[22][1].ENA
MemWr => reg[22][0].ENA
MemWr => reg[21][7].ENA
MemWr => reg[21][6].ENA
MemWr => reg[21][5].ENA
MemWr => reg[21][4].ENA
MemWr => reg[21][3].ENA
MemWr => reg[21][2].ENA
MemWr => reg[21][1].ENA
MemWr => reg[21][0].ENA
MemWr => reg[20][7].ENA
MemWr => reg[20][6].ENA
MemWr => reg[20][5].ENA
MemWr => reg[20][4].ENA
MemWr => reg[20][3].ENA
MemWr => reg[20][2].ENA
MemWr => reg[20][1].ENA
MemWr => reg[20][0].ENA
MemWr => reg[19][7].ENA
MemWr => reg[19][6].ENA
MemWr => reg[19][5].ENA
MemWr => reg[19][4].ENA
MemWr => reg[19][3].ENA
MemWr => reg[19][2].ENA
MemWr => reg[19][1].ENA
MemWr => reg[19][0].ENA
MemWr => reg[18][7].ENA
MemWr => reg[18][6].ENA
MemWr => reg[18][5].ENA
MemWr => reg[18][4].ENA
MemWr => reg[18][3].ENA
MemWr => reg[18][2].ENA
MemWr => reg[18][1].ENA
MemWr => reg[18][0].ENA
MemWr => reg[17][7].ENA
MemWr => reg[17][6].ENA
MemWr => reg[17][5].ENA
MemWr => reg[17][4].ENA
MemWr => reg[17][3].ENA
MemWr => reg[17][2].ENA
MemWr => reg[17][1].ENA
MemWr => reg[17][0].ENA
MemWr => reg[16][7].ENA
MemWr => reg[16][6].ENA
MemWr => reg[16][5].ENA
MemWr => reg[16][4].ENA
MemWr => reg[16][3].ENA
MemWr => reg[16][2].ENA
MemWr => reg[16][1].ENA
MemWr => reg[16][0].ENA
MemWr => reg[15][7].ENA
MemWr => reg[15][6].ENA
MemWr => reg[15][5].ENA
MemWr => reg[15][4].ENA
MemWr => reg[15][3].ENA
MemWr => reg[15][2].ENA
MemWr => reg[15][1].ENA
MemWr => reg[15][0].ENA
MemWr => reg[14][7].ENA
MemWr => reg[14][6].ENA
MemWr => reg[14][5].ENA
MemWr => reg[14][4].ENA
MemWr => reg[14][3].ENA
MemWr => reg[14][2].ENA
MemWr => reg[14][1].ENA
MemWr => reg[14][0].ENA
MemWr => reg[13][7].ENA
MemWr => reg[13][6].ENA
MemWr => reg[13][5].ENA
MemWr => reg[13][4].ENA
MemWr => reg[13][3].ENA
MemWr => reg[13][2].ENA
MemWr => reg[13][1].ENA
MemWr => reg[13][0].ENA
MemWr => reg[12][7].ENA
MemWr => reg[12][6].ENA
MemWr => reg[12][5].ENA
MemWr => reg[12][4].ENA
MemWr => reg[12][3].ENA
MemWr => reg[12][2].ENA
MemWr => reg[12][1].ENA
MemWr => reg[12][0].ENA
MemWr => reg[11][7].ENA
MemWr => reg[11][6].ENA
MemWr => reg[11][5].ENA
MemWr => reg[11][4].ENA
MemWr => reg[11][3].ENA
MemWr => reg[11][2].ENA
MemWr => reg[11][1].ENA
MemWr => reg[11][0].ENA
MemWr => reg[10][7].ENA
MemWr => reg[10][6].ENA
MemWr => reg[10][5].ENA
MemWr => reg[10][4].ENA
MemWr => reg[10][3].ENA
MemWr => reg[10][2].ENA
MemWr => reg[10][1].ENA
MemWr => reg[10][0].ENA
MemWr => reg[9][7].ENA
MemWr => reg[9][6].ENA
MemWr => reg[9][5].ENA
MemWr => reg[9][4].ENA
MemWr => reg[9][3].ENA
MemWr => reg[9][2].ENA
MemWr => reg[9][1].ENA
MemWr => reg[9][0].ENA
MemWr => reg[8][7].ENA
MemWr => reg[8][6].ENA
MemWr => reg[8][5].ENA
MemWr => reg[8][4].ENA
MemWr => reg[8][3].ENA
MemWr => reg[8][2].ENA
MemWr => reg[8][1].ENA
MemWr => reg[8][0].ENA
MemWr => reg[7][7].ENA
MemWr => reg[7][6].ENA
MemWr => reg[7][5].ENA
MemWr => reg[7][4].ENA
MemWr => reg[7][3].ENA
MemWr => reg[7][2].ENA
MemWr => reg[7][1].ENA
MemWr => reg[7][0].ENA
MemWr => reg[6][7].ENA
MemWr => reg[6][6].ENA
MemWr => reg[6][5].ENA
MemWr => reg[6][4].ENA
MemWr => reg[6][3].ENA
MemWr => reg[6][2].ENA
MemWr => reg[6][1].ENA
MemWr => reg[6][0].ENA
MemWr => reg[5][7].ENA
MemWr => reg[5][6].ENA
MemWr => reg[5][5].ENA
MemWr => reg[5][4].ENA
MemWr => reg[5][3].ENA
MemWr => reg[5][2].ENA
MemWr => reg[5][1].ENA
MemWr => reg[5][0].ENA
MemWr => reg[4][7].ENA
MemWr => reg[4][6].ENA
MemWr => reg[4][5].ENA
MemWr => reg[4][4].ENA
MemWr => reg[4][3].ENA
MemWr => reg[4][2].ENA
MemWr => reg[4][1].ENA
MemWr => reg[4][0].ENA
MemWr => reg[3][7].ENA
MemWr => reg[3][6].ENA
MemWr => reg[3][5].ENA
MemWr => reg[3][4].ENA
MemWr => reg[3][3].ENA
MemWr => reg[3][2].ENA
MemWr => reg[3][1].ENA
MemWr => reg[3][0].ENA
MemWr => reg[2][7].ENA
MemWr => reg[2][6].ENA
MemWr => reg[2][5].ENA
MemWr => reg[2][4].ENA
MemWr => reg[2][3].ENA
MemWr => reg[2][2].ENA
MemWr => reg[2][1].ENA
MemWr => reg[2][0].ENA
MemWr => reg[1][7].ENA
MemWr => reg[1][6].ENA
MemWr => reg[1][5].ENA
MemWr => reg[1][4].ENA
MemWr => reg[1][3].ENA
MemWr => reg[1][2].ENA
MemWr => reg[1][1].ENA
MemWr => reg[1][0].ENA
MemWr => reg[0][7].ENA
MemWr => reg[0][6].ENA
MemWr => reg[0][5].ENA
MemWr => reg[0][4].ENA
MemWr => reg[0][3].ENA
MemWr => reg[0][2].ENA
MemWr => reg[0][1].ENA
MemWr => reg[0][0].ENA
Address[0] => Add2.IN18
Address[0] => Mux23.IN36
Address[0] => Mux22.IN36
Address[0] => Mux21.IN36
Address[0] => Mux20.IN36
Address[0] => Mux19.IN36
Address[0] => Mux18.IN36
Address[0] => Mux17.IN36
Address[0] => Mux16.IN36
Address[0] => Add0.IN18
Address[0] => Mux7.IN36
Address[0] => Mux6.IN36
Address[0] => Mux5.IN36
Address[0] => Mux4.IN36
Address[0] => Mux3.IN36
Address[0] => Mux2.IN36
Address[0] => Mux1.IN36
Address[0] => Mux0.IN36
Address[0] => Decoder2.IN4
Address[0] => Decoder0.IN4
Address[1] => Add2.IN17
Address[1] => Add1.IN16
Address[1] => Add0.IN17
Address[1] => Mux7.IN35
Address[1] => Mux6.IN35
Address[1] => Mux5.IN35
Address[1] => Mux4.IN35
Address[1] => Mux3.IN35
Address[1] => Mux2.IN35
Address[1] => Mux1.IN35
Address[1] => Mux0.IN35
Address[1] => Decoder0.IN3
Address[2] => Add2.IN16
Address[2] => Add1.IN15
Address[2] => Add0.IN16
Address[2] => Mux7.IN34
Address[2] => Mux6.IN34
Address[2] => Mux5.IN34
Address[2] => Mux4.IN34
Address[2] => Mux3.IN34
Address[2] => Mux2.IN34
Address[2] => Mux1.IN34
Address[2] => Mux0.IN34
Address[2] => Decoder0.IN2
Address[3] => Add2.IN15
Address[3] => Add1.IN14
Address[3] => Add0.IN15
Address[3] => Mux7.IN33
Address[3] => Mux6.IN33
Address[3] => Mux5.IN33
Address[3] => Mux4.IN33
Address[3] => Mux3.IN33
Address[3] => Mux2.IN33
Address[3] => Mux1.IN33
Address[3] => Mux0.IN33
Address[3] => Decoder0.IN1
Address[4] => Add2.IN14
Address[4] => Add1.IN13
Address[4] => Add0.IN14
Address[4] => Mux7.IN32
Address[4] => Mux6.IN32
Address[4] => Mux5.IN32
Address[4] => Mux4.IN32
Address[4] => Mux3.IN32
Address[4] => Mux2.IN32
Address[4] => Mux1.IN32
Address[4] => Mux0.IN32
Address[4] => Decoder0.IN0
Address[5] => Add2.IN13
Address[5] => Add1.IN12
Address[5] => Add0.IN13
Address[6] => Add2.IN12
Address[6] => Add1.IN11
Address[6] => Add0.IN12
Address[7] => Add2.IN11
Address[7] => Add1.IN10
Address[7] => Add0.IN11
Address[8] => Add2.IN10
Address[8] => Add1.IN9
Address[8] => Add0.IN10
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
W_Data[0] => reg~1023.DATAB
W_Data[0] => reg~1015.DATAB
W_Data[0] => reg~1007.DATAB
W_Data[0] => reg~999.DATAB
W_Data[0] => reg~991.DATAB
W_Data[0] => reg~983.DATAB
W_Data[0] => reg~975.DATAB
W_Data[0] => reg~967.DATAB
W_Data[0] => reg~959.DATAB
W_Data[0] => reg~951.DATAB
W_Data[0] => reg~943.DATAB
W_Data[0] => reg~935.DATAB
W_Data[0] => reg~927.DATAB
W_Data[0] => reg~919.DATAB
W_Data[0] => reg~911.DATAB
W_Data[0] => reg~903.DATAB
W_Data[0] => reg~895.DATAB
W_Data[0] => reg~887.DATAB
W_Data[0] => reg~879.DATAB
W_Data[0] => reg~871.DATAB
W_Data[0] => reg~863.DATAB
W_Data[0] => reg~855.DATAB
W_Data[0] => reg~847.DATAB
W_Data[0] => reg~839.DATAB
W_Data[0] => reg~831.DATAB
W_Data[0] => reg~823.DATAB
W_Data[0] => reg~815.DATAB
W_Data[0] => reg~807.DATAB
W_Data[0] => reg~799.DATAB
W_Data[0] => reg~791.DATAB
W_Data[0] => reg~783.DATAB
W_Data[0] => reg~775.DATAB
W_Data[1] => reg~1022.DATAB
W_Data[1] => reg~1014.DATAB
W_Data[1] => reg~1006.DATAB
W_Data[1] => reg~998.DATAB
W_Data[1] => reg~990.DATAB
W_Data[1] => reg~982.DATAB
W_Data[1] => reg~974.DATAB
W_Data[1] => reg~966.DATAB
W_Data[1] => reg~958.DATAB
W_Data[1] => reg~950.DATAB
W_Data[1] => reg~942.DATAB
W_Data[1] => reg~934.DATAB
W_Data[1] => reg~926.DATAB
W_Data[1] => reg~918.DATAB
W_Data[1] => reg~910.DATAB
W_Data[1] => reg~902.DATAB
W_Data[1] => reg~894.DATAB
W_Data[1] => reg~886.DATAB
W_Data[1] => reg~878.DATAB
W_Data[1] => reg~870.DATAB
W_Data[1] => reg~862.DATAB
W_Data[1] => reg~854.DATAB
W_Data[1] => reg~846.DATAB
W_Data[1] => reg~838.DATAB
W_Data[1] => reg~830.DATAB
W_Data[1] => reg~822.DATAB
W_Data[1] => reg~814.DATAB
W_Data[1] => reg~806.DATAB
W_Data[1] => reg~798.DATAB
W_Data[1] => reg~790.DATAB
W_Data[1] => reg~782.DATAB
W_Data[1] => reg~774.DATAB
W_Data[2] => reg~1021.DATAB
W_Data[2] => reg~1013.DATAB
W_Data[2] => reg~1005.DATAB
W_Data[2] => reg~997.DATAB
W_Data[2] => reg~989.DATAB
W_Data[2] => reg~981.DATAB
W_Data[2] => reg~973.DATAB
W_Data[2] => reg~965.DATAB
W_Data[2] => reg~957.DATAB
W_Data[2] => reg~949.DATAB
W_Data[2] => reg~941.DATAB
W_Data[2] => reg~933.DATAB
W_Data[2] => reg~925.DATAB
W_Data[2] => reg~917.DATAB
W_Data[2] => reg~909.DATAB
W_Data[2] => reg~901.DATAB
W_Data[2] => reg~893.DATAB
W_Data[2] => reg~885.DATAB
W_Data[2] => reg~877.DATAB
W_Data[2] => reg~869.DATAB
W_Data[2] => reg~861.DATAB
W_Data[2] => reg~853.DATAB
W_Data[2] => reg~845.DATAB
W_Data[2] => reg~837.DATAB
W_Data[2] => reg~829.DATAB
W_Data[2] => reg~821.DATAB
W_Data[2] => reg~813.DATAB
W_Data[2] => reg~805.DATAB
W_Data[2] => reg~797.DATAB
W_Data[2] => reg~789.DATAB
W_Data[2] => reg~781.DATAB
W_Data[2] => reg~773.DATAB
W_Data[3] => reg~1020.DATAB
W_Data[3] => reg~1012.DATAB
W_Data[3] => reg~1004.DATAB
W_Data[3] => reg~996.DATAB
W_Data[3] => reg~988.DATAB
W_Data[3] => reg~980.DATAB
W_Data[3] => reg~972.DATAB
W_Data[3] => reg~964.DATAB
W_Data[3] => reg~956.DATAB
W_Data[3] => reg~948.DATAB
W_Data[3] => reg~940.DATAB
W_Data[3] => reg~932.DATAB
W_Data[3] => reg~924.DATAB
W_Data[3] => reg~916.DATAB
W_Data[3] => reg~908.DATAB
W_Data[3] => reg~900.DATAB
W_Data[3] => reg~892.DATAB
W_Data[3] => reg~884.DATAB
W_Data[3] => reg~876.DATAB
W_Data[3] => reg~868.DATAB
W_Data[3] => reg~860.DATAB
W_Data[3] => reg~852.DATAB
W_Data[3] => reg~844.DATAB
W_Data[3] => reg~836.DATAB
W_Data[3] => reg~828.DATAB
W_Data[3] => reg~820.DATAB
W_Data[3] => reg~812.DATAB
W_Data[3] => reg~804.DATAB
W_Data[3] => reg~796.DATAB
W_Data[3] => reg~788.DATAB
W_Data[3] => reg~780.DATAB
W_Data[3] => reg~772.DATAB
W_Data[4] => reg~1019.DATAB
W_Data[4] => reg~1011.DATAB
W_Data[4] => reg~1003.DATAB
W_Data[4] => reg~995.DATAB
W_Data[4] => reg~987.DATAB
W_Data[4] => reg~979.DATAB
W_Data[4] => reg~971.DATAB
W_Data[4] => reg~963.DATAB
W_Data[4] => reg~955.DATAB
W_Data[4] => reg~947.DATAB
W_Data[4] => reg~939.DATAB
W_Data[4] => reg~931.DATAB
W_Data[4] => reg~923.DATAB
W_Data[4] => reg~915.DATAB
W_Data[4] => reg~907.DATAB
W_Data[4] => reg~899.DATAB
W_Data[4] => reg~891.DATAB
W_Data[4] => reg~883.DATAB
W_Data[4] => reg~875.DATAB
W_Data[4] => reg~867.DATAB
W_Data[4] => reg~859.DATAB
W_Data[4] => reg~851.DATAB
W_Data[4] => reg~843.DATAB
W_Data[4] => reg~835.DATAB
W_Data[4] => reg~827.DATAB
W_Data[4] => reg~819.DATAB
W_Data[4] => reg~811.DATAB
W_Data[4] => reg~803.DATAB
W_Data[4] => reg~795.DATAB
W_Data[4] => reg~787.DATAB
W_Data[4] => reg~779.DATAB
W_Data[4] => reg~771.DATAB
W_Data[5] => reg~1018.DATAB
W_Data[5] => reg~1010.DATAB
W_Data[5] => reg~1002.DATAB
W_Data[5] => reg~994.DATAB
W_Data[5] => reg~986.DATAB
W_Data[5] => reg~978.DATAB
W_Data[5] => reg~970.DATAB
W_Data[5] => reg~962.DATAB
W_Data[5] => reg~954.DATAB
W_Data[5] => reg~946.DATAB
W_Data[5] => reg~938.DATAB
W_Data[5] => reg~930.DATAB
W_Data[5] => reg~922.DATAB
W_Data[5] => reg~914.DATAB
W_Data[5] => reg~906.DATAB
W_Data[5] => reg~898.DATAB
W_Data[5] => reg~890.DATAB
W_Data[5] => reg~882.DATAB
W_Data[5] => reg~874.DATAB
W_Data[5] => reg~866.DATAB
W_Data[5] => reg~858.DATAB
W_Data[5] => reg~850.DATAB
W_Data[5] => reg~842.DATAB
W_Data[5] => reg~834.DATAB
W_Data[5] => reg~826.DATAB
W_Data[5] => reg~818.DATAB
W_Data[5] => reg~810.DATAB
W_Data[5] => reg~802.DATAB
W_Data[5] => reg~794.DATAB
W_Data[5] => reg~786.DATAB
W_Data[5] => reg~778.DATAB
W_Data[5] => reg~770.DATAB
W_Data[6] => reg~1017.DATAB
W_Data[6] => reg~1009.DATAB
W_Data[6] => reg~1001.DATAB
W_Data[6] => reg~993.DATAB
W_Data[6] => reg~985.DATAB
W_Data[6] => reg~977.DATAB
W_Data[6] => reg~969.DATAB
W_Data[6] => reg~961.DATAB
W_Data[6] => reg~953.DATAB
W_Data[6] => reg~945.DATAB
W_Data[6] => reg~937.DATAB
W_Data[6] => reg~929.DATAB
W_Data[6] => reg~921.DATAB
W_Data[6] => reg~913.DATAB
W_Data[6] => reg~905.DATAB
W_Data[6] => reg~897.DATAB
W_Data[6] => reg~889.DATAB
W_Data[6] => reg~881.DATAB
W_Data[6] => reg~873.DATAB
W_Data[6] => reg~865.DATAB
W_Data[6] => reg~857.DATAB
W_Data[6] => reg~849.DATAB
W_Data[6] => reg~841.DATAB
W_Data[6] => reg~833.DATAB
W_Data[6] => reg~825.DATAB
W_Data[6] => reg~817.DATAB
W_Data[6] => reg~809.DATAB
W_Data[6] => reg~801.DATAB
W_Data[6] => reg~793.DATAB
W_Data[6] => reg~785.DATAB
W_Data[6] => reg~777.DATAB
W_Data[6] => reg~769.DATAB
W_Data[7] => reg~1016.DATAB
W_Data[7] => reg~1008.DATAB
W_Data[7] => reg~1000.DATAB
W_Data[7] => reg~992.DATAB
W_Data[7] => reg~984.DATAB
W_Data[7] => reg~976.DATAB
W_Data[7] => reg~968.DATAB
W_Data[7] => reg~960.DATAB
W_Data[7] => reg~952.DATAB
W_Data[7] => reg~944.DATAB
W_Data[7] => reg~936.DATAB
W_Data[7] => reg~928.DATAB
W_Data[7] => reg~920.DATAB
W_Data[7] => reg~912.DATAB
W_Data[7] => reg~904.DATAB
W_Data[7] => reg~896.DATAB
W_Data[7] => reg~888.DATAB
W_Data[7] => reg~880.DATAB
W_Data[7] => reg~872.DATAB
W_Data[7] => reg~864.DATAB
W_Data[7] => reg~856.DATAB
W_Data[7] => reg~848.DATAB
W_Data[7] => reg~840.DATAB
W_Data[7] => reg~832.DATAB
W_Data[7] => reg~824.DATAB
W_Data[7] => reg~816.DATAB
W_Data[7] => reg~808.DATAB
W_Data[7] => reg~800.DATAB
W_Data[7] => reg~792.DATAB
W_Data[7] => reg~784.DATAB
W_Data[7] => reg~776.DATAB
W_Data[7] => reg~768.DATAB
W_Data[8] => reg~767.DATAB
W_Data[8] => reg~759.DATAB
W_Data[8] => reg~751.DATAB
W_Data[8] => reg~743.DATAB
W_Data[8] => reg~735.DATAB
W_Data[8] => reg~727.DATAB
W_Data[8] => reg~719.DATAB
W_Data[8] => reg~711.DATAB
W_Data[8] => reg~703.DATAB
W_Data[8] => reg~695.DATAB
W_Data[8] => reg~687.DATAB
W_Data[8] => reg~679.DATAB
W_Data[8] => reg~671.DATAB
W_Data[8] => reg~663.DATAB
W_Data[8] => reg~655.DATAB
W_Data[8] => reg~647.DATAB
W_Data[8] => reg~639.DATAB
W_Data[8] => reg~631.DATAB
W_Data[8] => reg~623.DATAB
W_Data[8] => reg~615.DATAB
W_Data[8] => reg~607.DATAB
W_Data[8] => reg~599.DATAB
W_Data[8] => reg~591.DATAB
W_Data[8] => reg~583.DATAB
W_Data[8] => reg~575.DATAB
W_Data[8] => reg~567.DATAB
W_Data[8] => reg~559.DATAB
W_Data[8] => reg~551.DATAB
W_Data[8] => reg~543.DATAB
W_Data[8] => reg~535.DATAB
W_Data[8] => reg~527.DATAB
W_Data[8] => reg~519.DATAB
W_Data[9] => reg~766.DATAB
W_Data[9] => reg~758.DATAB
W_Data[9] => reg~750.DATAB
W_Data[9] => reg~742.DATAB
W_Data[9] => reg~734.DATAB
W_Data[9] => reg~726.DATAB
W_Data[9] => reg~718.DATAB
W_Data[9] => reg~710.DATAB
W_Data[9] => reg~702.DATAB
W_Data[9] => reg~694.DATAB
W_Data[9] => reg~686.DATAB
W_Data[9] => reg~678.DATAB
W_Data[9] => reg~670.DATAB
W_Data[9] => reg~662.DATAB
W_Data[9] => reg~654.DATAB
W_Data[9] => reg~646.DATAB
W_Data[9] => reg~638.DATAB
W_Data[9] => reg~630.DATAB
W_Data[9] => reg~622.DATAB
W_Data[9] => reg~614.DATAB
W_Data[9] => reg~606.DATAB
W_Data[9] => reg~598.DATAB
W_Data[9] => reg~590.DATAB
W_Data[9] => reg~582.DATAB
W_Data[9] => reg~574.DATAB
W_Data[9] => reg~566.DATAB
W_Data[9] => reg~558.DATAB
W_Data[9] => reg~550.DATAB
W_Data[9] => reg~542.DATAB
W_Data[9] => reg~534.DATAB
W_Data[9] => reg~526.DATAB
W_Data[9] => reg~518.DATAB
W_Data[10] => reg~765.DATAB
W_Data[10] => reg~757.DATAB
W_Data[10] => reg~749.DATAB
W_Data[10] => reg~741.DATAB
W_Data[10] => reg~733.DATAB
W_Data[10] => reg~725.DATAB
W_Data[10] => reg~717.DATAB
W_Data[10] => reg~709.DATAB
W_Data[10] => reg~701.DATAB
W_Data[10] => reg~693.DATAB
W_Data[10] => reg~685.DATAB
W_Data[10] => reg~677.DATAB
W_Data[10] => reg~669.DATAB
W_Data[10] => reg~661.DATAB
W_Data[10] => reg~653.DATAB
W_Data[10] => reg~645.DATAB
W_Data[10] => reg~637.DATAB
W_Data[10] => reg~629.DATAB
W_Data[10] => reg~621.DATAB
W_Data[10] => reg~613.DATAB
W_Data[10] => reg~605.DATAB
W_Data[10] => reg~597.DATAB
W_Data[10] => reg~589.DATAB
W_Data[10] => reg~581.DATAB
W_Data[10] => reg~573.DATAB
W_Data[10] => reg~565.DATAB
W_Data[10] => reg~557.DATAB
W_Data[10] => reg~549.DATAB
W_Data[10] => reg~541.DATAB
W_Data[10] => reg~533.DATAB
W_Data[10] => reg~525.DATAB
W_Data[10] => reg~517.DATAB
W_Data[11] => reg~764.DATAB
W_Data[11] => reg~756.DATAB
W_Data[11] => reg~748.DATAB
W_Data[11] => reg~740.DATAB
W_Data[11] => reg~732.DATAB
W_Data[11] => reg~724.DATAB
W_Data[11] => reg~716.DATAB
W_Data[11] => reg~708.DATAB
W_Data[11] => reg~700.DATAB
W_Data[11] => reg~692.DATAB
W_Data[11] => reg~684.DATAB
W_Data[11] => reg~676.DATAB
W_Data[11] => reg~668.DATAB
W_Data[11] => reg~660.DATAB
W_Data[11] => reg~652.DATAB
W_Data[11] => reg~644.DATAB
W_Data[11] => reg~636.DATAB
W_Data[11] => reg~628.DATAB
W_Data[11] => reg~620.DATAB
W_Data[11] => reg~612.DATAB
W_Data[11] => reg~604.DATAB
W_Data[11] => reg~596.DATAB
W_Data[11] => reg~588.DATAB
W_Data[11] => reg~580.DATAB
W_Data[11] => reg~572.DATAB
W_Data[11] => reg~564.DATAB
W_Data[11] => reg~556.DATAB
W_Data[11] => reg~548.DATAB
W_Data[11] => reg~540.DATAB
W_Data[11] => reg~532.DATAB
W_Data[11] => reg~524.DATAB
W_Data[11] => reg~516.DATAB
W_Data[12] => reg~763.DATAB
W_Data[12] => reg~755.DATAB
W_Data[12] => reg~747.DATAB
W_Data[12] => reg~739.DATAB
W_Data[12] => reg~731.DATAB
W_Data[12] => reg~723.DATAB
W_Data[12] => reg~715.DATAB
W_Data[12] => reg~707.DATAB
W_Data[12] => reg~699.DATAB
W_Data[12] => reg~691.DATAB
W_Data[12] => reg~683.DATAB
W_Data[12] => reg~675.DATAB
W_Data[12] => reg~667.DATAB
W_Data[12] => reg~659.DATAB
W_Data[12] => reg~651.DATAB
W_Data[12] => reg~643.DATAB
W_Data[12] => reg~635.DATAB
W_Data[12] => reg~627.DATAB
W_Data[12] => reg~619.DATAB
W_Data[12] => reg~611.DATAB
W_Data[12] => reg~603.DATAB
W_Data[12] => reg~595.DATAB
W_Data[12] => reg~587.DATAB
W_Data[12] => reg~579.DATAB
W_Data[12] => reg~571.DATAB
W_Data[12] => reg~563.DATAB
W_Data[12] => reg~555.DATAB
W_Data[12] => reg~547.DATAB
W_Data[12] => reg~539.DATAB
W_Data[12] => reg~531.DATAB
W_Data[12] => reg~523.DATAB
W_Data[12] => reg~515.DATAB
W_Data[13] => reg~762.DATAB
W_Data[13] => reg~754.DATAB
W_Data[13] => reg~746.DATAB
W_Data[13] => reg~738.DATAB
W_Data[13] => reg~730.DATAB
W_Data[13] => reg~722.DATAB
W_Data[13] => reg~714.DATAB
W_Data[13] => reg~706.DATAB
W_Data[13] => reg~698.DATAB
W_Data[13] => reg~690.DATAB
W_Data[13] => reg~682.DATAB
W_Data[13] => reg~674.DATAB
W_Data[13] => reg~666.DATAB
W_Data[13] => reg~658.DATAB
W_Data[13] => reg~650.DATAB
W_Data[13] => reg~642.DATAB
W_Data[13] => reg~634.DATAB
W_Data[13] => reg~626.DATAB
W_Data[13] => reg~618.DATAB
W_Data[13] => reg~610.DATAB
W_Data[13] => reg~602.DATAB
W_Data[13] => reg~594.DATAB
W_Data[13] => reg~586.DATAB
W_Data[13] => reg~578.DATAB
W_Data[13] => reg~570.DATAB
W_Data[13] => reg~562.DATAB
W_Data[13] => reg~554.DATAB
W_Data[13] => reg~546.DATAB
W_Data[13] => reg~538.DATAB
W_Data[13] => reg~530.DATAB
W_Data[13] => reg~522.DATAB
W_Data[13] => reg~514.DATAB
W_Data[14] => reg~761.DATAB
W_Data[14] => reg~753.DATAB
W_Data[14] => reg~745.DATAB
W_Data[14] => reg~737.DATAB
W_Data[14] => reg~729.DATAB
W_Data[14] => reg~721.DATAB
W_Data[14] => reg~713.DATAB
W_Data[14] => reg~705.DATAB
W_Data[14] => reg~697.DATAB
W_Data[14] => reg~689.DATAB
W_Data[14] => reg~681.DATAB
W_Data[14] => reg~673.DATAB
W_Data[14] => reg~665.DATAB
W_Data[14] => reg~657.DATAB
W_Data[14] => reg~649.DATAB
W_Data[14] => reg~641.DATAB
W_Data[14] => reg~633.DATAB
W_Data[14] => reg~625.DATAB
W_Data[14] => reg~617.DATAB
W_Data[14] => reg~609.DATAB
W_Data[14] => reg~601.DATAB
W_Data[14] => reg~593.DATAB
W_Data[14] => reg~585.DATAB
W_Data[14] => reg~577.DATAB
W_Data[14] => reg~569.DATAB
W_Data[14] => reg~561.DATAB
W_Data[14] => reg~553.DATAB
W_Data[14] => reg~545.DATAB
W_Data[14] => reg~537.DATAB
W_Data[14] => reg~529.DATAB
W_Data[14] => reg~521.DATAB
W_Data[14] => reg~513.DATAB
W_Data[15] => reg~760.DATAB
W_Data[15] => reg~752.DATAB
W_Data[15] => reg~744.DATAB
W_Data[15] => reg~736.DATAB
W_Data[15] => reg~728.DATAB
W_Data[15] => reg~720.DATAB
W_Data[15] => reg~712.DATAB
W_Data[15] => reg~704.DATAB
W_Data[15] => reg~696.DATAB
W_Data[15] => reg~688.DATAB
W_Data[15] => reg~680.DATAB
W_Data[15] => reg~672.DATAB
W_Data[15] => reg~664.DATAB
W_Data[15] => reg~656.DATAB
W_Data[15] => reg~648.DATAB
W_Data[15] => reg~640.DATAB
W_Data[15] => reg~632.DATAB
W_Data[15] => reg~624.DATAB
W_Data[15] => reg~616.DATAB
W_Data[15] => reg~608.DATAB
W_Data[15] => reg~600.DATAB
W_Data[15] => reg~592.DATAB
W_Data[15] => reg~584.DATAB
W_Data[15] => reg~576.DATAB
W_Data[15] => reg~568.DATAB
W_Data[15] => reg~560.DATAB
W_Data[15] => reg~552.DATAB
W_Data[15] => reg~544.DATAB
W_Data[15] => reg~536.DATAB
W_Data[15] => reg~528.DATAB
W_Data[15] => reg~520.DATAB
W_Data[15] => reg~512.DATAB
W_Data[16] => reg~511.DATAB
W_Data[16] => reg~503.DATAB
W_Data[16] => reg~495.DATAB
W_Data[16] => reg~487.DATAB
W_Data[16] => reg~479.DATAB
W_Data[16] => reg~471.DATAB
W_Data[16] => reg~463.DATAB
W_Data[16] => reg~455.DATAB
W_Data[16] => reg~447.DATAB
W_Data[16] => reg~439.DATAB
W_Data[16] => reg~431.DATAB
W_Data[16] => reg~423.DATAB
W_Data[16] => reg~415.DATAB
W_Data[16] => reg~407.DATAB
W_Data[16] => reg~399.DATAB
W_Data[16] => reg~391.DATAB
W_Data[16] => reg~383.DATAB
W_Data[16] => reg~375.DATAB
W_Data[16] => reg~367.DATAB
W_Data[16] => reg~359.DATAB
W_Data[16] => reg~351.DATAB
W_Data[16] => reg~343.DATAB
W_Data[16] => reg~335.DATAB
W_Data[16] => reg~327.DATAB
W_Data[16] => reg~319.DATAB
W_Data[16] => reg~311.DATAB
W_Data[16] => reg~303.DATAB
W_Data[16] => reg~295.DATAB
W_Data[16] => reg~287.DATAB
W_Data[16] => reg~279.DATAB
W_Data[16] => reg~271.DATAB
W_Data[16] => reg~263.DATAB
W_Data[17] => reg~510.DATAB
W_Data[17] => reg~502.DATAB
W_Data[17] => reg~494.DATAB
W_Data[17] => reg~486.DATAB
W_Data[17] => reg~478.DATAB
W_Data[17] => reg~470.DATAB
W_Data[17] => reg~462.DATAB
W_Data[17] => reg~454.DATAB
W_Data[17] => reg~446.DATAB
W_Data[17] => reg~438.DATAB
W_Data[17] => reg~430.DATAB
W_Data[17] => reg~422.DATAB
W_Data[17] => reg~414.DATAB
W_Data[17] => reg~406.DATAB
W_Data[17] => reg~398.DATAB
W_Data[17] => reg~390.DATAB
W_Data[17] => reg~382.DATAB
W_Data[17] => reg~374.DATAB
W_Data[17] => reg~366.DATAB
W_Data[17] => reg~358.DATAB
W_Data[17] => reg~350.DATAB
W_Data[17] => reg~342.DATAB
W_Data[17] => reg~334.DATAB
W_Data[17] => reg~326.DATAB
W_Data[17] => reg~318.DATAB
W_Data[17] => reg~310.DATAB
W_Data[17] => reg~302.DATAB
W_Data[17] => reg~294.DATAB
W_Data[17] => reg~286.DATAB
W_Data[17] => reg~278.DATAB
W_Data[17] => reg~270.DATAB
W_Data[17] => reg~262.DATAB
W_Data[18] => reg~509.DATAB
W_Data[18] => reg~501.DATAB
W_Data[18] => reg~493.DATAB
W_Data[18] => reg~485.DATAB
W_Data[18] => reg~477.DATAB
W_Data[18] => reg~469.DATAB
W_Data[18] => reg~461.DATAB
W_Data[18] => reg~453.DATAB
W_Data[18] => reg~445.DATAB
W_Data[18] => reg~437.DATAB
W_Data[18] => reg~429.DATAB
W_Data[18] => reg~421.DATAB
W_Data[18] => reg~413.DATAB
W_Data[18] => reg~405.DATAB
W_Data[18] => reg~397.DATAB
W_Data[18] => reg~389.DATAB
W_Data[18] => reg~381.DATAB
W_Data[18] => reg~373.DATAB
W_Data[18] => reg~365.DATAB
W_Data[18] => reg~357.DATAB
W_Data[18] => reg~349.DATAB
W_Data[18] => reg~341.DATAB
W_Data[18] => reg~333.DATAB
W_Data[18] => reg~325.DATAB
W_Data[18] => reg~317.DATAB
W_Data[18] => reg~309.DATAB
W_Data[18] => reg~301.DATAB
W_Data[18] => reg~293.DATAB
W_Data[18] => reg~285.DATAB
W_Data[18] => reg~277.DATAB
W_Data[18] => reg~269.DATAB
W_Data[18] => reg~261.DATAB
W_Data[19] => reg~508.DATAB
W_Data[19] => reg~500.DATAB
W_Data[19] => reg~492.DATAB
W_Data[19] => reg~484.DATAB
W_Data[19] => reg~476.DATAB
W_Data[19] => reg~468.DATAB
W_Data[19] => reg~460.DATAB
W_Data[19] => reg~452.DATAB
W_Data[19] => reg~444.DATAB
W_Data[19] => reg~436.DATAB
W_Data[19] => reg~428.DATAB
W_Data[19] => reg~420.DATAB
W_Data[19] => reg~412.DATAB
W_Data[19] => reg~404.DATAB
W_Data[19] => reg~396.DATAB
W_Data[19] => reg~388.DATAB
W_Data[19] => reg~380.DATAB
W_Data[19] => reg~372.DATAB
W_Data[19] => reg~364.DATAB
W_Data[19] => reg~356.DATAB
W_Data[19] => reg~348.DATAB
W_Data[19] => reg~340.DATAB
W_Data[19] => reg~332.DATAB
W_Data[19] => reg~324.DATAB
W_Data[19] => reg~316.DATAB
W_Data[19] => reg~308.DATAB
W_Data[19] => reg~300.DATAB
W_Data[19] => reg~292.DATAB
W_Data[19] => reg~284.DATAB
W_Data[19] => reg~276.DATAB
W_Data[19] => reg~268.DATAB
W_Data[19] => reg~260.DATAB
W_Data[20] => reg~507.DATAB
W_Data[20] => reg~499.DATAB
W_Data[20] => reg~491.DATAB
W_Data[20] => reg~483.DATAB
W_Data[20] => reg~475.DATAB
W_Data[20] => reg~467.DATAB
W_Data[20] => reg~459.DATAB
W_Data[20] => reg~451.DATAB
W_Data[20] => reg~443.DATAB
W_Data[20] => reg~435.DATAB
W_Data[20] => reg~427.DATAB
W_Data[20] => reg~419.DATAB
W_Data[20] => reg~411.DATAB
W_Data[20] => reg~403.DATAB
W_Data[20] => reg~395.DATAB
W_Data[20] => reg~387.DATAB
W_Data[20] => reg~379.DATAB
W_Data[20] => reg~371.DATAB
W_Data[20] => reg~363.DATAB
W_Data[20] => reg~355.DATAB
W_Data[20] => reg~347.DATAB
W_Data[20] => reg~339.DATAB
W_Data[20] => reg~331.DATAB
W_Data[20] => reg~323.DATAB
W_Data[20] => reg~315.DATAB
W_Data[20] => reg~307.DATAB
W_Data[20] => reg~299.DATAB
W_Data[20] => reg~291.DATAB
W_Data[20] => reg~283.DATAB
W_Data[20] => reg~275.DATAB
W_Data[20] => reg~267.DATAB
W_Data[20] => reg~259.DATAB
W_Data[21] => reg~506.DATAB
W_Data[21] => reg~498.DATAB
W_Data[21] => reg~490.DATAB
W_Data[21] => reg~482.DATAB
W_Data[21] => reg~474.DATAB
W_Data[21] => reg~466.DATAB
W_Data[21] => reg~458.DATAB
W_Data[21] => reg~450.DATAB
W_Data[21] => reg~442.DATAB
W_Data[21] => reg~434.DATAB
W_Data[21] => reg~426.DATAB
W_Data[21] => reg~418.DATAB
W_Data[21] => reg~410.DATAB
W_Data[21] => reg~402.DATAB
W_Data[21] => reg~394.DATAB
W_Data[21] => reg~386.DATAB
W_Data[21] => reg~378.DATAB
W_Data[21] => reg~370.DATAB
W_Data[21] => reg~362.DATAB
W_Data[21] => reg~354.DATAB
W_Data[21] => reg~346.DATAB
W_Data[21] => reg~338.DATAB
W_Data[21] => reg~330.DATAB
W_Data[21] => reg~322.DATAB
W_Data[21] => reg~314.DATAB
W_Data[21] => reg~306.DATAB
W_Data[21] => reg~298.DATAB
W_Data[21] => reg~290.DATAB
W_Data[21] => reg~282.DATAB
W_Data[21] => reg~274.DATAB
W_Data[21] => reg~266.DATAB
W_Data[21] => reg~258.DATAB
W_Data[22] => reg~505.DATAB
W_Data[22] => reg~497.DATAB
W_Data[22] => reg~489.DATAB
W_Data[22] => reg~481.DATAB
W_Data[22] => reg~473.DATAB
W_Data[22] => reg~465.DATAB
W_Data[22] => reg~457.DATAB
W_Data[22] => reg~449.DATAB
W_Data[22] => reg~441.DATAB
W_Data[22] => reg~433.DATAB
W_Data[22] => reg~425.DATAB
W_Data[22] => reg~417.DATAB
W_Data[22] => reg~409.DATAB
W_Data[22] => reg~401.DATAB
W_Data[22] => reg~393.DATAB
W_Data[22] => reg~385.DATAB
W_Data[22] => reg~377.DATAB
W_Data[22] => reg~369.DATAB
W_Data[22] => reg~361.DATAB
W_Data[22] => reg~353.DATAB
W_Data[22] => reg~345.DATAB
W_Data[22] => reg~337.DATAB
W_Data[22] => reg~329.DATAB
W_Data[22] => reg~321.DATAB
W_Data[22] => reg~313.DATAB
W_Data[22] => reg~305.DATAB
W_Data[22] => reg~297.DATAB
W_Data[22] => reg~289.DATAB
W_Data[22] => reg~281.DATAB
W_Data[22] => reg~273.DATAB
W_Data[22] => reg~265.DATAB
W_Data[22] => reg~257.DATAB
W_Data[23] => reg~504.DATAB
W_Data[23] => reg~496.DATAB
W_Data[23] => reg~488.DATAB
W_Data[23] => reg~480.DATAB
W_Data[23] => reg~472.DATAB
W_Data[23] => reg~464.DATAB
W_Data[23] => reg~456.DATAB
W_Data[23] => reg~448.DATAB
W_Data[23] => reg~440.DATAB
W_Data[23] => reg~432.DATAB
W_Data[23] => reg~424.DATAB
W_Data[23] => reg~416.DATAB
W_Data[23] => reg~408.DATAB
W_Data[23] => reg~400.DATAB
W_Data[23] => reg~392.DATAB
W_Data[23] => reg~384.DATAB
W_Data[23] => reg~376.DATAB
W_Data[23] => reg~368.DATAB
W_Data[23] => reg~360.DATAB
W_Data[23] => reg~352.DATAB
W_Data[23] => reg~344.DATAB
W_Data[23] => reg~336.DATAB
W_Data[23] => reg~328.DATAB
W_Data[23] => reg~320.DATAB
W_Data[23] => reg~312.DATAB
W_Data[23] => reg~304.DATAB
W_Data[23] => reg~296.DATAB
W_Data[23] => reg~288.DATAB
W_Data[23] => reg~280.DATAB
W_Data[23] => reg~272.DATAB
W_Data[23] => reg~264.DATAB
W_Data[23] => reg~256.DATAB
W_Data[24] => reg~255.DATAB
W_Data[24] => reg~247.DATAB
W_Data[24] => reg~239.DATAB
W_Data[24] => reg~231.DATAB
W_Data[24] => reg~223.DATAB
W_Data[24] => reg~215.DATAB
W_Data[24] => reg~207.DATAB
W_Data[24] => reg~199.DATAB
W_Data[24] => reg~191.DATAB
W_Data[24] => reg~183.DATAB
W_Data[24] => reg~175.DATAB
W_Data[24] => reg~167.DATAB
W_Data[24] => reg~159.DATAB
W_Data[24] => reg~151.DATAB
W_Data[24] => reg~143.DATAB
W_Data[24] => reg~135.DATAB
W_Data[24] => reg~127.DATAB
W_Data[24] => reg~119.DATAB
W_Data[24] => reg~111.DATAB
W_Data[24] => reg~103.DATAB
W_Data[24] => reg~95.DATAB
W_Data[24] => reg~87.DATAB
W_Data[24] => reg~79.DATAB
W_Data[24] => reg~71.DATAB
W_Data[24] => reg~63.DATAB
W_Data[24] => reg~55.DATAB
W_Data[24] => reg~47.DATAB
W_Data[24] => reg~39.DATAB
W_Data[24] => reg~31.DATAB
W_Data[24] => reg~23.DATAB
W_Data[24] => reg~15.DATAB
W_Data[24] => reg~7.DATAB
W_Data[25] => reg~254.DATAB
W_Data[25] => reg~246.DATAB
W_Data[25] => reg~238.DATAB
W_Data[25] => reg~230.DATAB
W_Data[25] => reg~222.DATAB
W_Data[25] => reg~214.DATAB
W_Data[25] => reg~206.DATAB
W_Data[25] => reg~198.DATAB
W_Data[25] => reg~190.DATAB
W_Data[25] => reg~182.DATAB
W_Data[25] => reg~174.DATAB
W_Data[25] => reg~166.DATAB
W_Data[25] => reg~158.DATAB
W_Data[25] => reg~150.DATAB
W_Data[25] => reg~142.DATAB
W_Data[25] => reg~134.DATAB
W_Data[25] => reg~126.DATAB
W_Data[25] => reg~118.DATAB
W_Data[25] => reg~110.DATAB
W_Data[25] => reg~102.DATAB
W_Data[25] => reg~94.DATAB
W_Data[25] => reg~86.DATAB
W_Data[25] => reg~78.DATAB
W_Data[25] => reg~70.DATAB
W_Data[25] => reg~62.DATAB
W_Data[25] => reg~54.DATAB
W_Data[25] => reg~46.DATAB
W_Data[25] => reg~38.DATAB
W_Data[25] => reg~30.DATAB
W_Data[25] => reg~22.DATAB
W_Data[25] => reg~14.DATAB
W_Data[25] => reg~6.DATAB
W_Data[26] => reg~253.DATAB
W_Data[26] => reg~245.DATAB
W_Data[26] => reg~237.DATAB
W_Data[26] => reg~229.DATAB
W_Data[26] => reg~221.DATAB
W_Data[26] => reg~213.DATAB
W_Data[26] => reg~205.DATAB
W_Data[26] => reg~197.DATAB
W_Data[26] => reg~189.DATAB
W_Data[26] => reg~181.DATAB
W_Data[26] => reg~173.DATAB
W_Data[26] => reg~165.DATAB
W_Data[26] => reg~157.DATAB
W_Data[26] => reg~149.DATAB
W_Data[26] => reg~141.DATAB
W_Data[26] => reg~133.DATAB
W_Data[26] => reg~125.DATAB
W_Data[26] => reg~117.DATAB
W_Data[26] => reg~109.DATAB
W_Data[26] => reg~101.DATAB
W_Data[26] => reg~93.DATAB
W_Data[26] => reg~85.DATAB
W_Data[26] => reg~77.DATAB
W_Data[26] => reg~69.DATAB
W_Data[26] => reg~61.DATAB
W_Data[26] => reg~53.DATAB
W_Data[26] => reg~45.DATAB
W_Data[26] => reg~37.DATAB
W_Data[26] => reg~29.DATAB
W_Data[26] => reg~21.DATAB
W_Data[26] => reg~13.DATAB
W_Data[26] => reg~5.DATAB
W_Data[27] => reg~252.DATAB
W_Data[27] => reg~244.DATAB
W_Data[27] => reg~236.DATAB
W_Data[27] => reg~228.DATAB
W_Data[27] => reg~220.DATAB
W_Data[27] => reg~212.DATAB
W_Data[27] => reg~204.DATAB
W_Data[27] => reg~196.DATAB
W_Data[27] => reg~188.DATAB
W_Data[27] => reg~180.DATAB
W_Data[27] => reg~172.DATAB
W_Data[27] => reg~164.DATAB
W_Data[27] => reg~156.DATAB
W_Data[27] => reg~148.DATAB
W_Data[27] => reg~140.DATAB
W_Data[27] => reg~132.DATAB
W_Data[27] => reg~124.DATAB
W_Data[27] => reg~116.DATAB
W_Data[27] => reg~108.DATAB
W_Data[27] => reg~100.DATAB
W_Data[27] => reg~92.DATAB
W_Data[27] => reg~84.DATAB
W_Data[27] => reg~76.DATAB
W_Data[27] => reg~68.DATAB
W_Data[27] => reg~60.DATAB
W_Data[27] => reg~52.DATAB
W_Data[27] => reg~44.DATAB
W_Data[27] => reg~36.DATAB
W_Data[27] => reg~28.DATAB
W_Data[27] => reg~20.DATAB
W_Data[27] => reg~12.DATAB
W_Data[27] => reg~4.DATAB
W_Data[28] => reg~251.DATAB
W_Data[28] => reg~243.DATAB
W_Data[28] => reg~235.DATAB
W_Data[28] => reg~227.DATAB
W_Data[28] => reg~219.DATAB
W_Data[28] => reg~211.DATAB
W_Data[28] => reg~203.DATAB
W_Data[28] => reg~195.DATAB
W_Data[28] => reg~187.DATAB
W_Data[28] => reg~179.DATAB
W_Data[28] => reg~171.DATAB
W_Data[28] => reg~163.DATAB
W_Data[28] => reg~155.DATAB
W_Data[28] => reg~147.DATAB
W_Data[28] => reg~139.DATAB
W_Data[28] => reg~131.DATAB
W_Data[28] => reg~123.DATAB
W_Data[28] => reg~115.DATAB
W_Data[28] => reg~107.DATAB
W_Data[28] => reg~99.DATAB
W_Data[28] => reg~91.DATAB
W_Data[28] => reg~83.DATAB
W_Data[28] => reg~75.DATAB
W_Data[28] => reg~67.DATAB
W_Data[28] => reg~59.DATAB
W_Data[28] => reg~51.DATAB
W_Data[28] => reg~43.DATAB
W_Data[28] => reg~35.DATAB
W_Data[28] => reg~27.DATAB
W_Data[28] => reg~19.DATAB
W_Data[28] => reg~11.DATAB
W_Data[28] => reg~3.DATAB
W_Data[29] => reg~250.DATAB
W_Data[29] => reg~242.DATAB
W_Data[29] => reg~234.DATAB
W_Data[29] => reg~226.DATAB
W_Data[29] => reg~218.DATAB
W_Data[29] => reg~210.DATAB
W_Data[29] => reg~202.DATAB
W_Data[29] => reg~194.DATAB
W_Data[29] => reg~186.DATAB
W_Data[29] => reg~178.DATAB
W_Data[29] => reg~170.DATAB
W_Data[29] => reg~162.DATAB
W_Data[29] => reg~154.DATAB
W_Data[29] => reg~146.DATAB
W_Data[29] => reg~138.DATAB
W_Data[29] => reg~130.DATAB
W_Data[29] => reg~122.DATAB
W_Data[29] => reg~114.DATAB
W_Data[29] => reg~106.DATAB
W_Data[29] => reg~98.DATAB
W_Data[29] => reg~90.DATAB
W_Data[29] => reg~82.DATAB
W_Data[29] => reg~74.DATAB
W_Data[29] => reg~66.DATAB
W_Data[29] => reg~58.DATAB
W_Data[29] => reg~50.DATAB
W_Data[29] => reg~42.DATAB
W_Data[29] => reg~34.DATAB
W_Data[29] => reg~26.DATAB
W_Data[29] => reg~18.DATAB
W_Data[29] => reg~10.DATAB
W_Data[29] => reg~2.DATAB
W_Data[30] => reg~249.DATAB
W_Data[30] => reg~241.DATAB
W_Data[30] => reg~233.DATAB
W_Data[30] => reg~225.DATAB
W_Data[30] => reg~217.DATAB
W_Data[30] => reg~209.DATAB
W_Data[30] => reg~201.DATAB
W_Data[30] => reg~193.DATAB
W_Data[30] => reg~185.DATAB
W_Data[30] => reg~177.DATAB
W_Data[30] => reg~169.DATAB
W_Data[30] => reg~161.DATAB
W_Data[30] => reg~153.DATAB
W_Data[30] => reg~145.DATAB
W_Data[30] => reg~137.DATAB
W_Data[30] => reg~129.DATAB
W_Data[30] => reg~121.DATAB
W_Data[30] => reg~113.DATAB
W_Data[30] => reg~105.DATAB
W_Data[30] => reg~97.DATAB
W_Data[30] => reg~89.DATAB
W_Data[30] => reg~81.DATAB
W_Data[30] => reg~73.DATAB
W_Data[30] => reg~65.DATAB
W_Data[30] => reg~57.DATAB
W_Data[30] => reg~49.DATAB
W_Data[30] => reg~41.DATAB
W_Data[30] => reg~33.DATAB
W_Data[30] => reg~25.DATAB
W_Data[30] => reg~17.DATAB
W_Data[30] => reg~9.DATAB
W_Data[30] => reg~1.DATAB
W_Data[31] => reg~248.DATAB
W_Data[31] => reg~240.DATAB
W_Data[31] => reg~232.DATAB
W_Data[31] => reg~224.DATAB
W_Data[31] => reg~216.DATAB
W_Data[31] => reg~208.DATAB
W_Data[31] => reg~200.DATAB
W_Data[31] => reg~192.DATAB
W_Data[31] => reg~184.DATAB
W_Data[31] => reg~176.DATAB
W_Data[31] => reg~168.DATAB
W_Data[31] => reg~160.DATAB
W_Data[31] => reg~152.DATAB
W_Data[31] => reg~144.DATAB
W_Data[31] => reg~136.DATAB
W_Data[31] => reg~128.DATAB
W_Data[31] => reg~120.DATAB
W_Data[31] => reg~112.DATAB
W_Data[31] => reg~104.DATAB
W_Data[31] => reg~96.DATAB
W_Data[31] => reg~88.DATAB
W_Data[31] => reg~80.DATAB
W_Data[31] => reg~72.DATAB
W_Data[31] => reg~64.DATAB
W_Data[31] => reg~56.DATAB
W_Data[31] => reg~48.DATAB
W_Data[31] => reg~40.DATAB
W_Data[31] => reg~32.DATAB
W_Data[31] => reg~24.DATAB
W_Data[31] => reg~16.DATAB
W_Data[31] => reg~8.DATAB
W_Data[31] => reg~0.DATAB
Read_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Read_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Read_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Read_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Read_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Read_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Read_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Read_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Read_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Read_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Read_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Read_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Read_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Read_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Read_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Read_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Read_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Read_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Read_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Read_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Read_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Read_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Read_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Read_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Read_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Read_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Read_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Read_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Read_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Read_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Read_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Read_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
jieguo[0] <= reg[19][0].DB_MAX_OUTPUT_PORT_TYPE
jieguo[1] <= reg[19][1].DB_MAX_OUTPUT_PORT_TYPE
jieguo[2] <= reg[19][2].DB_MAX_OUTPUT_PORT_TYPE
jieguo[3] <= reg[19][3].DB_MAX_OUTPUT_PORT_TYPE
jieguo[4] <= reg[19][4].DB_MAX_OUTPUT_PORT_TYPE
jieguo[5] <= reg[19][5].DB_MAX_OUTPUT_PORT_TYPE
jieguo[6] <= reg[19][6].DB_MAX_OUTPUT_PORT_TYPE
jieguo[7] <= reg[19][7].DB_MAX_OUTPUT_PORT_TYPE
jieguo[8] <= reg[18][0].DB_MAX_OUTPUT_PORT_TYPE
jieguo[9] <= reg[18][1].DB_MAX_OUTPUT_PORT_TYPE
jieguo[10] <= reg[18][2].DB_MAX_OUTPUT_PORT_TYPE
jieguo[11] <= reg[18][3].DB_MAX_OUTPUT_PORT_TYPE
jieguo[12] <= reg[18][4].DB_MAX_OUTPUT_PORT_TYPE
jieguo[13] <= reg[18][5].DB_MAX_OUTPUT_PORT_TYPE
jieguo[14] <= reg[18][6].DB_MAX_OUTPUT_PORT_TYPE
jieguo[15] <= reg[18][7].DB_MAX_OUTPUT_PORT_TYPE
jieguo[16] <= reg[17][0].DB_MAX_OUTPUT_PORT_TYPE
jieguo[17] <= reg[17][1].DB_MAX_OUTPUT_PORT_TYPE
jieguo[18] <= reg[17][2].DB_MAX_OUTPUT_PORT_TYPE
jieguo[19] <= reg[17][3].DB_MAX_OUTPUT_PORT_TYPE
jieguo[20] <= reg[17][4].DB_MAX_OUTPUT_PORT_TYPE
jieguo[21] <= reg[17][5].DB_MAX_OUTPUT_PORT_TYPE
jieguo[22] <= reg[17][6].DB_MAX_OUTPUT_PORT_TYPE
jieguo[23] <= reg[17][7].DB_MAX_OUTPUT_PORT_TYPE
jieguo[24] <= reg[16][0].DB_MAX_OUTPUT_PORT_TYPE
jieguo[25] <= reg[16][1].DB_MAX_OUTPUT_PORT_TYPE
jieguo[26] <= reg[16][2].DB_MAX_OUTPUT_PORT_TYPE
jieguo[27] <= reg[16][3].DB_MAX_OUTPUT_PORT_TYPE
jieguo[28] <= reg[16][4].DB_MAX_OUTPUT_PORT_TYPE
jieguo[29] <= reg[16][5].DB_MAX_OUTPUT_PORT_TYPE
jieguo[30] <= reg[16][6].DB_MAX_OUTPUT_PORT_TYPE
jieguo[31] <= reg[16][7].DB_MAX_OUTPUT_PORT_TYPE


|zhong|extender:inst12
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= <GND>
dataout[6] <= <GND>
dataout[7] <= <GND>
dataout[8] <= <GND>
dataout[9] <= <GND>
dataout[10] <= <GND>
dataout[11] <= <GND>
dataout[12] <= <GND>
dataout[13] <= <GND>
dataout[14] <= <GND>
dataout[15] <= <GND>
dataout[16] <= <GND>
dataout[17] <= <GND>
dataout[18] <= <GND>
dataout[19] <= <GND>
dataout[20] <= <GND>
dataout[21] <= <GND>
dataout[22] <= <GND>
dataout[23] <= <GND>
dataout[24] <= <GND>
dataout[25] <= <GND>
dataout[26] <= <GND>
dataout[27] <= <GND>
dataout[28] <= <GND>
dataout[29] <= <GND>
dataout[30] <= <GND>
dataout[31] <= <GND>


|zhong|mux6:inst22
mux6_sel[0] => Equal3.IN3
mux6_sel[0] => Equal2.IN3
mux6_sel[0] => Equal1.IN3
mux6_sel[0] => Equal0.IN3
mux6_sel[1] => Equal3.IN2
mux6_sel[1] => Equal2.IN2
mux6_sel[1] => Equal1.IN2
mux6_sel[1] => Equal0.IN2
data1[0] => data~127.DATAB
data1[1] => data~126.DATAB
data1[2] => data~125.DATAB
data1[3] => data~124.DATAB
data1[4] => data~123.DATAB
data1[5] => data~122.DATAB
data1[6] => data~121.DATAB
data1[7] => data~120.DATAB
data1[8] => data~119.DATAB
data1[9] => data~118.DATAB
data1[10] => data~117.DATAB
data1[11] => data~116.DATAB
data1[12] => data~115.DATAB
data1[13] => data~114.DATAB
data1[14] => data~113.DATAB
data1[15] => data~112.DATAB
data1[16] => data~111.DATAB
data1[17] => data~110.DATAB
data1[18] => data~109.DATAB
data1[19] => data~108.DATAB
data1[20] => data~107.DATAB
data1[21] => data~106.DATAB
data1[22] => data~105.DATAB
data1[23] => data~104.DATAB
data1[24] => data~103.DATAB
data1[25] => data~102.DATAB
data1[26] => data~101.DATAB
data1[27] => data~100.DATAB
data1[28] => data~99.DATAB
data1[29] => data~98.DATAB
data1[30] => data~97.DATAB
data1[31] => data~96.DATAB
data2[0] => data~95.DATAB
data2[1] => data~94.DATAB
data2[2] => data~93.DATAB
data2[3] => data~92.DATAB
data2[4] => data~91.DATAB
data2[5] => data~90.DATAB
data2[6] => data~89.DATAB
data2[7] => data~88.DATAB
data2[8] => data~87.DATAB
data2[9] => data~86.DATAB
data2[10] => data~85.DATAB
data2[11] => data~84.DATAB
data2[12] => data~83.DATAB
data2[13] => data~82.DATAB
data2[14] => data~81.DATAB
data2[15] => data~80.DATAB
data2[16] => data~79.DATAB
data2[17] => data~78.DATAB
data2[18] => data~77.DATAB
data2[19] => data~76.DATAB
data2[20] => data~75.DATAB
data2[21] => data~74.DATAB
data2[22] => data~73.DATAB
data2[23] => data~72.DATAB
data2[24] => data~71.DATAB
data2[25] => data~70.DATAB
data2[26] => data~69.DATAB
data2[27] => data~68.DATAB
data2[28] => data~67.DATAB
data2[29] => data~66.DATAB
data2[30] => data~65.DATAB
data2[31] => data~64.DATAB
data3[0] => data~63.DATAB
data3[1] => data~62.DATAB
data3[2] => data~61.DATAB
data3[3] => data~60.DATAB
data3[4] => data~59.DATAB
data3[5] => data~58.DATAB
data3[6] => data~57.DATAB
data3[7] => data~56.DATAB
data3[8] => data~55.DATAB
data3[9] => data~54.DATAB
data3[10] => data~53.DATAB
data3[11] => data~52.DATAB
data3[12] => data~51.DATAB
data3[13] => data~50.DATAB
data3[14] => data~49.DATAB
data3[15] => data~48.DATAB
data3[16] => data~47.DATAB
data3[17] => data~46.DATAB
data3[18] => data~45.DATAB
data3[19] => data~44.DATAB
data3[20] => data~43.DATAB
data3[21] => data~42.DATAB
data3[22] => data~41.DATAB
data3[23] => data~40.DATAB
data3[24] => data~39.DATAB
data3[25] => data~38.DATAB
data3[26] => data~37.DATAB
data3[27] => data~36.DATAB
data3[28] => data~35.DATAB
data3[29] => data~34.DATAB
data3[30] => data~33.DATAB
data3[31] => data~32.DATAB
data4[0] => data~31.DATAB
data4[1] => data~30.DATAB
data4[2] => data~29.DATAB
data4[3] => data~28.DATAB
data4[4] => data~27.DATAB
data4[5] => data~26.DATAB
data4[6] => data~25.DATAB
data4[7] => data~24.DATAB
data4[8] => data~23.DATAB
data4[9] => data~22.DATAB
data4[10] => data~21.DATAB
data4[11] => data~20.DATAB
data4[12] => data~19.DATAB
data4[13] => data~18.DATAB
data4[14] => data~17.DATAB
data4[15] => data~16.DATAB
data4[16] => data~15.DATAB
data4[17] => data~14.DATAB
data4[18] => data~13.DATAB
data4[19] => data~12.DATAB
data4[20] => data~11.DATAB
data4[21] => data~10.DATAB
data4[22] => data~9.DATAB
data4[23] => data~8.DATAB
data4[24] => data~7.DATAB
data4[25] => data~6.DATAB
data4[26] => data~5.DATAB
data4[27] => data~4.DATAB
data4[28] => data~3.DATAB
data4[29] => data~2.DATAB
data4[30] => data~1.DATAB
data4[31] => data~0.DATAB
data[0] <= data~127.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~126.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~125.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~124.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~123.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data~122.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data~121.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data~120.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data~119.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data~118.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data~117.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data~116.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data~115.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data~114.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data~113.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data~112.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data~111.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data~110.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data~109.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data~108.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data~107.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data~106.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data~105.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data~104.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data~103.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data~102.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data~101.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data~100.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data~99.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data~98.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data~97.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data~96.DB_MAX_OUTPUT_PORT_TYPE


|zhong|mux7:inst26
mux7_sel => data~31.OUTPUTSELECT
mux7_sel => data~30.OUTPUTSELECT
mux7_sel => data~29.OUTPUTSELECT
mux7_sel => data~28.OUTPUTSELECT
mux7_sel => data~27.OUTPUTSELECT
mux7_sel => data~26.OUTPUTSELECT
mux7_sel => data~25.OUTPUTSELECT
mux7_sel => data~24.OUTPUTSELECT
mux7_sel => data~23.OUTPUTSELECT
mux7_sel => data~22.OUTPUTSELECT
mux7_sel => data~21.OUTPUTSELECT
mux7_sel => data~20.OUTPUTSELECT
mux7_sel => data~19.OUTPUTSELECT
mux7_sel => data~18.OUTPUTSELECT
mux7_sel => data~17.OUTPUTSELECT
mux7_sel => data~16.OUTPUTSELECT
mux7_sel => data~15.OUTPUTSELECT
mux7_sel => data~14.OUTPUTSELECT
mux7_sel => data~13.OUTPUTSELECT
mux7_sel => data~12.OUTPUTSELECT
mux7_sel => data~11.OUTPUTSELECT
mux7_sel => data~10.OUTPUTSELECT
mux7_sel => data~9.OUTPUTSELECT
mux7_sel => data~8.OUTPUTSELECT
mux7_sel => data~7.OUTPUTSELECT
mux7_sel => data~6.OUTPUTSELECT
mux7_sel => data~5.OUTPUTSELECT
mux7_sel => data~4.OUTPUTSELECT
mux7_sel => data~3.OUTPUTSELECT
mux7_sel => data~2.OUTPUTSELECT
mux7_sel => data~1.OUTPUTSELECT
mux7_sel => data~0.OUTPUTSELECT
mux7_sel => data~63.OUTPUTSELECT
mux7_sel => data~62.OUTPUTSELECT
mux7_sel => data~61.OUTPUTSELECT
mux7_sel => data~60.OUTPUTSELECT
mux7_sel => data~59.OUTPUTSELECT
mux7_sel => data~58.OUTPUTSELECT
mux7_sel => data~57.OUTPUTSELECT
mux7_sel => data~56.OUTPUTSELECT
mux7_sel => data~55.OUTPUTSELECT
mux7_sel => data~54.OUTPUTSELECT
mux7_sel => data~53.OUTPUTSELECT
mux7_sel => data~52.OUTPUTSELECT
mux7_sel => data~51.OUTPUTSELECT
mux7_sel => data~50.OUTPUTSELECT
mux7_sel => data~49.OUTPUTSELECT
mux7_sel => data~48.OUTPUTSELECT
mux7_sel => data~47.OUTPUTSELECT
mux7_sel => data~46.OUTPUTSELECT
mux7_sel => data~45.OUTPUTSELECT
mux7_sel => data~44.OUTPUTSELECT
mux7_sel => data~43.OUTPUTSELECT
mux7_sel => data~42.OUTPUTSELECT
mux7_sel => data~41.OUTPUTSELECT
mux7_sel => data~40.OUTPUTSELECT
mux7_sel => data~39.OUTPUTSELECT
mux7_sel => data~38.OUTPUTSELECT
mux7_sel => data~37.OUTPUTSELECT
mux7_sel => data~36.OUTPUTSELECT
mux7_sel => data~35.OUTPUTSELECT
mux7_sel => data~34.OUTPUTSELECT
mux7_sel => data~33.OUTPUTSELECT
mux7_sel => data~32.OUTPUTSELECT
data1[0] => data~63.DATAB
data1[1] => data~62.DATAB
data1[2] => data~61.DATAB
data1[3] => data~60.DATAB
data1[4] => data~59.DATAB
data1[5] => data~58.DATAB
data1[6] => data~57.DATAB
data1[7] => data~56.DATAB
data1[8] => data~55.DATAB
data1[9] => data~54.DATAB
data1[10] => data~53.DATAB
data1[11] => data~52.DATAB
data1[12] => data~51.DATAB
data1[13] => data~50.DATAB
data1[14] => data~49.DATAB
data1[15] => data~48.DATAB
data1[16] => data~47.DATAB
data1[17] => data~46.DATAB
data1[18] => data~45.DATAB
data1[19] => data~44.DATAB
data1[20] => data~43.DATAB
data1[21] => data~42.DATAB
data1[22] => data~41.DATAB
data1[23] => data~40.DATAB
data1[24] => data~39.DATAB
data1[25] => data~38.DATAB
data1[26] => data~37.DATAB
data1[27] => data~36.DATAB
data1[28] => data~35.DATAB
data1[29] => data~34.DATAB
data1[30] => data~33.DATAB
data1[31] => data~32.DATAB
data2[0] => data~31.DATAB
data2[1] => data~30.DATAB
data2[2] => data~29.DATAB
data2[3] => data~28.DATAB
data2[4] => data~27.DATAB
data2[5] => data~26.DATAB
data2[6] => data~25.DATAB
data2[7] => data~24.DATAB
data2[8] => data~23.DATAB
data2[9] => data~22.DATAB
data2[10] => data~21.DATAB
data2[11] => data~20.DATAB
data2[12] => data~19.DATAB
data2[13] => data~18.DATAB
data2[14] => data~17.DATAB
data2[15] => data~16.DATAB
data2[16] => data~15.DATAB
data2[17] => data~14.DATAB
data2[18] => data~13.DATAB
data2[19] => data~12.DATAB
data2[20] => data~11.DATAB
data2[21] => data~10.DATAB
data2[22] => data~9.DATAB
data2[23] => data~8.DATAB
data2[24] => data~7.DATAB
data2[25] => data~6.DATAB
data2[26] => data~5.DATAB
data2[27] => data~4.DATAB
data2[28] => data~3.DATAB
data2[29] => data~2.DATAB
data2[30] => data~1.DATAB
data2[31] => data~0.DATAB
data[0] <= data~63.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~62.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~61.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~60.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~59.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data~58.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data~57.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data~56.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data~55.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data~54.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data~53.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data~52.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data~51.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data~50.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data~49.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data~48.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data~47.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data~46.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data~45.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data~44.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data~43.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data~42.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data~41.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data~40.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data~39.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data~38.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data~37.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data~36.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data~35.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data~34.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data~33.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data~32.DB_MAX_OUTPUT_PORT_TYPE


|zhong|mux8:inst27
mux8_sel => data~4.OUTPUTSELECT
mux8_sel => data~3.OUTPUTSELECT
mux8_sel => data~2.OUTPUTSELECT
mux8_sel => data~1.OUTPUTSELECT
mux8_sel => data~0.OUTPUTSELECT
mux8_sel => data~9.OUTPUTSELECT
mux8_sel => data~8.OUTPUTSELECT
mux8_sel => data~7.OUTPUTSELECT
mux8_sel => data~6.OUTPUTSELECT
mux8_sel => data~5.OUTPUTSELECT
data1[0] => data~9.DATAB
data1[1] => data~8.DATAB
data1[2] => data~7.DATAB
data1[3] => data~6.DATAB
data1[4] => data~5.DATAB
data2[0] => data~4.DATAB
data2[1] => data~3.DATAB
data2[2] => data~2.DATAB
data2[3] => data~1.DATAB
data2[4] => data~0.DATAB
data[0] <= data~9.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data~8.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data~7.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data~6.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data~5.DB_MAX_OUTPUT_PORT_TYPE


|zhong|mux3:inst14
mux3_sel => dataout~31.OUTPUTSELECT
mux3_sel => dataout~30.OUTPUTSELECT
mux3_sel => dataout~29.OUTPUTSELECT
mux3_sel => dataout~28.OUTPUTSELECT
mux3_sel => dataout~27.OUTPUTSELECT
mux3_sel => dataout~26.OUTPUTSELECT
mux3_sel => dataout~25.OUTPUTSELECT
mux3_sel => dataout~24.OUTPUTSELECT
mux3_sel => dataout~23.OUTPUTSELECT
mux3_sel => dataout~22.OUTPUTSELECT
mux3_sel => dataout~21.OUTPUTSELECT
mux3_sel => dataout~20.OUTPUTSELECT
mux3_sel => dataout~19.OUTPUTSELECT
mux3_sel => dataout~18.OUTPUTSELECT
mux3_sel => dataout~17.OUTPUTSELECT
mux3_sel => dataout~16.OUTPUTSELECT
mux3_sel => dataout~15.OUTPUTSELECT
mux3_sel => dataout~14.OUTPUTSELECT
mux3_sel => dataout~13.OUTPUTSELECT
mux3_sel => dataout~12.OUTPUTSELECT
mux3_sel => dataout~11.OUTPUTSELECT
mux3_sel => dataout~10.OUTPUTSELECT
mux3_sel => dataout~9.OUTPUTSELECT
mux3_sel => dataout~8.OUTPUTSELECT
mux3_sel => dataout~7.OUTPUTSELECT
mux3_sel => dataout~6.OUTPUTSELECT
mux3_sel => dataout~5.OUTPUTSELECT
mux3_sel => dataout~4.OUTPUTSELECT
mux3_sel => dataout~3.OUTPUTSELECT
mux3_sel => dataout~2.OUTPUTSELECT
mux3_sel => dataout~1.OUTPUTSELECT
mux3_sel => dataout~0.OUTPUTSELECT
mux3_sel => dataout~63.OUTPUTSELECT
mux3_sel => dataout~62.OUTPUTSELECT
mux3_sel => dataout~61.OUTPUTSELECT
mux3_sel => dataout~60.OUTPUTSELECT
mux3_sel => dataout~59.OUTPUTSELECT
mux3_sel => dataout~58.OUTPUTSELECT
mux3_sel => dataout~57.OUTPUTSELECT
mux3_sel => dataout~56.OUTPUTSELECT
mux3_sel => dataout~55.OUTPUTSELECT
mux3_sel => dataout~54.OUTPUTSELECT
mux3_sel => dataout~53.OUTPUTSELECT
mux3_sel => dataout~52.OUTPUTSELECT
mux3_sel => dataout~51.OUTPUTSELECT
mux3_sel => dataout~50.OUTPUTSELECT
mux3_sel => dataout~49.OUTPUTSELECT
mux3_sel => dataout~48.OUTPUTSELECT
mux3_sel => dataout~47.OUTPUTSELECT
mux3_sel => dataout~46.OUTPUTSELECT
mux3_sel => dataout~45.OUTPUTSELECT
mux3_sel => dataout~44.OUTPUTSELECT
mux3_sel => dataout~43.OUTPUTSELECT
mux3_sel => dataout~42.OUTPUTSELECT
mux3_sel => dataout~41.OUTPUTSELECT
mux3_sel => dataout~40.OUTPUTSELECT
mux3_sel => dataout~39.OUTPUTSELECT
mux3_sel => dataout~38.OUTPUTSELECT
mux3_sel => dataout~37.OUTPUTSELECT
mux3_sel => dataout~36.OUTPUTSELECT
mux3_sel => dataout~35.OUTPUTSELECT
mux3_sel => dataout~34.OUTPUTSELECT
mux3_sel => dataout~33.OUTPUTSELECT
mux3_sel => dataout~32.OUTPUTSELECT
datain[0] => dataout~31.DATAB
datain[1] => dataout~30.DATAB
datain[2] => dataout~29.DATAB
datain[3] => dataout~28.DATAB
datain[4] => dataout~27.DATAB
datain[5] => dataout~26.DATAB
datain[6] => dataout~25.DATAB
datain[7] => dataout~24.DATAB
datain[8] => dataout~23.DATAB
datain[9] => dataout~22.DATAB
datain[10] => dataout~21.DATAB
datain[11] => dataout~20.DATAB
datain[12] => dataout~19.DATAB
datain[13] => dataout~18.DATAB
datain[14] => dataout~17.DATAB
datain[15] => dataout~16.DATAB
datain[16] => dataout~15.DATAB
datain[17] => dataout~14.DATAB
datain[18] => dataout~13.DATAB
datain[19] => dataout~12.DATAB
datain[20] => dataout~11.DATAB
datain[21] => dataout~10.DATAB
datain[22] => dataout~9.DATAB
datain[23] => dataout~8.DATAB
datain[24] => dataout~7.DATAB
datain[25] => dataout~6.DATAB
datain[26] => dataout~5.DATAB
datain[27] => dataout~4.DATAB
datain[28] => dataout~3.DATAB
datain[29] => dataout~2.DATAB
datain[30] => dataout~1.DATAB
datain[31] => dataout~0.DATAB
dataout[0] <= dataout~63.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout~62.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout~61.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout~60.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout~59.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout~58.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout~57.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout~56.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout~55.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout~54.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout~53.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout~52.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout~51.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout~50.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout~49.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout~48.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout~47.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout~46.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout~45.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout~44.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout~43.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout~42.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout~41.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout~40.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout~39.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout~38.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout~37.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout~36.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout~35.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout~34.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout~33.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout~32.DB_MAX_OUTPUT_PORT_TYPE


|zhong|control3:inst32
IR[0] => Equal1.IN0
IR[1] => Equal1.IN1
IR[2] => Equal1.IN2
IR[3] => Equal1.IN3
IR[4] => Equal1.IN4
IR[5] => Equal1.IN5
IR[6] => Equal1.IN6
IR[7] => Equal1.IN7
IR[8] => Equal1.IN8
IR[9] => Equal1.IN9
IR[10] => Equal1.IN10
IR[11] => Equal1.IN11
IR[12] => Equal1.IN12
IR[13] => Equal1.IN13
IR[14] => Equal1.IN14
IR[15] => Equal1.IN15
IR[16] => Equal1.IN16
IR[17] => Equal1.IN17
IR[18] => Equal1.IN18
IR[19] => Equal1.IN19
IR[20] => Equal1.IN20
IR[21] => Equal1.IN21
IR[22] => Equal1.IN22
IR[23] => Equal1.IN23
IR[24] => Equal1.IN24
IR[25] => Equal1.IN25
IR[26] => LessThan1.IN12
IR[26] => LessThan0.IN12
IR[26] => Equal0.IN0
IR[26] => Equal1.IN26
IR[26] => Equal2.IN2
IR[26] => Equal3.IN0
IR[26] => Equal4.IN5
IR[26] => Equal5.IN0
IR[27] => LessThan1.IN11
IR[27] => LessThan0.IN11
IR[27] => Equal0.IN1
IR[27] => Equal1.IN27
IR[27] => Equal2.IN3
IR[27] => Equal3.IN1
IR[27] => Equal4.IN0
IR[27] => Equal5.IN5
IR[28] => LessThan1.IN10
IR[28] => LessThan0.IN10
IR[28] => Equal0.IN2
IR[28] => Equal1.IN28
IR[28] => Equal2.IN4
IR[28] => Equal3.IN2
IR[28] => Equal4.IN1
IR[28] => Equal5.IN1
IR[29] => LessThan1.IN9
IR[29] => LessThan0.IN9
IR[29] => Equal0.IN3
IR[29] => Equal1.IN29
IR[29] => Equal2.IN5
IR[29] => Equal3.IN3
IR[29] => Equal4.IN2
IR[29] => Equal5.IN2
IR[30] => LessThan1.IN8
IR[30] => LessThan0.IN8
IR[30] => Equal0.IN5
IR[30] => Equal1.IN30
IR[30] => Equal2.IN0
IR[30] => Equal3.IN4
IR[30] => Equal4.IN3
IR[30] => Equal5.IN3
IR[31] => LessThan1.IN7
IR[31] => LessThan0.IN7
IR[31] => Equal0.IN4
IR[31] => Equal1.IN31
IR[31] => Equal2.IN1
IR[31] => Equal3.IN5
IR[31] => Equal4.IN4
IR[31] => Equal5.IN4
regwrite <= process_0~2.DB_MAX_OUTPUT_PORT_TYPE
mux7_s <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
mux8_s <= mux8_s~1.DB_MAX_OUTPUT_PORT_TYPE


