Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Wed Nov 02 18:37:11 2016
| Host             : JOHN-HP running 64-bit major release  (build 7600)
| Command          : report_power -file mqp_top_power_routed.rpt -pb mqp_top_power_summary_routed.pb -rpx mqp_top_power_routed.rpx
| Design           : mqp_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.806  |
| Dynamic (W)              | 1.648  |
| Device Static (W)        | 0.157  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.2   |
| Junction Temperature (C) | 45.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |       11 |       --- |             --- |
| Slice Logic    |    <0.001 |      571 |       --- |             --- |
|   LUT as Logic |    <0.001 |      212 |     53200 |            0.40 |
|   F7/F8 Muxes  |    <0.001 |      127 |     53200 |            0.24 |
|   Register     |    <0.001 |       40 |    106400 |            0.04 |
|   CARRY4       |    <0.001 |        1 |     13300 |           <0.01 |
|   Others       |     0.000 |      177 |       --- |             --- |
| Signals        |    <0.001 |      758 |       --- |             --- |
| Block RAM      |     0.009 |       18 |       140 |           12.86 |
| MMCM           |     0.106 |        1 |         4 |           25.00 |
| I/O            |     0.005 |       16 |       200 |            8.00 |
| PS7            |     1.525 |        1 |       --- |             --- |
| Static Power   |     0.157 |          |           |                 |
| Total          |     1.806 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.012 |      0.016 |
| Vccaux    |       1.800 |     0.080 |       0.059 |      0.021 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.721 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+------------------------------+-----------------+
| Clock                | Domain                       | Constraint (ns) |
+----------------------+------------------------------+-----------------+
| clk_100M_clk_wiz_0   | mmcm/inst/clk_100M_clk_wiz_0 |            10.0 |
| clk_100M_clk_wiz_0_1 | mmcm/inst/clk_100M_clk_wiz_0 |            10.0 |
| clk_25M_clk_wiz_0    | mmcm/inst/clk_25M_clk_wiz_0  |            40.0 |
| clk_25M_clk_wiz_0_1  | mmcm/inst/clk_25M_clk_wiz_0  |            40.0 |
| clkfbout_clk_wiz_0   | mmcm/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | mmcm/inst/clkfbout_clk_wiz_0 |            10.0 |
| clock                | fpga_clk                     |            10.0 |
| fpga_clk             | fpga_clk                     |            10.0 |
+----------------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| mqp_top                                      |     1.648 |
|   arm                                        |     1.525 |
|     inst                                     |     1.525 |
|   mmcm                                       |     0.107 |
|     inst                                     |     0.107 |
|   rangefinder                                |    <0.001 |
|   vga_controller                             |     0.001 |
|   vga_map                                    |     0.010 |
|     U0                                       |     0.010 |
|       inst_blk_mem_gen                       |     0.010 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.010 |
|           valid.cstr                         |     0.010 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
+----------------------------------------------+-----------+


