// Seed: 775682755
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout tri1 id_1;
  assign id_5 = id_9;
  assign id_2 = (id_9);
  assign id_1 = -1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input wand id_2,
    output uwire id_3,
    output supply0 id_4,
    input supply0 id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
