{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 19:48:31 2013 " "Info: Processing started: Mon Jun 03 19:48:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off cpu -c cpu-verilog " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off cpu -c cpu-verilog" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[0\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[0\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[0\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[1\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[1\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[1\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[2\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[2\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[2\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[3\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[3\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[3\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[4\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[4\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[4\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[5\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[5\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[5\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[6\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[6\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[6\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg:vreg\|regfile\[7\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg:vreg\|regfile\[7\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg:vreg\|regfile\[7\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_data\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_data\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_data\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_read_en " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_read_en\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_read_en" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_data\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_data\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_data\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vmem\|phy_write_en " "Warning: Compiler packed, optimized or synthesized away node \"vmem\|phy_write_en\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vmem\|phy_write_en" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[191\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[191\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[191\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[190\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[190\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[190\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[189\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[189\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[189\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[188\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[188\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[188\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[187\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[187\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[187\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[186\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[186\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[186\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[185\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[185\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[185\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[184\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[184\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[184\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[183\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[183\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[183\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[182\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[182\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[182\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[181\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[181\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[181\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[180\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[180\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[180\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[179\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[179\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[179\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[178\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[178\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[178\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[177\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[177\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[177\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[176\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[176\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[176\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[175\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[175\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[175\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[174\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[174\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[174\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[173\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[173\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[173\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[172\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[172\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[172\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[171\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[171\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[171\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[170\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[170\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[170\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[169\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[169\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[169\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[168\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[168\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[168\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[167\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[167\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[167\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[166\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[166\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[166\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[165\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[165\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[165\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[164\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[164\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[164\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[163\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[163\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[163\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[162\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[162\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[162\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[161\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[161\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[161\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[160\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[160\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[160\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[159\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[159\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[159\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[158\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[158\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[158\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[157\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[157\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[157\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[156\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[156\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[156\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[155\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[155\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[155\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[154\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[154\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[154\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[153\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[153\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[153\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[152\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[152\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[152\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[151\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[151\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[151\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[150\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[150\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[150\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[149\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[149\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[149\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[148\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[148\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[148\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[147\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[147\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[147\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[146\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[146\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[146\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[145\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[145\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[145\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[144\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[144\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[144\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[143\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[143\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[143\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[142\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[142\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[142\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[141\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[141\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[141\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[140\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[140\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[140\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[139\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[139\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[139\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[138\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[138\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[138\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[137\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[137\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[137\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[136\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[136\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[136\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[135\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[135\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[135\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[134\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[134\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[134\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[133\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[133\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[133\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[132\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[132\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[132\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[131\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[131\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[131\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[130\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[130\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[130\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[129\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[129\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[129\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[128\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[128\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[128\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[127\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[127\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[127\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[126\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[126\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[126\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[125\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[125\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[125\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[124\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[124\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[124\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[123\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[123\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[123\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[122\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[122\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[122\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[121\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[121\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[121\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[120\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[120\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[120\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[119\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[119\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[119\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[118\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[118\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[118\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[117\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[117\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[117\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[116\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[116\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[116\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[115\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[115\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[115\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[114\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[114\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[114\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[113\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[113\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[113\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[112\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[112\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[112\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[111\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[111\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[111\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[110\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[110\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[110\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[109\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[109\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[109\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[108\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[108\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[108\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[107\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[107\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[107\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[106\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[106\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[106\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[105\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[105\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[105\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[104\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[104\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[104\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[103\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[103\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[103\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[102\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[102\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[102\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[101\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[101\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[101\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[100\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[100\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[100\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[99\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[99\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[99\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[98\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[98\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[98\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[97\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[97\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[97\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[96\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[96\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[96\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[95\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[95\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[95\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[94\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[94\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[94\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[93\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[93\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[93\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[92\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[92\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[92\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[91\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[91\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[91\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[90\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[90\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[90\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[89\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[89\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[89\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[88\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[88\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[88\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[87\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[87\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[87\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[86\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[86\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[86\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[85\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[85\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[85\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[84\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[84\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[84\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[83\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[83\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[83\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[82\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[82\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[82\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[81\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[81\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[81\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[80\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[80\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[80\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[79\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[79\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[79\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[78\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[78\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[78\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[77\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[77\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[77\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[76\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[76\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[76\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[75\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[75\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[75\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[74\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[74\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[74\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[73\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[73\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[73\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[72\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[72\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[72\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[71\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[71\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[71\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[70\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[70\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[70\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[69\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[69\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[69\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[68\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[68\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[68\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[67\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[67\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[67\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[66\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[66\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[66\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[65\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[65\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[65\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[64\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[64\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[64\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[63\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[63\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[63\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[62\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[62\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[62\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[61\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[61\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[61\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[60\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[60\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[60\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[59\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[59\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[59\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[58\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[58\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[58\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[57\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[57\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[57\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[56\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[56\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[56\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[55\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[55\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[55\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[54\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[54\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[54\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[53\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[53\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[53\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[52\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[52\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[52\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[51\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[51\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[51\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[50\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[50\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[50\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[49\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[49\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[49\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[48\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[48\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[48\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[47\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[47\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[47\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[46\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[46\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[46\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[45\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[45\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[45\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[44\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[44\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[44\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[43\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[43\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[43\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[42\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[42\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[42\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[41\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[41\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[41\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[40\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[40\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[40\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[39\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[39\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[39\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[38\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[38\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[38\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[37\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[37\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[37\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[36\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[36\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[36\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[35\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[35\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[35\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[34\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[34\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[34\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[33\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[33\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[33\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[32\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[32\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[32\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[31\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[30\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[29\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[28\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[27\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[26\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[25\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[24\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[23\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[22\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[21\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[20\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[19\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[18\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[17\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[16\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[15\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[14\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[13\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[12\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[11\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[10\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[9\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[8\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[7\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[6\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[5\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[4\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[3\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[2\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[1\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "vreg\|read_data\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"vreg\|read_data\[0\]\" in design." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|read_data\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[0\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[0\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[0\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[1\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[1\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[1\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[2\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[2\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[2\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[3\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[3\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[3\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[4\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[4\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[4\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[5\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[5\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[5\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[6\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[6\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[6\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "vreg\|rob\[7\]\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"vreg\|rob\[7\]\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "vreg\|rob\[7\]\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[31\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[31\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[30\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[30\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[29\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[29\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[28\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[28\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[27\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[27\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[26\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[26\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[25\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[25\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[24\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[24\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[23\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[23\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[22\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[22\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[21\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[21\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[20\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[20\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[19\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[19\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[18\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[18\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[17\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[17\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[16\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[16\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[15\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[15\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[14\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[14\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[13\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[13\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[12\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[12\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[11\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[11\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[10\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[10\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[9\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[9\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[8\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[8\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[7\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[7\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[6\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[6\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[5\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[5\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[4\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[4\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[3\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[3\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[2\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[2\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[1\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[1\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "pc_value\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"pc_value\[0\]\". Ignored vector source file node." {  } { { "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "" { Waveform "//10.6.0.1/dlx/merge/cpu-verilog.vwf" "pc_value\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      0.00 % " "Info: Simulation coverage is       0.00 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "0 " "Info: Number of transitions in simulation is 0" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "cpu-verilog.sim.vwf " "Info: Vector file cpu-verilog.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 802 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 802 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 19:48:51 2013 " "Info: Processing ended: Mon Jun 03 19:48:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
