Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 24 16:33:43 2025
| Host         : myDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nrf_receiver_system_top_timing_summary_routed.rpt -pb nrf_receiver_system_top_timing_summary_routed.pb -rpx nrf_receiver_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : nrf_receiver_system_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.567        0.000                      0                  174        0.121        0.000                      0                  174        3.020        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.567        0.000                      0                  174        0.121        0.000                      0                  174        3.020        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 ctrl_inst/reg_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.058ns (25.161%)  route 3.147ns (74.839%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.050     6.124    ctrl_inst/clk_IBUF_BUFG
    SLICE_X106Y113       FDRE                                         r  ctrl_inst/reg_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.456     6.580 r  ctrl_inst/reg_idx_reg[1]/Q
                         net (fo=12, routed)          1.021     7.601    ctrl_inst/reg_idx_reg_n_0_[1]
    SLICE_X109Y113       LUT5 (Prop_lut5_I4_O)        0.152     7.753 f  ctrl_inst/FSM_sequential_state[4]_i_9/O
                         net (fo=1, routed)           1.014     8.766    ctrl_inst/FSM_sequential_state[4]_i_9_n_0
    SLICE_X110Y112       LUT6 (Prop_lut6_I1_O)        0.326     9.092 r  ctrl_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.589     9.681    ctrl_inst/FSM_sequential_state[4]_i_3_n_0
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124     9.805 r  ctrl_inst/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.523    10.329    ctrl_inst/FSM_sequential_state[4]_i_1_n_0
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.853    13.618    ctrl_inst/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.482    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X108Y112       FDRE (Setup_fdre_C_CE)      -0.169    13.895    ctrl_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 ctrl_inst/reg_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.058ns (25.161%)  route 3.147ns (74.839%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.050     6.124    ctrl_inst/clk_IBUF_BUFG
    SLICE_X106Y113       FDRE                                         r  ctrl_inst/reg_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.456     6.580 r  ctrl_inst/reg_idx_reg[1]/Q
                         net (fo=12, routed)          1.021     7.601    ctrl_inst/reg_idx_reg_n_0_[1]
    SLICE_X109Y113       LUT5 (Prop_lut5_I4_O)        0.152     7.753 f  ctrl_inst/FSM_sequential_state[4]_i_9/O
                         net (fo=1, routed)           1.014     8.766    ctrl_inst/FSM_sequential_state[4]_i_9_n_0
    SLICE_X110Y112       LUT6 (Prop_lut6_I1_O)        0.326     9.092 r  ctrl_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.589     9.681    ctrl_inst/FSM_sequential_state[4]_i_3_n_0
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124     9.805 r  ctrl_inst/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.523    10.329    ctrl_inst/FSM_sequential_state[4]_i_1_n_0
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.853    13.618    ctrl_inst/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.482    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X108Y112       FDRE (Setup_fdre_C_CE)      -0.169    13.895    ctrl_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 ctrl_inst/reg_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.058ns (25.161%)  route 3.147ns (74.839%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.050     6.124    ctrl_inst/clk_IBUF_BUFG
    SLICE_X106Y113       FDRE                                         r  ctrl_inst/reg_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.456     6.580 r  ctrl_inst/reg_idx_reg[1]/Q
                         net (fo=12, routed)          1.021     7.601    ctrl_inst/reg_idx_reg_n_0_[1]
    SLICE_X109Y113       LUT5 (Prop_lut5_I4_O)        0.152     7.753 f  ctrl_inst/FSM_sequential_state[4]_i_9/O
                         net (fo=1, routed)           1.014     8.766    ctrl_inst/FSM_sequential_state[4]_i_9_n_0
    SLICE_X110Y112       LUT6 (Prop_lut6_I1_O)        0.326     9.092 r  ctrl_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.589     9.681    ctrl_inst/FSM_sequential_state[4]_i_3_n_0
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124     9.805 r  ctrl_inst/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.523    10.329    ctrl_inst/FSM_sequential_state[4]_i_1_n_0
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.853    13.618    ctrl_inst/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.482    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X108Y112       FDRE (Setup_fdre_C_CE)      -0.169    13.895    ctrl_inst/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 ctrl_inst/reg_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.058ns (26.303%)  route 2.964ns (73.697%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.050     6.124    ctrl_inst/clk_IBUF_BUFG
    SLICE_X106Y113       FDRE                                         r  ctrl_inst/reg_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.456     6.580 r  ctrl_inst/reg_idx_reg[1]/Q
                         net (fo=12, routed)          1.021     7.601    ctrl_inst/reg_idx_reg_n_0_[1]
    SLICE_X109Y113       LUT5 (Prop_lut5_I4_O)        0.152     7.753 f  ctrl_inst/FSM_sequential_state[4]_i_9/O
                         net (fo=1, routed)           1.014     8.766    ctrl_inst/FSM_sequential_state[4]_i_9_n_0
    SLICE_X110Y112       LUT6 (Prop_lut6_I1_O)        0.326     9.092 r  ctrl_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.589     9.681    ctrl_inst/FSM_sequential_state[4]_i_3_n_0
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124     9.805 r  ctrl_inst/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.341    10.146    ctrl_inst/FSM_sequential_state[4]_i_1_n_0
    SLICE_X109Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.853    13.618    ctrl_inst/clk_IBUF_BUFG
    SLICE_X109Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.482    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X109Y112       FDRE (Setup_fdre_C_CE)      -0.205    13.859    ctrl_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 ctrl_inst/reg_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.058ns (26.303%)  route 2.964ns (73.697%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.050     6.124    ctrl_inst/clk_IBUF_BUFG
    SLICE_X106Y113       FDRE                                         r  ctrl_inst/reg_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.456     6.580 r  ctrl_inst/reg_idx_reg[1]/Q
                         net (fo=12, routed)          1.021     7.601    ctrl_inst/reg_idx_reg_n_0_[1]
    SLICE_X109Y113       LUT5 (Prop_lut5_I4_O)        0.152     7.753 f  ctrl_inst/FSM_sequential_state[4]_i_9/O
                         net (fo=1, routed)           1.014     8.766    ctrl_inst/FSM_sequential_state[4]_i_9_n_0
    SLICE_X110Y112       LUT6 (Prop_lut6_I1_O)        0.326     9.092 r  ctrl_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.589     9.681    ctrl_inst/FSM_sequential_state[4]_i_3_n_0
    SLICE_X109Y111       LUT6 (Prop_lut6_I0_O)        0.124     9.805 r  ctrl_inst/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.341    10.146    ctrl_inst/FSM_sequential_state[4]_i_1_n_0
    SLICE_X109Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.853    13.618    ctrl_inst/clk_IBUF_BUFG
    SLICE_X109Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.482    14.100    
                         clock uncertainty           -0.035    14.064    
    SLICE_X109Y112       FDRE (Setup_fdre_C_CE)      -0.205    13.859    ctrl_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 ctrl_inst/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/spi_tx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.890ns (22.882%)  route 3.000ns (77.118%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.051     6.125    ctrl_inst/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  ctrl_inst/FSM_sequential_state_reg[4]/Q
                         net (fo=48, routed)          1.263     7.905    ctrl_inst/state__0[4]
    SLICE_X112Y114       LUT5 (Prop_lut5_I2_O)        0.124     8.029 f  ctrl_inst/spi_tx[7]_i_12/O
                         net (fo=1, routed)           0.670     8.699    ctrl_inst/spi_tx[7]_i_12_n_0
    SLICE_X112Y114       LUT6 (Prop_lut6_I3_O)        0.124     8.823 f  ctrl_inst/spi_tx[7]_i_3/O
                         net (fo=2, routed)           0.571     9.394    ctrl_inst/spi_tx[7]_i_3_n_0
    SLICE_X109Y115       LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  ctrl_inst/spi_tx[7]_i_1/O
                         net (fo=8, routed)           0.496    10.014    ctrl_inst/spi_tx[7]_i_1_n_0
    SLICE_X110Y115       FDRE                                         r  ctrl_inst/spi_tx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.854    13.619    ctrl_inst/clk_IBUF_BUFG
    SLICE_X110Y115       FDRE                                         r  ctrl_inst/spi_tx_reg[6]/C
                         clock pessimism              0.441    14.060    
                         clock uncertainty           -0.035    14.024    
    SLICE_X110Y115       FDRE (Setup_fdre_C_CE)      -0.205    13.819    ctrl_inst/spi_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 ctrl_inst/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/spi_tx_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.890ns (22.882%)  route 3.000ns (77.118%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.051     6.125    ctrl_inst/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  ctrl_inst/FSM_sequential_state_reg[4]/Q
                         net (fo=48, routed)          1.263     7.905    ctrl_inst/state__0[4]
    SLICE_X112Y114       LUT5 (Prop_lut5_I2_O)        0.124     8.029 f  ctrl_inst/spi_tx[7]_i_12/O
                         net (fo=1, routed)           0.670     8.699    ctrl_inst/spi_tx[7]_i_12_n_0
    SLICE_X112Y114       LUT6 (Prop_lut6_I3_O)        0.124     8.823 f  ctrl_inst/spi_tx[7]_i_3/O
                         net (fo=2, routed)           0.571     9.394    ctrl_inst/spi_tx[7]_i_3_n_0
    SLICE_X109Y115       LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  ctrl_inst/spi_tx[7]_i_1/O
                         net (fo=8, routed)           0.496    10.014    ctrl_inst/spi_tx[7]_i_1_n_0
    SLICE_X110Y115       FDRE                                         r  ctrl_inst/spi_tx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.854    13.619    ctrl_inst/clk_IBUF_BUFG
    SLICE_X110Y115       FDRE                                         r  ctrl_inst/spi_tx_reg[7]/C
                         clock pessimism              0.441    14.060    
                         clock uncertainty           -0.035    14.024    
    SLICE_X110Y115       FDRE (Setup_fdre_C_CE)      -0.205    13.819    ctrl_inst/spi_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         13.819    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 ctrl_inst/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/spi_tx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.890ns (22.551%)  route 3.057ns (77.449%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.051     6.125    ctrl_inst/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.518     6.643 f  ctrl_inst/FSM_sequential_state_reg[4]/Q
                         net (fo=48, routed)          1.263     7.905    ctrl_inst/state__0[4]
    SLICE_X112Y114       LUT5 (Prop_lut5_I2_O)        0.124     8.029 f  ctrl_inst/spi_tx[7]_i_12/O
                         net (fo=1, routed)           0.670     8.699    ctrl_inst/spi_tx[7]_i_12_n_0
    SLICE_X112Y114       LUT6 (Prop_lut6_I3_O)        0.124     8.823 f  ctrl_inst/spi_tx[7]_i_3/O
                         net (fo=2, routed)           0.571     9.394    ctrl_inst/spi_tx[7]_i_3_n_0
    SLICE_X109Y115       LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  ctrl_inst/spi_tx[7]_i_1/O
                         net (fo=8, routed)           0.553    10.071    ctrl_inst/spi_tx[7]_i_1_n_0
    SLICE_X108Y114       FDRE                                         r  ctrl_inst/spi_tx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.852    13.617    ctrl_inst/clk_IBUF_BUFG
    SLICE_X108Y114       FDRE                                         r  ctrl_inst/spi_tx_reg[3]/C
                         clock pessimism              0.482    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X108Y114       FDRE (Setup_fdre_C_CE)      -0.169    13.894    ctrl_inst/spi_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 spi_inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_inst/tx_shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.890ns (23.863%)  route 2.840ns (76.137%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.044     6.118    spi_inst/clk_IBUF_BUFG
    SLICE_X108Y118       FDRE                                         r  spi_inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.518     6.636 f  spi_inst/clk_counter_reg[1]/Q
                         net (fo=8, routed)           0.840     7.475    spi_inst/clk_counter_reg_n_0_[1]
    SLICE_X108Y117       LUT4 (Prop_lut4_I2_O)        0.124     7.599 f  spi_inst/clk_counter[7]_i_3/O
                         net (fo=4, routed)           0.818     8.417    spi_inst/clk_counter[7]_i_3_n_0
    SLICE_X107Y117       LUT5 (Prop_lut5_I1_O)        0.124     8.541 r  spi_inst/bit_cnt[1]_i_2/O
                         net (fo=4, routed)           0.679     9.220    spi_inst/bit_cnt[1]_i_2_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  spi_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.503     9.847    spi_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X110Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.853    13.618    spi_inst/clk_IBUF_BUFG
    SLICE_X110Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[4]/C
                         clock pessimism              0.441    14.059    
                         clock uncertainty           -0.035    14.023    
    SLICE_X110Y116       FDRE (Setup_fdre_C_CE)      -0.205    13.818    spi_inst/tx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 spi_inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_inst/tx_shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.890ns (23.863%)  route 2.840ns (76.137%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         2.044     6.118    spi_inst/clk_IBUF_BUFG
    SLICE_X108Y118       FDRE                                         r  spi_inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y118       FDRE (Prop_fdre_C_Q)         0.518     6.636 f  spi_inst/clk_counter_reg[1]/Q
                         net (fo=8, routed)           0.840     7.475    spi_inst/clk_counter_reg_n_0_[1]
    SLICE_X108Y117       LUT4 (Prop_lut4_I2_O)        0.124     7.599 f  spi_inst/clk_counter[7]_i_3/O
                         net (fo=4, routed)           0.818     8.417    spi_inst/clk_counter[7]_i_3_n_0
    SLICE_X107Y117       LUT5 (Prop_lut5_I1_O)        0.124     8.541 r  spi_inst/bit_cnt[1]_i_2/O
                         net (fo=4, routed)           0.679     9.220    spi_inst/bit_cnt[1]_i_2_n_0
    SLICE_X108Y116       LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  spi_inst/tx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.503     9.847    spi_inst/tx_shift_reg[7]_i_1_n_0
    SLICE_X110Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.853    13.618    spi_inst/clk_IBUF_BUFG
    SLICE_X110Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[5]/C
                         clock pessimism              0.441    14.059    
                         clock uncertainty           -0.035    14.023    
    SLICE_X110Y116       FDRE (Setup_fdre_C_CE)      -0.205    13.818    spi_inst/tx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  3.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 spi_inst/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_inst/rx_shift_reg_reg[5]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.007%)  route 0.130ns (47.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.712     1.799    spi_inst/clk_IBUF_BUFG
    SLICE_X110Y117       FDRE                                         r  spi_inst/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  spi_inst/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.130     2.070    spi_inst/rx_shift_reg[0]
    SLICE_X108Y117       SRL16E                                       r  spi_inst/rx_shift_reg_reg[5]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.983     2.325    spi_inst/clk_IBUF_BUFG
    SLICE_X108Y117       SRL16E                                       r  spi_inst/rx_shift_reg_reg[5]_srl5/CLK
                         clock pessimism             -0.494     1.832    
    SLICE_X108Y117       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.949    spi_inst/rx_shift_reg_reg[5]_srl5
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ctrl_inst/spi_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_inst/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.713     1.800    ctrl_inst/clk_IBUF_BUFG
    SLICE_X109Y115       FDRE                                         r  ctrl_inst/spi_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y115       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  ctrl_inst/spi_start_reg/Q
                         net (fo=3, routed)           0.099     2.040    spi_inst/w_spi_start
    SLICE_X108Y115       LUT4 (Prop_lut4_I2_O)        0.045     2.085 r  spi_inst/busy_i_1/O
                         net (fo=1, routed)           0.000     2.085    spi_inst/busy_i_1_n_0
    SLICE_X108Y115       FDRE                                         r  spi_inst/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.985     2.327    spi_inst/clk_IBUF_BUFG
    SLICE_X108Y115       FDRE                                         r  spi_inst/busy_reg/C
                         clock pessimism             -0.515     1.813    
    SLICE_X108Y115       FDRE (Hold_fdre_C_D)         0.120     1.933    spi_inst/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ctrl_inst/data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            parser_inst/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.717     1.804    ctrl_inst/clk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  ctrl_inst/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  ctrl_inst/data_ready_reg/Q
                         net (fo=1, routed)           0.056     2.023    parser_inst/data_ready
    SLICE_X112Y109       FDRE                                         r  parser_inst/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.993     2.335    parser_inst/clk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  parser_inst/valid_reg/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.060     1.864    parser_inst/valid_reg
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 spi_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_inst/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.710     1.797    spi_inst/clk_IBUF_BUFG
    SLICE_X109Y118       FDRE                                         r  spi_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141     1.938 r  spi_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.126     2.064    spi_inst/state__0[0]
    SLICE_X108Y118       LUT5 (Prop_lut5_I1_O)        0.045     2.109 r  spi_inst/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.109    spi_inst/clk_counter[1]
    SLICE_X108Y118       FDRE                                         r  spi_inst/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.982     2.324    spi_inst/clk_IBUF_BUFG
    SLICE_X108Y118       FDRE                                         r  spi_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.515     1.810    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.121     1.931    spi_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 spi_inst/sck_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_inst/sck_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.418%)  route 0.132ns (41.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.710     1.797    spi_inst/clk_IBUF_BUFG
    SLICE_X109Y118       FDRE                                         r  spi_inst/sck_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y118       FDRE (Prop_fdre_C_Q)         0.141     1.938 f  spi_inst/sck_reg_reg/Q
                         net (fo=7, routed)           0.132     2.070    spi_inst/sck_reg_reg_n_0
    SLICE_X111Y117       LUT3 (Prop_lut3_I0_O)        0.045     2.115 r  spi_inst/sck_i_2/O
                         net (fo=1, routed)           0.000     2.115    spi_inst/sck_i_2_n_0
    SLICE_X111Y117       FDRE                                         r  spi_inst/sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.986     2.328    spi_inst/clk_IBUF_BUFG
    SLICE_X111Y117       FDRE                                         r  spi_inst/sck_reg/C
                         clock pessimism             -0.494     1.835    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.091     1.926    spi_inst/sck_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 spi_inst/tx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_inst/tx_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.712     1.799    spi_inst/clk_IBUF_BUFG
    SLICE_X109Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  spi_inst/tx_shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.154     2.093    spi_inst/in6[4]
    SLICE_X110Y116       LUT4 (Prop_lut4_I0_O)        0.045     2.138 r  spi_inst/tx_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.138    spi_inst/tx_shift_reg[4]
    SLICE_X110Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.987     2.329    spi_inst/clk_IBUF_BUFG
    SLICE_X110Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[4]/C
                         clock pessimism             -0.494     1.836    
    SLICE_X110Y116       FDRE (Hold_fdre_C_D)         0.091     1.927    spi_inst/tx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 spi_inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_inst/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.986%)  route 0.165ns (47.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.710     1.797    spi_inst/clk_IBUF_BUFG
    SLICE_X106Y118       FDRE                                         r  spi_inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y118       FDRE (Prop_fdre_C_Q)         0.141     1.938 r  spi_inst/clk_counter_reg[2]/Q
                         net (fo=7, routed)           0.165     2.103    spi_inst/clk_counter_reg_n_0_[2]
    SLICE_X108Y118       LUT5 (Prop_lut5_I2_O)        0.045     2.148 r  spi_inst/clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.148    spi_inst/clk_counter[3]
    SLICE_X108Y118       FDRE                                         r  spi_inst/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.982     2.324    spi_inst/clk_IBUF_BUFG
    SLICE_X108Y118       FDRE                                         r  spi_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.514     1.811    
    SLICE_X108Y118       FDRE (Hold_fdre_C_D)         0.120     1.931    spi_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ctrl_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.401%)  route 0.169ns (47.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.714     1.801    ctrl_inst/clk_IBUF_BUFG
    SLICE_X109Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y112       FDRE (Prop_fdre_C_Q)         0.141     1.942 f  ctrl_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=67, routed)          0.169     2.111    ctrl_inst/state__0[2]
    SLICE_X108Y112       LUT6 (Prop_lut6_I0_O)        0.045     2.156 r  ctrl_inst/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.156    ctrl_inst/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.987     2.329    ctrl_inst/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.516     1.814    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.120     1.934    ctrl_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 spi_inst/tx_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            spi_inst/tx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.712     1.799    spi_inst/clk_IBUF_BUFG
    SLICE_X109Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  spi_inst/tx_shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.138     2.078    spi_inst/in6[2]
    SLICE_X109Y116       LUT4 (Prop_lut4_I0_O)        0.045     2.123 r  spi_inst/tx_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.123    spi_inst/tx_shift_reg[2]
    SLICE_X109Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.984     2.326    spi_inst/clk_IBUF_BUFG
    SLICE_X109Y116       FDRE                                         r  spi_inst/tx_shift_reg_reg[2]/C
                         clock pessimism             -0.528     1.799    
    SLICE_X109Y116       FDRE (Hold_fdre_C_D)         0.091     1.890    spi_inst/tx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ctrl_inst/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ctrl_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.378%)  route 0.143ns (40.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.714     1.801    ctrl_inst/clk_IBUF_BUFG
    SLICE_X108Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       FDRE (Prop_fdre_C_Q)         0.164     1.965 f  ctrl_inst/FSM_sequential_state_reg[4]/Q
                         net (fo=48, routed)          0.143     2.108    ctrl_inst/state__0[4]
    SLICE_X109Y112       LUT6 (Prop_lut6_I1_O)        0.045     2.153 r  ctrl_inst/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.153    ctrl_inst/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X109Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.987     2.329    ctrl_inst/clk_IBUF_BUFG
    SLICE_X109Y112       FDRE                                         r  ctrl_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.516     1.814    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.092     1.906    ctrl_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y112  ctrl_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X108Y112  ctrl_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X109Y112  ctrl_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X108Y112  ctrl_inst/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X108Y112  ctrl_inst/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X110Y113  ctrl_inst/addr_idx_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y113  ctrl_inst/addr_idx_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X111Y113  ctrl_inst/addr_idx_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X112Y108  ctrl_inst/ce_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y117  spi_inst/rx_shift_reg_reg[5]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y117  spi_inst/rx_shift_reg_reg[5]_srl5/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X109Y112  ctrl_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X108Y112  ctrl_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X109Y112  ctrl_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X108Y112  ctrl_inst/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X108Y112  ctrl_inst/FSM_sequential_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X109Y111  ctrl_inst/delay_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X106Y112  ctrl_inst/reg_idx_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X106Y113  ctrl_inst/reg_idx_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y117  spi_inst/rx_shift_reg_reg[5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X108Y117  spi_inst/rx_shift_reg_reg[5]_srl5/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X109Y112  ctrl_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X108Y112  ctrl_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X109Y112  ctrl_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X108Y112  ctrl_inst/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X108Y112  ctrl_inst/FSM_sequential_state_reg[4]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X110Y113  ctrl_inst/addr_idx_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X111Y113  ctrl_inst/addr_idx_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X111Y113  ctrl_inst/addr_idx_reg[2]/C



