// Seed: 2021645622
module module_0 (
    output tri1 id_0
);
  assign id_0 = id_2;
  assign {{id_2{-1}}} = id_2;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output tri1 id_2#(
        .id_9 (~-1),
        .id_10(-1)
    ),
    output wand id_3,
    input tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input supply0 id_7
);
  initial id_2 = -1;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (id_3);
endmodule
