{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734055443828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734055443828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 21:04:03 2024 " "Processing started: Thu Dec 12 21:04:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734055443828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734055443828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734055443828 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734055444247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register7-behavior " "Found design unit 1: register7-behavior" {  } { { "register.vhd" "" { Text "C:/altera/lab6/register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444793 ""} { "Info" "ISGN_ENTITY_NAME" "1 register7 " "Found entity 1: register7" {  } { { "register.vhd" "" { Text "C:/altera/lab6/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm7-fsm " "Found design unit 1: fsm7-fsm" {  } { { "fsm.vhd" "" { Text "C:/altera/lab6/fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444795 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm7 " "Found entity 1: fsm7" {  } { { "fsm.vhd" "" { Text "C:/altera/lab6/fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444795 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder2x4.vhd " "Can't analyze file -- file decoder2x4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1734055444799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit7-calculation " "Found design unit 1: ALU_unit7-calculation" {  } { { "ALU.vhd" "" { Text "C:/altera/lab6/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444803 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit7 " "Found entity 1: ALU_unit7" {  } { { "ALU.vhd" "" { Text "C:/altera/lab6/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/altera/lab6/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_7-Behavior " "Found design unit 1: sseg_7-Behavior" {  } { { "sseg7.vhd" "" { Text "C:/altera/lab6/sseg7.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444808 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_7 " "Found entity 1: sseg_7" {  } { { "sseg7.vhd" "" { Text "C:/altera/lab6/sseg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444808 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder3x8.vhd " "Can't analyze file -- file decoder3x8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1734055444812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluq2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluq2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unitq2-calculation " "Found design unit 1: ALU_unitq2-calculation" {  } { { "ALUq2.vhd" "" { Text "C:/altera/lab6/ALUq2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444814 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unitq2 " "Found entity 1: ALU_unitq2" {  } { { "ALUq2.vhd" "" { Text "C:/altera/lab6/ALUq2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuq2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpuq2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUQ2 " "Found entity 1: CPUQ2" {  } { { "CPUQ2.bdf" "" { Schematic "C:/altera/lab6/CPUQ2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_system " "Found entity 1: control_system" {  } { { "control_system.bdf" "" { Schematic "C:/altera/lab6/control_system.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444817 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "q1 TEST/alu_test.vhd " "Can't analyze file -- file q1 TEST/alu_test.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1734055444821 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Q1 Mini test.bdf " "Can't analyze file -- file Q1 Mini test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1734055444824 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MINI_TESTQ1.bdf " "Can't analyze file -- file MINI_TESTQ1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1734055444827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_q3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg_q3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_7q3-Behavior " "Found design unit 1: sseg_7q3-Behavior" {  } { { "sseg_q3.vhd" "" { Text "C:/altera/lab6/sseg_q3.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444829 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_7q3 " "Found entity 1: sseg_7q3" {  } { { "sseg_q3.vhd" "" { Text "C:/altera/lab6/sseg_q3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluq3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluq3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unitq3-calculation " "Found design unit 1: ALU_unitq3-calculation" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444831 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unitq3 " "Found entity 1: ALU_unitq3" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuq3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpuq3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUQ3 " "Found entity 1: CPUQ3" {  } { { "CPUQ3.bdf" "" { Schematic "C:/altera/lab6/CPUQ3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4x9-Behavior " "Found design unit 1: dec4x9-Behavior" {  } { { "decoder4x16.vhd" "" { Text "C:/altera/lab6/decoder4x16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444836 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4x9 " "Found entity 1: dec4x9" {  } { { "decoder4x16.vhd" "" { Text "C:/altera/lab6/decoder4x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734055444836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734055444836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_unitq3 " "Elaborating entity \"ALU_unitq3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734055444872 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Result_out\[1\] GND " "Pin \"Result_out\[1\]\" is stuck at GND" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734055445272 "|ALU_unitq3|Result_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result_out\[2\] GND " "Pin \"Result_out\[2\]\" is stuck at GND" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734055445272 "|ALU_unitq3|Result_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Result_out\[3\] GND " "Pin \"Result_out\[3\]\" is stuck at GND" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734055445272 "|ALU_unitq3|Result_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734055445272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734055445493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445493 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1\[0\] " "No output dependent on input pin \"Reg1\[0\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1\[1\] " "No output dependent on input pin \"Reg1\[1\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1\[2\] " "No output dependent on input pin \"Reg1\[2\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1\[3\] " "No output dependent on input pin \"Reg1\[3\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1\[4\] " "No output dependent on input pin \"Reg1\[4\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1\[5\] " "No output dependent on input pin \"Reg1\[5\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1\[6\] " "No output dependent on input pin \"Reg1\[6\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1\[7\] " "No output dependent on input pin \"Reg1\[7\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2\[0\] " "No output dependent on input pin \"Reg2\[0\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2\[1\] " "No output dependent on input pin \"Reg2\[1\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2\[2\] " "No output dependent on input pin \"Reg2\[2\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2\[3\] " "No output dependent on input pin \"Reg2\[3\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2\[4\] " "No output dependent on input pin \"Reg2\[4\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2\[5\] " "No output dependent on input pin \"Reg2\[5\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2\[6\] " "No output dependent on input pin \"Reg2\[6\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2\[7\] " "No output dependent on input pin \"Reg2\[7\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|Reg2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "student_id\[1\] " "No output dependent on input pin \"student_id\[1\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|student_id[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "student_id\[2\] " "No output dependent on input pin \"student_id\[2\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|student_id[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "student_id\[3\] " "No output dependent on input pin \"student_id\[3\]\"" {  } { { "ALUq3.vhd" "" { Text "C:/altera/lab6/ALUq3.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734055445519 "|ALU_unitq3|student_id[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734055445519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734055445521 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734055445521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734055445521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734055445521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734055445548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 21:04:05 2024 " "Processing ended: Thu Dec 12 21:04:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734055445548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734055445548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734055445548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734055445548 ""}
