module top_module(
    input clk,
    input load,
    input [511:0] data,
    output reg [511:0] q
); 

    always @(posedge clk) begin
        if (load) begin
            q <= data;
        end else begin
            reg [511:0] next_q;
            integer i;
            for (i = 0; i < 512; i = i + 1) begin
                case ({i > 0 ? q[i-1] : 1'b0, q[i], i < 511 ? q[i+1] : 1'b0})
                    3'b111: next_q[i] = 1'b0; // 1 1 1 -> 0
                    3'b110: next_q[i] = 1'b1; // 1 1 0 -> 1
                    3'b101: next_q[i] = 1'b1; // 1 0 1 -> 1
                    3'b100: next_q[i] = 1'b0; // 1 0 0 -> 0
                    3'b011: next_q[i] = 1'b1; // 0 1 1 -> 1
                    3'b010: next_q[i] = 1'b1; // 0 1 0 -> 1
                    3'b001: next_q[i] = 1'b1; // 0 0 1 -> 1
                    3'b000: next_q[i] = 1'b0; // 0 0 0 -> 0
                endcase
            end
            q <= next_q;
        end
    end

endmodule