{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620030414245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620030414246 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ScreamRun 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ScreamRun\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620030414263 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1620030414346 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1620030414346 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1620030414559 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\|altsyncram_pmo1:auto_generated\|ram_block1a0 " "Atom \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\|altsyncram_pmo1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1620030414600 "|ScreamRun|main:main|character:char|ScreamRun_Jump:ScreamRun_Jump|altsyncram:altsyncram_component|altsyncram_pmo1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1620030414600 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620030415272 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620030415313 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620030415561 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620030415579 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1620030439980 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 180 global CLKCTRL_G0 " "main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 180 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620030440532 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1620030440532 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 138 global CLKCTRL_G5 " "KEY\[0\]~inputCLKENA0 with 138 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1620030440532 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620030440532 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1620030440532 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1620030440538 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1620030440538 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1620030440538 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620030440540 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1620030446828 ""}
{ "Info" "ISTA_SDC_FOUND" "ScreamRun.SDC " "Reading SDC File: 'ScreamRun.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620030446830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ScreamRun.sdc 16 Time value \"1.536 MH\" is not valid " "Ignored create_clock at ScreamRun.sdc(16): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620030446842 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ScreamRun.sdc 16 Option -period: Invalid clock period " "Ignored create_clock at ScreamRun.sdc(16): Option -period: Invalid clock period" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 27 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at ScreamRun.sdc(27): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620030446846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ScreamRun.sdc 27 Argument <targets> is not an object ID " "Ignored create_clock at ScreamRun.sdc(27): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620030446846 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 28 altera_reserved_tdi port " "Ignored filter at ScreamRun.sdc(28): altera_reserved_tdi could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620030446847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 28 altera_reserved_tck clock " "Ignored filter at ScreamRun.sdc(28): altera_reserved_tck could not be matched with a clock" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620030446849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 28 Argument <targets> is an empty collection " "Ignored set_input_delay at ScreamRun.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620030446849 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 28 Argument -clock is not an object ID " "Ignored set_input_delay at ScreamRun.sdc(28): Argument -clock is not an object ID" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 29 altera_reserved_tms port " "Ignored filter at ScreamRun.sdc(29): altera_reserved_tms could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620030446851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at ScreamRun.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620030446852 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ScreamRun.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at ScreamRun.sdc(29): Argument -clock is not an object ID" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 30 altera_reserved_tdo port " "Ignored filter at ScreamRun.sdc(30): altera_reserved_tdo could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620030446852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 30 Argument <targets> is an empty collection " "Ignored set_output_delay at ScreamRun.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620030446853 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 30 Argument -clock is not an object ID " "Ignored set_output_delay at ScreamRun.sdc(30): Argument -clock is not an object ID" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446853 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 95 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 95 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620030446856 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620030446856 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1620030446856 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1620030446858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ScreamRun.sdc 69 VGA_BLANK port " "Ignored filter at ScreamRun.sdc(69): VGA_BLANK could not be matched with a port" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620030446859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at ScreamRun.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620030446860 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ScreamRun.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at ScreamRun.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620030446860 ""}  } { { "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620030446860 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "main:main\|character:char\|count\[0\] " "Node: main:main\|character:char\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch main:main\|character:char\|animatie_Jump\[2\] main:main\|character:char\|count\[0\] " "Latch main:main\|character:char\|animatie_Jump\[2\] is being clocked by main:main\|character:char\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1620030446881 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1620030446881 "|ScreamRun|main:main|character:char|count[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620030446889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620030446889 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620030446889 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1620030446889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620030446950 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620030446954 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.842 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.842 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.736 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.736 main\|u1\|pll108mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620030446972 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620030446972 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620030447123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620030447129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620030447143 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620030447152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620030447152 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620030447155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620030447599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O output buffer " "Packed 24 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620030447602 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620030447602 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620030448412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620030461363 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1620030462131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620030465191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620030471740 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620030475068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620030475068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620030481636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y70 X10_Y81 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y70 to location X10_Y81" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y70 to location X10_Y81"} { { 12 { 0 ""} 0 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620030489902 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620030489902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620030495050 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620030495050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620030495056 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.88 " "Total time spent on timing analysis during the Fitter is 1.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620030498117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620030498182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620030499609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620030499610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620030501086 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620030510441 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 0 { 0 ""} 0 118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620030510825 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 0 { 0 ""} 0 119 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620030510825 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 0 { 0 ""} 0 121 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620030510825 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/" { { 0 { 0 ""} 0 128 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620030510825 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1620030510825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620030510947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6997 " "Peak virtual memory: 6997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620030511930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 10:28:31 2021 " "Processing ended: Mon May 03 10:28:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620030511930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620030511930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:49 " "Total CPU time (on all processors): 00:02:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620030511930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620030511930 ""}
