/****************************************************************************

    NEC V30MZ(V20/V30/V33) emulator

    Small changes made by toshi (Cycle count macros changed  , "THROUGH" macro added)   

    Small changes made by dox@space.pl (Corrected bug in NEG instruction , different AUX flag handling in some opcodes) 

    (Re)Written June-September 2000 by Bryan McPhail (mish@tendril.co.uk) based
    on code by Oliver Bergmann (Raul_Bloodworth@hotmail.com) who based code
    on the i286 emulator by Fabrice Frances which had initial work based on
    David Hedley's pcemu(!).

    This new core features 99% accurate cycle counts for each processor,
    there are still some complex situations where cycle counts are wrong,
    typically where a few instructions have differing counts for odd/even
    source and odd/even destination memory operands.

    Flag settings are also correct for the NEC processors rather than the
    I86 versions.

    Nb:  This emulation should be faster than previous NEC cores, but
    because the old cycle count values were far too high in many cases
    the processor has to do more 'work' than before, so the overall effect
    may be a slower core.

****************************************************************************/


#include <stdio.h>
#include <string.h>

#ifdef WS_CORE_IRAM
#include <esp_attr.h>
#define NEC_CORE_CODE IRAM_ATTR
#define NEC_COLD_CODE
#else
#define NEC_CORE_CODE
#define NEC_COLD_CODE
#endif

#define UINT8 unsigned char
#define UINT16 unsigned short
#define UINT32 unsigned int
#define INT8 signed char
#define INT16 signed short
#define INT32 signed int
#define BOOLEAN signed int

#include "nec.h"
#include "necintrf.h"

typedef union
{                   /* eight general registers */
    UINT16 w[8];    /* viewed as 16 bits registers */
    UINT8  b[16];   /* or as 8 bit registers */
} necbasicregs;

typedef struct
{
    necbasicregs regs;
    UINT16  sregs[4];

    UINT16  ip;

    INT32   SignVal;
    UINT32  AuxVal, OverVal, ZeroVal, CarryVal, ParityVal; /* 0 or non-0 valued flags */
    UINT8   TF, IF, DF, MF;     /* 0 or 1 valued flags */   /* OB[19.07.99] added Mode Flag V30 */
    UINT32  int_vector;
    UINT32  pending_irq;
    UINT32  nmi_state;
    UINT32  irq_state;
    int     (*irq_callback)(int irqline);
} nec_Regs;

/***************************************************************************/
/* cpu state                                                               */
/***************************************************************************/

int nec_ICount;

static nec_Regs I;

static UINT32 seg_base[4];
static UINT32 cs_base;
static UINT32 prefix_base;  /* base address of the latest prefix segment */
char seg_prefix;        /* prefix segment indicator */

#ifdef WS_CPU_PROFILE
static UINT32 nec_profile_op[256];
static UINT32 nec_profile_rep[256];

static void nec_profile_print_top(const char* label, const UINT32* counts)
{
    UINT8 topOp[8] = {0};
    UINT32 topCount[8] = {0};

    for(UINT32 op = 0; op < 256; ++op)
    {
        const UINT32 count = counts[op];
        for(UINT32 i = 0; i < 8; ++i)
        {
            if(count > topCount[i])
            {
                for(UINT32 j = 7; j > i; --j)
                {
                    topCount[j] = topCount[j - 1];
                    topOp[j] = topOp[j - 1];
                }
                topCount[i] = count;
                topOp[i] = (UINT8)op;
                break;
            }
        }
    }

    EMU_LOG("[WS][CPU][PROFILE] %s", label);
    for(UINT32 i = 0; i < 8 && topCount[i]; ++i)
    {
        EMU_LOG(" %02X=%u", topOp[i], topCount[i]);
    }
    EMU_LOG("\n");
}

#define NEC_PROFILE_OP(op)  (nec_profile_op[(op) & 0xff]++)
#define NEC_PROFILE_REP(op) (nec_profile_rep[(op) & 0xff]++)
#else
#define NEC_PROFILE_OP(op)  ((void)0)
#define NEC_PROFILE_REP(op) ((void)0)
#endif

#ifdef WS_CPU_BRANCH_PROFILE
typedef struct
{
    UINT16 cs;
    UINT16 from;
    UINT16 target;
    UINT8 op;
    UINT32 count;
} nec_branch_profile_entry_t;

static nec_branch_profile_entry_t nec_profile_branch[32];

static void nec_profile_branch_taken(UINT8 op, UINT16 from, UINT16 target, int disp)
{
    if(disp >= 0)
        return;

    const UINT16 cs = I.sregs[CS];
    UINT32 empty = 0xffffffffu;

    for(UINT32 i = 0; i < 32; ++i)
    {
        nec_branch_profile_entry_t* entry = &nec_profile_branch[i];
        if(entry->count == 0)
        {
            if(empty == 0xffffffffu)
                empty = i;
            continue;
        }
        if(entry->cs == cs && entry->from == from && entry->target == target && entry->op == op)
        {
            ++entry->count;
            return;
        }
    }

    if(empty != 0xffffffffu)
    {
        nec_profile_branch[empty].cs = cs;
        nec_profile_branch[empty].from = from;
        nec_profile_branch[empty].target = target;
        nec_profile_branch[empty].op = op;
        nec_profile_branch[empty].count = 1;
    }
}

static void nec_profile_print_branches(void)
{
    UINT8 used[32] = {0};

    for(UINT32 printed = 0; printed < 8; ++printed)
    {
        UINT32 best = 0xffffffffu;
        UINT32 bestCount = 0;
        for(UINT32 i = 0; i < 32; ++i)
        {
            if(!used[i] && nec_profile_branch[i].count > bestCount)
            {
                best = i;
                bestCount = nec_profile_branch[i].count;
            }
        }
        if(best == 0xffffffffu || bestCount == 0)
            break;

        used[best] = 1;
        const nec_branch_profile_entry_t* entry = &nec_profile_branch[best];
        const UINT32 targetBase = (((UINT32)entry->cs) << 4) + entry->target;
        const UINT32 fromBase = (((UINT32)entry->cs) << 4) + entry->from;
        EMU_LOG("[WS][CPU][BRANCH] %04X:%04X<-%04X op=%02X n=%u t=%02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X f=%02X %02X %02X %02X\n",
                entry->cs, entry->target, entry->from, entry->op, entry->count,
                PEEKOP(targetBase + 0), PEEKOP(targetBase + 1), PEEKOP(targetBase + 2),
                PEEKOP(targetBase + 3), PEEKOP(targetBase + 4), PEEKOP(targetBase + 5),
                PEEKOP(targetBase + 6), PEEKOP(targetBase + 7), PEEKOP(targetBase + 8),
                PEEKOP(targetBase + 9), PEEKOP(targetBase + 10), PEEKOP(targetBase + 11),
                PEEKOP(targetBase + 12), PEEKOP(targetBase + 13), PEEKOP(targetBase + 14),
                PEEKOP(targetBase + 15), PEEKOP(targetBase + 16), PEEKOP(targetBase + 17),
                PEEKOP(targetBase + 18), PEEKOP(targetBase + 19), PEEKOP(targetBase + 20),
                PEEKOP(targetBase + 21), PEEKOP(targetBase + 22), PEEKOP(targetBase + 23),
                PEEKOP(fromBase + 0), PEEKOP(fromBase + 1), PEEKOP(fromBase + 2), PEEKOP(fromBase + 3));
    }

    memset(nec_profile_branch, 0, sizeof(nec_profile_branch));
}

#define NEC_PROFILE_BRANCH(op, from, target, disp) nec_profile_branch_taken((op), (from), (target), (disp))
#else
#define NEC_PROFILE_BRANCH(op, from, target, disp) ((void)0)
#endif

#ifdef WS_CPU_SAFE_POLL_WAIT_FASTPATH
static UINT32 nec_pollwait_mov_cmp_jb_exits;
static UINT32 nec_pollwait_mov_cmp_jb_slices;
static UINT32 nec_pollwait_moval_cmp_imm_jnz_exits;
static UINT32 nec_pollwait_moval_cmp_imm_jnz_slices;
static UINT32 nec_pollwait_cmp_imm_jnz_exits;
static UINT32 nec_pollwait_cmp_imm_jnz_slices;
static UINT32 nec_pollwait_cmpb_imm_jnz_exits;
static UINT32 nec_pollwait_cmpb_imm_jnz_slices;
static UINT32 nec_pollwait_cmpb_imm_jz_exits;
static UINT32 nec_pollwait_cmpb_imm_jz_slices;
static UINT32 nec_pollwait_es_mov_and_jnz_exits;
static UINT32 nec_pollwait_es_mov_and_jnz_slices;
static UINT32 nec_pollwait_es_cmpb_jnz_exits;
static UINT32 nec_pollwait_es_cmpb_jnz_slices;
static UINT32 nec_pollwait_movbx_es_cmpb_jnz_exits;
static UINT32 nec_pollwait_movbx_es_cmpb_jnz_slices;
#endif

#if defined(WS_CPU_PROFILE) || defined(WS_CPU_BRANCH_PROFILE) || defined(WS_CPU_SAFE_POLL_WAIT_FASTPATH)
void nec_profile_log_and_reset(void)
{
#ifdef WS_CPU_PROFILE
    nec_profile_print_top("op", nec_profile_op);
    nec_profile_print_top("rep", nec_profile_rep);
    memset(nec_profile_op, 0, sizeof(nec_profile_op));
    memset(nec_profile_rep, 0, sizeof(nec_profile_rep));
#endif
#ifdef WS_CPU_BRANCH_PROFILE
    nec_profile_print_branches();
#endif
#ifdef WS_CPU_SAFE_POLL_WAIT_FASTPATH
    if(nec_pollwait_mov_cmp_jb_exits ||
       nec_pollwait_mov_cmp_jb_slices ||
       nec_pollwait_moval_cmp_imm_jnz_exits ||
       nec_pollwait_moval_cmp_imm_jnz_slices ||
       nec_pollwait_cmp_imm_jnz_exits ||
       nec_pollwait_cmp_imm_jnz_slices ||
       nec_pollwait_cmpb_imm_jnz_exits ||
       nec_pollwait_cmpb_imm_jnz_slices ||
       nec_pollwait_cmpb_imm_jz_exits ||
       nec_pollwait_cmpb_imm_jz_slices ||
       nec_pollwait_es_mov_and_jnz_exits ||
       nec_pollwait_es_mov_and_jnz_slices ||
       nec_pollwait_es_cmpb_jnz_exits ||
       nec_pollwait_es_cmpb_jnz_slices ||
       nec_pollwait_movbx_es_cmpb_jnz_exits ||
       nec_pollwait_movbx_es_cmpb_jnz_slices)
    {
        EMU_LOG("[WS][CPU][POLLWAIT] mov_cmp_jb exits=%u slices=%u moval_cmp_imm_jnz exits=%u slices=%u cmp_imm_jnz exits=%u slices=%u cmpb_imm_jnz exits=%u slices=%u cmpb_imm_jz exits=%u slices=%u es_mov_and_jnz exits=%u slices=%u es_cmpb_jnz exits=%u slices=%u movbx_es_cmpb_jnz exits=%u slices=%u\n",
                nec_pollwait_mov_cmp_jb_exits,
                nec_pollwait_mov_cmp_jb_slices,
                nec_pollwait_moval_cmp_imm_jnz_exits,
                nec_pollwait_moval_cmp_imm_jnz_slices,
                nec_pollwait_cmp_imm_jnz_exits,
                nec_pollwait_cmp_imm_jnz_slices,
                nec_pollwait_cmpb_imm_jnz_exits,
                nec_pollwait_cmpb_imm_jnz_slices,
                nec_pollwait_cmpb_imm_jz_exits,
                nec_pollwait_cmpb_imm_jz_slices,
                nec_pollwait_es_mov_and_jnz_exits,
                nec_pollwait_es_mov_and_jnz_slices,
                nec_pollwait_es_cmpb_jnz_exits,
                nec_pollwait_es_cmpb_jnz_slices,
                nec_pollwait_movbx_es_cmpb_jnz_exits,
                nec_pollwait_movbx_es_cmpb_jnz_slices);
        nec_pollwait_mov_cmp_jb_exits = 0;
        nec_pollwait_mov_cmp_jb_slices = 0;
        nec_pollwait_moval_cmp_imm_jnz_exits = 0;
        nec_pollwait_moval_cmp_imm_jnz_slices = 0;
        nec_pollwait_cmp_imm_jnz_exits = 0;
        nec_pollwait_cmp_imm_jnz_slices = 0;
        nec_pollwait_cmpb_imm_jnz_exits = 0;
        nec_pollwait_cmpb_imm_jnz_slices = 0;
        nec_pollwait_cmpb_imm_jz_exits = 0;
        nec_pollwait_cmpb_imm_jz_slices = 0;
        nec_pollwait_es_mov_and_jnz_exits = 0;
        nec_pollwait_es_mov_and_jnz_slices = 0;
        nec_pollwait_es_cmpb_jnz_exits = 0;
        nec_pollwait_es_cmpb_jnz_slices = 0;
        nec_pollwait_movbx_es_cmpb_jnz_exits = 0;
        nec_pollwait_movbx_es_cmpb_jnz_slices = 0;
    }
#endif
}
#endif


/* The interrupt number of a pending external interrupt pending NMI is 2.   */
/* For INTR interrupts, the level is caught on the bus during an INTA cycle */


#include "necinstr.h"
#include "necea.h"
#include "necmodrm.h"

static int no_interrupt;

static UINT8 *parity_table;

#ifdef WS_CPU_SAFE_POLL_WAIT_FASTPATH
/* These helpers only match byte-exact self-branches with no writes in the loop body. */
static NEC_CORE_CODE int nec_modrm_disp_len(UINT8 modrm)
{
    const UINT8 mod = modrm & 0xc0;
    const UINT8 rm = modrm & 0x07;

    if(mod == 0xc0)
        return -1;
    if(mod == 0x00)
        return (rm == 0x06) ? 2 : 0;
    if(mod == 0x40)
        return 1;
    return 2;
}

static NEC_CORE_CODE int nec_fast_pollwait_mov_ax_disp_cmp_cx_jb(void)
{
    const UINT16 op_start = (UINT16)(I.ip - 1);
    const UINT16 disp = (UINT16)(PEEKOP(cs_base + (UINT16)(op_start + 1)) |
                                 (PEEKOP(cs_base + (UINT16)(op_start + 2)) << 8));
    const INT8 rel = (INT8)PEEKOP(cs_base + (UINT16)(op_start + 6));
    const UINT16 target = (UINT16)(op_start + 7 + rel);

    if(seg_prefix)
    {
        return 0;
    }
    if(PEEKOP(cs_base + op_start) != 0xA1 ||
       PEEKOP(cs_base + (UINT16)(op_start + 3)) != 0x3B ||
       PEEKOP(cs_base + (UINT16)(op_start + 4)) != 0xC1 ||
       PEEKOP(cs_base + (UINT16)(op_start + 5)) != 0x72 ||
       target != op_start)
    {
        return 0;
    }

    I.regs.w[AW] = GetMemW(DS, disp);

    {
        UINT32 dst = I.regs.w[AW];
        UINT32 src = I.regs.w[CW];
        SUBW;
    }

    if(CF)
    {
        I.ip = op_start;
        nec_pollwait_mov_cmp_jb_slices++;
        nec_ICount = -1; /* dispatch epilogue brings this to zero and returns the full slice */
        return 1;
    }

    I.ip = (UINT16)(op_start + 7);
    nec_pollwait_mov_cmp_jb_exits++;
    nec_ICount -= 4; /* mov ax,[disp] + cmp ax,cx + not-taken jb, adjusted for dispatch epilogue */
    return 1;
}

static NEC_CORE_CODE int nec_fast_pollwait_mov_al_disp_cmp_imm8_jnz(void)
{
    const UINT16 op_start = (UINT16)(I.ip - 1);
    const UINT16 disp = (UINT16)(PEEKOP(cs_base + (UINT16)(op_start + 1)) |
                                 (PEEKOP(cs_base + (UINT16)(op_start + 2)) << 8));
    const UINT8 imm = PEEKOP(cs_base + (UINT16)(op_start + 4));
    const INT8 rel = (INT8)PEEKOP(cs_base + (UINT16)(op_start + 6));
    const UINT16 target = (UINT16)(op_start + 7 + rel);

    if(seg_prefix)
    {
        return 0;
    }
    if(PEEKOP(cs_base + op_start) != 0xA0 ||
       PEEKOP(cs_base + (UINT16)(op_start + 3)) != 0x3C ||
       PEEKOP(cs_base + (UINT16)(op_start + 5)) != 0x75 ||
       target != op_start)
    {
        return 0;
    }

    I.regs.b[AL] = GetMemB(DS, disp);

    {
        UINT32 dst = I.regs.b[AL];
        UINT32 src = imm;
        SUBB;
    }

    if(!ZF)
    {
        I.ip = op_start;
        nec_pollwait_moval_cmp_imm_jnz_slices++;
        nec_ICount = -1; /* wait for the polled byte to change instead of spinning in host CPU */
        return 1;
    }

    I.ip = (UINT16)(op_start + 7);
    nec_pollwait_moval_cmp_imm_jnz_exits++;
    nec_ICount -= 4; /* mov al,[disp] + cmp al,imm8 + not-taken jnz, adjusted for dispatch epilogue */
    return 1;
}

static NEC_CORE_CODE int nec_fast_pollwait_cmpw_disp_imm8_jnz(void)
{
    const UINT16 op_start = (UINT16)(I.ip - 1);
    const UINT16 disp = (UINT16)(PEEKOP(cs_base + (UINT16)(op_start + 2)) |
                                 (PEEKOP(cs_base + (UINT16)(op_start + 3)) << 8));
    const UINT16 imm = (UINT16)(INT16)(INT8)PEEKOP(cs_base + (UINT16)(op_start + 4));
    const INT8 rel = (INT8)PEEKOP(cs_base + (UINT16)(op_start + 6));
    const UINT16 target = (UINT16)(op_start + 7 + rel);

    if(seg_prefix)
    {
        return 0;
    }
    if(PEEKOP(cs_base + op_start) != 0x83 ||
       PEEKOP(cs_base + (UINT16)(op_start + 1)) != 0x3E ||
       PEEKOP(cs_base + (UINT16)(op_start + 5)) != 0x75 ||
       target != op_start)
    {
        return 0;
    }

    {
        UINT32 dst = GetMemW(DS, disp);
        UINT32 src = imm;
        SUBW;
    }

    if(!ZF)
    {
        I.ip = op_start;
        nec_pollwait_cmp_imm_jnz_slices++;
        nec_ICount = -1; /* wait for the timer/flag update instead of polling in host CPU */
        return 1;
    }

    I.ip = (UINT16)(op_start + 7);
    nec_pollwait_cmp_imm_jnz_exits++;
    nec_ICount -= 4; /* cmp word [disp],imm8 + not-taken jnz, adjusted for dispatch epilogue */
    return 1;
}

static NEC_CORE_CODE int nec_fast_pollwait_cmpb_disp_imm8_jcc(void)
{
    const UINT16 op_start = (UINT16)(I.ip - 1);
    const UINT16 disp = (UINT16)(PEEKOP(cs_base + (UINT16)(op_start + 2)) |
                                 (PEEKOP(cs_base + (UINT16)(op_start + 3)) << 8));
    const UINT8 imm = PEEKOP(cs_base + (UINT16)(op_start + 4));
    const UINT8 branch_op = PEEKOP(cs_base + (UINT16)(op_start + 5));
    const INT8 rel = (INT8)PEEKOP(cs_base + (UINT16)(op_start + 6));
    const UINT16 target = (UINT16)(op_start + 7 + rel);

    if(seg_prefix)
    {
        return 0;
    }
    if(PEEKOP(cs_base + op_start) != 0x80 ||
       PEEKOP(cs_base + (UINT16)(op_start + 1)) != 0x3E ||
       (branch_op != 0x75 && branch_op != 0x74) ||
       target != op_start)
    {
        return 0;
    }

    {
        UINT32 dst = GetMemB(DS, disp);
        UINT32 src = imm;
        SUBB;
    }

    if((branch_op == 0x75 && !ZF) || (branch_op == 0x74 && ZF))
    {
        I.ip = op_start;
        if(branch_op == 0x75)
            nec_pollwait_cmpb_imm_jnz_slices++;
        else
            nec_pollwait_cmpb_imm_jz_slices++;
        nec_ICount = -1; /* wait for the timer/flag update instead of polling in host CPU */
        return 1;
    }

    I.ip = (UINT16)(op_start + 7);
    if(branch_op == 0x75)
        nec_pollwait_cmpb_imm_jnz_exits++;
    else
        nec_pollwait_cmpb_imm_jz_exits++;
    nec_ICount -= 4; /* cmp byte [disp],imm8 + not-taken jcc, adjusted for dispatch epilogue */
    return 1;
}

static NEC_CORE_CODE int nec_fast_pollwait_es_mov_al_rmb_and_al_jnz(void)
{
    const UINT16 op_start = (UINT16)(I.ip - 1);
    const UINT8 modrm = PEEKOP(cs_base + (UINT16)(op_start + 2));
    const int disp_len = nec_modrm_disp_len(modrm);
    const UINT16 mov_len = (UINT16)(3 + disp_len);
    INT8 rel;
    UINT16 target;

    if(seg_prefix || disp_len < 0 ||
       PEEKOP(cs_base + op_start) != 0x26 ||
       PEEKOP(cs_base + (UINT16)(op_start + 1)) != 0x8A ||
       (modrm & 0x38) != 0x00 ||
       PEEKOP(cs_base + (UINT16)(op_start + mov_len)) != 0x22 ||
       PEEKOP(cs_base + (UINT16)(op_start + mov_len + 1)) != 0xC0 ||
       PEEKOP(cs_base + (UINT16)(op_start + mov_len + 2)) != 0x75)
    {
        return 0;
    }

    rel = (INT8)PEEKOP(cs_base + (UINT16)(op_start + mov_len + 3));
    target = (UINT16)(op_start + mov_len + 4 + rel);
    if(target != op_start)
    {
        return 0;
    }

    seg_prefix = TRUE;
    prefix_base = seg_base[ES];
    I.ip = (UINT16)(op_start + 3);
    I.regs.b[AL] = GetRMByte(modrm);
    seg_prefix = FALSE;

    {
        UINT32 dst = I.regs.b[AL];
        UINT32 src = I.regs.b[AL];
        ANDB;
        I.regs.b[AL] = dst;
    }

    if(!ZF)
    {
        I.ip = op_start;
        nec_pollwait_es_mov_and_jnz_slices++;
        nec_ICount = -1; /* wait for the ES-polled byte to clear instead of host-spinning */
        return 1;
    }

    I.ip = (UINT16)(op_start + mov_len + 4);
    nec_pollwait_es_mov_and_jnz_exits++;
    nec_ICount -= 4;
    return 1;
}

static NEC_CORE_CODE int nec_fast_pollwait_es_cmpb_rm_imm8_jnz_at(UINT16 op_start, UINT16 cmp_start, int has_mov_bx)
{
    const UINT8 modrm = PEEKOP(cs_base + (UINT16)(cmp_start + 2));
    const int disp_len = nec_modrm_disp_len(modrm);
    const UINT16 imm_pos = (UINT16)(cmp_start + 3 + disp_len);
    const UINT16 branch_pos = (UINT16)(imm_pos + 1);
    const UINT8 imm = PEEKOP(cs_base + imm_pos);
    INT8 rel;
    UINT16 target;

    if(disp_len < 0 ||
       PEEKOP(cs_base + cmp_start) != 0x26 ||
       PEEKOP(cs_base + (UINT16)(cmp_start + 1)) != 0x80 ||
       (modrm & 0x38) != 0x38 ||
       PEEKOP(cs_base + branch_pos) != 0x75)
    {
        return 0;
    }

    rel = (INT8)PEEKOP(cs_base + (UINT16)(branch_pos + 1));
    target = (UINT16)(branch_pos + 2 + rel);
    if(target != op_start)
    {
        return 0;
    }

    if(has_mov_bx)
    {
        I.regs.b[BL] = PEEKOP(cs_base + (UINT16)(op_start + 1));
        I.regs.b[BH] = PEEKOP(cs_base + (UINT16)(op_start + 2));
    }

    seg_prefix = TRUE;
    prefix_base = seg_base[ES];
    I.ip = (UINT16)(cmp_start + 3);
    {
        UINT32 dst = GetRMByte(modrm);
        UINT32 src = imm;
        SUBB;
    }
    seg_prefix = FALSE;

    if(!ZF)
    {
        I.ip = op_start;
        if(has_mov_bx)
            nec_pollwait_movbx_es_cmpb_jnz_slices++;
        else
            nec_pollwait_es_cmpb_jnz_slices++;
        nec_ICount = -1; /* wait for the ES-polled byte to change instead of host-spinning */
        return 1;
    }

    I.ip = (UINT16)(branch_pos + 2);
    if(has_mov_bx)
        nec_pollwait_movbx_es_cmpb_jnz_exits++;
    else
        nec_pollwait_es_cmpb_jnz_exits++;
    nec_ICount -= 4;
    return 1;
}

static NEC_CORE_CODE int nec_fast_pollwait_es_cmpb_rm_imm8_jnz(void)
{
    const UINT16 op_start = (UINT16)(I.ip - 1);

    if(seg_prefix)
        return 0;
    return nec_fast_pollwait_es_cmpb_rm_imm8_jnz_at(op_start, op_start, 0);
}

static NEC_CORE_CODE int nec_fast_pollwait_mov_bx_es_cmpb_rm_imm8_jnz(void)
{
    const UINT16 op_start = (UINT16)(I.ip - 1);

    if(seg_prefix || PEEKOP(cs_base + op_start) != 0xBB)
        return 0;
    return nec_fast_pollwait_es_cmpb_rm_imm8_jnz_at(op_start, (UINT16)(op_start + 3), 1);
}
#endif

/***************************************************************************/

void nec_reset (void *param)
{
    if (!parity_table)
    {
        parity_table = (UINT8 *)malloc(256);
    }

    unsigned int i,j,c;
    BREGS reg_name[8]={ AL, CL, DL, BL, AH, CH, DH, BH };


    memset( &I, 0, sizeof(I) );
    memset( seg_base, 0, sizeof(seg_base) );
    cs_base = 0;

    no_interrupt=0;
    SET_CS(0xffff);


    for (i = 0;i < 256; i++)
    {
        for (j = i, c = 0; j > 0; j >>= 1)
            if (j & 1) c++;
        parity_table[i] = !(c & 1);
    }

    I.ZeroVal = I.ParityVal = 1;
    SetMD(1);                       /* set the mode-flag = native mode */

    for (i = 0; i < 256; i++)
    {
        Mod_RM.reg.b[i] = reg_name[(i & 0x38) >> 3];
        Mod_RM.reg.w[i] = (WREGS) ( (i & 0x38) >> 3) ;
    }

    for (i = 0xc0; i < 0x100; i++)
    {
        Mod_RM.RM.w[i] = (WREGS)( i & 7 );
        Mod_RM.RM.b[i] = (BREGS)reg_name[i & 7];
    }
}

void nec_exit (void)
{

}




void nec_int(DWORD wektor)
{
  
    DWORD dest_seg, dest_off;

    if(I.IF)
    {
        i_pushf();
        I.TF = I.IF = 0;
        dest_off = ReadWord(wektor);
        dest_seg = ReadWord(wektor+2);
        PUSH(I.sregs[CS]);
        PUSH(I.ip);
        I.ip = (WORD)dest_off;
        SET_CS(dest_seg);
    }
}

static void nec_interrupt(unsigned int_num, BOOLEAN md_flag)
{
    UINT32 dest_seg, dest_off;

    if (int_num == -1)
        return;

     i_pushf();
    I.TF = I.IF = 0;    
    

    dest_off = ReadWord((int_num)*4);
    dest_seg = ReadWord((int_num)*4+2);

    PUSH(I.sregs[CS]);
    PUSH(I.ip);
    I.ip = (WORD)dest_off;
    SET_CS(dest_seg);

}


/****************************************************************************/
/*                             OPCODES                                      */
/****************************************************************************/

#define OP(num,func_name) static NEC_COLD_CODE void func_name(void)
#define OP_IRAM(num,func_name) static NEC_CORE_CODE void func_name(void)

#define NEC_OP_ADD_R16W(done_stmt) do { \
    GetModRM; \
    const UINT32 reg = (ModRM >> 3) & 7; \
    UINT32 dst = I.regs.w[reg]; \
    UINT32 src; \
    if (ModRM >= 0xc0) { \
        src = I.regs.w[ModRM & 7]; \
        ADDW; \
        I.regs.w[reg] = (WORD)dst; \
        CLK(1); \
        done_stmt; \
    } \
    (*GetEA[ModRM])(); \
    src = ReadWord(EA); \
    ADDW; \
    I.regs.w[reg] = (WORD)dst; \
    CLK(2); \
} while (0)

#define NEC_OP_CMP_R16W(done_stmt) do { \
    GetModRM; \
    const UINT32 reg = (ModRM >> 3) & 7; \
    UINT32 dst = I.regs.w[reg]; \
    UINT32 src; \
    if (ModRM >= 0xc0) { \
        src = I.regs.w[ModRM & 7]; \
        SUBW; \
        CLK(1); \
        done_stmt; \
    } \
    (*GetEA[ModRM])(); \
    src = ReadWord(EA); \
    SUBW; \
    CLK(2); \
} while (0)

#define NEC_OP_JC(done_stmt) do { \
    int tmp = (int)((INT8)FETCH); \
    if (CF) { \
        const UINT16 branchFrom = (UINT16)(I.ip - 2); \
        I.ip = (WORD)(I.ip + tmp); \
        NEC_PROFILE_BRANCH(0x72, branchFrom, I.ip, tmp); \
        nec_ICount -= 3; \
        done_stmt; \
    } \
    CLK(1); \
} while (0)

#define NEC_OP_JZ(done_stmt) do { \
    int tmp = (int)((INT8)FETCH); \
    if (__builtin_expect(I.ZeroVal == 0, 1)) { \
        const UINT16 branchFrom = (UINT16)(I.ip - 2); \
        I.ip = (WORD)(I.ip + tmp); \
        NEC_PROFILE_BRANCH(0x74, branchFrom, I.ip, tmp); \
        nec_ICount -= 3; \
        done_stmt; \
    } \
    CLK(1); \
} while (0)

#define NEC_OP_JNZ(done_stmt) do { \
    int tmp = (int)((INT8)FETCH); \
    if (__builtin_expect(I.ZeroVal != 0, 1)) { \
        const UINT16 branchFrom = (UINT16)(I.ip - 2); \
        I.ip = (WORD)(I.ip + tmp); \
        NEC_PROFILE_BRANCH(0x75, branchFrom, I.ip, tmp); \
        nec_ICount -= 3; \
        done_stmt; \
    } \
    CLK(1); \
} while (0)

#define NEC_OP_OR_R8B(done_stmt) do { \
    GetModRM; \
    const UINT32 reg = (ModRM >> 3) & 7; \
    const UINT32 regByte = ((reg & 3) << 1) | (reg >> 2); \
    UINT32 dst = I.regs.b[regByte]; \
    UINT32 src; \
    if (ModRM >= 0xc0) { \
        const UINT32 rm = ModRM & 7; \
        src = I.regs.b[((rm & 3) << 1) | (rm >> 2)]; \
        ORB; \
        I.regs.b[regByte] = (UINT8)dst; \
        CLK(1); \
        done_stmt; \
    } \
    (*GetEA[ModRM])(); \
    src = ReadByte(EA); \
    ORB; \
    I.regs.b[regByte] = (UINT8)dst; \
    CLK(2); \
} while (0)

#define NEC_OP_80PRE(done_stmt) do { \
    UINT32 dst, src; \
    GetModRM; \
    if (ModRM >= 0xc0) { \
        const UINT32 rm = Mod_RM.RM.b[ModRM]; \
        dst = I.regs.b[rm]; \
        src = FETCH; \
        CLK(1); \
        switch (ModRM & 0x38) { \
            case 0x00: ADDB;            I.regs.b[rm] = (UINT8)dst; break; \
            case 0x08: ORB;             I.regs.b[rm] = (UINT8)dst; break; \
            case 0x10: src += CF; ADDB; I.regs.b[rm] = (UINT8)dst; break; \
            case 0x18: src += CF; SUBB; I.regs.b[rm] = (UINT8)dst; break; \
            case 0x20: ANDB;            I.regs.b[rm] = (UINT8)dst; break; \
            case 0x28: SUBB;            I.regs.b[rm] = (UINT8)dst; break; \
            case 0x30: XORB;            I.regs.b[rm] = (UINT8)dst; break; \
            case 0x38: SUBB;                                      break; \
        } \
        done_stmt; \
    } \
    (*GetEA[ModRM])(); \
    dst = ReadByte(EA); \
    src = FETCH; \
    CLK(3); \
    switch (ModRM & 0x38) { \
        case 0x00: ADDB;            WriteByte(EA, (UINT8)dst); break; \
        case 0x08: ORB;             WriteByte(EA, (UINT8)dst); break; \
        case 0x10: src += CF; ADDB; WriteByte(EA, (UINT8)dst); break; \
        case 0x18: src += CF; SUBB; WriteByte(EA, (UINT8)dst); break; \
        case 0x20: ANDB;            WriteByte(EA, (UINT8)dst); break; \
        case 0x28: SUBB;            WriteByte(EA, (UINT8)dst); break; \
        case 0x30: XORB;            WriteByte(EA, (UINT8)dst); break; \
        case 0x38: SUBB;                                      break; \
    } \
} while (0)

#define NEC_OP_83PRE(done_stmt) do { \
    UINT32 dst, src; \
    GetModRM; \
    if (__builtin_expect((ModRM & 0x38) == 0x38, 1)) { \
        if (ModRM >= 0xc0) { \
            dst = I.regs.w[ModRM & 7]; \
            src = (WORD)((INT16)((INT8)FETCH)); \
            SUBW; \
            CLK(1); \
            done_stmt; \
        } \
        (*GetEA[ModRM])(); \
        dst = ReadWord(EA); \
        src = (WORD)((INT16)((INT8)FETCH)); \
        SUBW; \
        CLK(3); \
        done_stmt; \
    } \
    if (ModRM >= 0xc0) { \
        const UINT32 rm = ModRM & 7; \
        dst = I.regs.w[rm]; \
        src = (WORD)((INT16)((INT8)FETCH)); \
        CLK(1); \
        switch (ModRM & 0x38) { \
            case 0x00: ADDW;            I.regs.w[rm] = dst; break; \
            case 0x08: ORW;             I.regs.w[rm] = dst; break; \
            case 0x10: src += CF; ADDW; I.regs.w[rm] = dst; break; \
            case 0x18: src += CF; SUBW; I.regs.w[rm] = dst; break; \
            case 0x20: ANDW;            I.regs.w[rm] = dst; break; \
            case 0x28: SUBW;            I.regs.w[rm] = dst; break; \
            case 0x30: XORW;            I.regs.w[rm] = dst; break; \
            case 0x38: SUBW;                           break; \
        } \
        done_stmt; \
    } \
    dst = GetRMWord(ModRM); \
    src = (WORD)((INT16)((INT8)FETCH)); \
    CLKM(3,1); \
    switch (ModRM & 0x38) { \
        case 0x00: ADDW;            PutbackRMWord(ModRM,dst);   break; \
        case 0x08: ORW;             PutbackRMWord(ModRM,dst);   break; \
        case 0x10: src+=CF; ADDW;   PutbackRMWord(ModRM,dst);   break; \
        case 0x18: src+=CF; SUBW;   PutbackRMWord(ModRM,dst);   break; \
        case 0x20: ANDW;            PutbackRMWord(ModRM,dst);   break; \
        case 0x28: SUBW;            PutbackRMWord(ModRM,dst);   break; \
        case 0x30: XORW;            PutbackRMWord(ModRM,dst);   break; \
        case 0x38: SUBW;            break; \
    } \
} while (0)

#define NEC_OP_MOV_WR16(done_stmt) do { \
    GetModRM; \
    const UINT32 reg = (ModRM >> 3) & 7; \
    if (ModRM >= 0xc0) { \
        I.regs.w[ModRM & 7] = I.regs.w[reg]; \
        CLK(1); \
        done_stmt; \
    } \
    (*GetEA[ModRM])(); \
    WriteWord(EA, I.regs.w[reg]); \
    CLK(1); \
} while (0)

#define NEC_OP_MOV_R8B(done_stmt) do { \
    GetModRM; \
    const UINT32 reg = (ModRM >> 3) & 7; \
    const UINT32 regByte = ((reg & 3) << 1) | (reg >> 2); \
    if (ModRM >= 0xc0) { \
        const UINT32 rm = ModRM & 7; \
        I.regs.b[regByte] = I.regs.b[((rm & 3) << 1) | (rm >> 2)]; \
        CLK(1); \
        done_stmt; \
    } \
    (*GetEA[ModRM])(); \
    I.regs.b[regByte] = (UINT8)ReadByte(EA); \
    CLK(1); \
} while (0)

#define NEC_OP_MOV_R16W(done_stmt) do { \
    GetModRM; \
    if (ModRM >= 0xc0) { \
        I.regs.w[(ModRM >> 3) & 7] = I.regs.w[ModRM & 7]; \
        CLK(1); \
        done_stmt; \
    } \
    (*GetEA[ModRM])(); \
    I.regs.w[(ModRM >> 3) & 7] = (UINT16)ReadWord(EA); \
    CLK(1); \
} while (0)

#define NEC_OP_MOV_AXDISP() do { \
    UINT32 addr; \
    FETCHWORD(addr); \
    I.regs.w[AW] = GetMemW(DS, addr); \
    CLK(1); \
} while (0)

#define NEC_OP_LOOP(done_stmt) do { \
    const int disp = (int)((INT8)FETCH); \
    I.regs.w[CW]--; \
    if (__builtin_expect(I.regs.w[CW] != 0, 1)) { \
        I.ip = (WORD)(I.ip + disp); \
        CLK(5); \
        done_stmt; \
    } \
    CLK(2); \
} while (0)

#define NEC_OP_FEPRE(done_stmt) do { \
    UINT32 tmp, tmp1; \
    GetModRM; \
    if (ModRM >= 0xc0) { \
        const UINT32 rm = Mod_RM.RM.b[ModRM]; \
        tmp = I.regs.b[rm]; \
        CLK(1); \
        switch (ModRM & 0x38) { \
            case 0x00: tmp1 = tmp + 1; I.OverVal = (tmp == 0x7f); SetAF(tmp1, tmp, 1); SetSZPF_Byte(tmp1); I.regs.b[rm] = (UINT8)tmp1; break; \
            case 0x08: tmp1 = tmp - 1; I.OverVal = (tmp == 0x80); SetAF(tmp1, tmp, 1); SetSZPF_Byte(tmp1); I.regs.b[rm] = (UINT8)tmp1; break; \
        } \
        done_stmt; \
    } \
    (*GetEA[ModRM])(); \
    tmp = ReadByte(EA); \
    CLK(3); \
    switch (ModRM & 0x38) { \
        case 0x00: tmp1 = tmp + 1; I.OverVal = (tmp == 0x7f); SetAF(tmp1, tmp, 1); SetSZPF_Byte(tmp1); WriteByte(EA, (UINT8)tmp1); break; \
        case 0x08: tmp1 = tmp - 1; I.OverVal = (tmp == 0x80); SetAF(tmp1, tmp, 1); SetSZPF_Byte(tmp1); WriteByte(EA, (UINT8)tmp1); break; \
    } \
} while (0)


OP( 0x00, i_add_br8  ) { DEF_br8;   ADDB;   PutbackRMByte(ModRM,dst);   CLKM(3,1);      }
OP( 0x01, i_add_wr16 ) { DEF_wr16;  ADDW;   PutbackRMWord(ModRM,dst);   CLKM(3,1);  }
OP( 0x02, i_add_r8b  ) { DEF_r8b;   ADDB;   RegByte(ModRM)=dst;         CLKM(2,1);      }
OP_IRAM( 0x03, i_add_r16w ) { NEC_OP_ADD_R16W(return); }
OP( 0x04, i_add_ald8 ) { DEF_ald8;  ADDB;   I.regs.b[AL]=dst;           CLK(1);             }
OP( 0x05, i_add_axd16) { DEF_axd16; ADDW;   I.regs.w[AW]=dst;           CLK(1);             }
OP( 0x06, i_push_es  ) { PUSH(I.sregs[ES]); CLK(2);     }
OP( 0x07, i_pop_es   ) { UINT32 tmp; POP(tmp); SET_SEG(ES,tmp);  CLK(3); }

OP( 0x08, i_or_br8   ) { DEF_br8;   ORB;    PutbackRMByte(ModRM,dst);   CLKM(3,1);      }
OP( 0x09, i_or_wr16  ) { DEF_wr16;  ORW;    PutbackRMWord(ModRM,dst);   CLKM(3,1);  }
OP( 0x0a, i_or_r8b   ) { DEF_r8b;   ORB;    RegByte(ModRM)=dst;         CLKM(2,1);      }
OP( 0x0b, i_or_r16w  ) { DEF_r16w;  ORW;    RegWord(ModRM)=dst;         CLKM(2,1);  }
OP( 0x0c, i_or_ald8  ) { DEF_ald8;  ORB;    I.regs.b[AL]=dst;           CLK(1);             }
OP( 0x0d, i_or_axd16 ) { DEF_axd16; ORW;    I.regs.w[AW]=dst;           CLK(1);             }
OP( 0x0e, i_push_cs  ) { PUSH(I.sregs[CS]); CLK(2); }
OP( 0x0f, i_pre_nec  ) { UINT32 ModRM, tmp, tmp2; /* pop cs at V30MZ? */
    switch (FETCH) {
        case 0x10 : BITOP_BYTE; CLKS(3,3,4); tmp2 = I.regs.b[CL] & 0x7; I.ZeroVal = (tmp & (1<<tmp2)) ? 1 : 0;  I.CarryVal=I.OverVal=0; break; /* Test */
        case 0x11 : BITOP_WORD; CLKS(3,3,4); tmp2 = I.regs.b[CL] & 0xf; I.ZeroVal = (tmp & (1<<tmp2)) ? 1 : 0;  I.CarryVal=I.OverVal=0; break; /* Test */
        case 0x12 : BITOP_BYTE; CLKS(5,5,4); tmp2 = I.regs.b[CL] & 0x7; tmp &= ~(1<<tmp2);  PutbackRMByte(ModRM,tmp);   break; /* Clr */
        case 0x13 : BITOP_WORD; CLKS(5,5,4); tmp2 = I.regs.b[CL] & 0xf; tmp &= ~(1<<tmp2);  PutbackRMWord(ModRM,tmp);   break; /* Clr */
        case 0x14 : BITOP_BYTE; CLKS(4,4,4); tmp2 = I.regs.b[CL] & 0x7; tmp |= (1<<tmp2);   PutbackRMByte(ModRM,tmp);   break; /* Set */
        case 0x15 : BITOP_WORD; CLKS(4,4,4); tmp2 = I.regs.b[CL] & 0xf; tmp |= (1<<tmp2);   PutbackRMWord(ModRM,tmp);   break; /* Set */
        case 0x16 : BITOP_BYTE; CLKS(4,4,4); tmp2 = I.regs.b[CL] & 0x7; BIT_NOT;            PutbackRMByte(ModRM,tmp);   break; /* Not */
        case 0x17 : BITOP_WORD; CLKS(4,4,4); tmp2 = I.regs.b[CL] & 0xf; BIT_NOT;            PutbackRMWord(ModRM,tmp);   break; /* Not */

        case 0x18 : BITOP_BYTE; CLKS(4,4,4); tmp2 = (FETCH) & 0x7;  I.ZeroVal = (tmp & (1<<tmp2)) ? 1 : 0;  I.CarryVal=I.OverVal=0; break; /* Test */
        case 0x19 : BITOP_WORD; CLKS(4,4,4); tmp2 = (FETCH) & 0xf;  I.ZeroVal = (tmp & (1<<tmp2)) ? 1 : 0;  I.CarryVal=I.OverVal=0; break; /* Test */
        case 0x1a : BITOP_BYTE; CLKS(6,6,4); tmp2 = (FETCH) & 0x7;  tmp &= ~(1<<tmp2);      PutbackRMByte(ModRM,tmp);   break; /* Clr */
        case 0x1b : BITOP_WORD; CLKS(6,6,4); tmp2 = (FETCH) & 0xf;  tmp &= ~(1<<tmp2);      PutbackRMWord(ModRM,tmp);   break; /* Clr */
        case 0x1c : BITOP_BYTE; CLKS(5,5,4); tmp2 = (FETCH) & 0x7;  tmp |= (1<<tmp2);       PutbackRMByte(ModRM,tmp);   break; /* Set */
        case 0x1d : BITOP_WORD; CLKS(5,5,4); tmp2 = (FETCH) & 0xf;  tmp |= (1<<tmp2);       PutbackRMWord(ModRM,tmp);   break; /* Set */
        case 0x1e : BITOP_BYTE; CLKS(5,5,4); tmp2 = (FETCH) & 0x7;  BIT_NOT;                PutbackRMByte(ModRM,tmp);   break; /* Not */
        case 0x1f : BITOP_WORD; CLKS(5,5,4); tmp2 = (FETCH) & 0xf;  BIT_NOT;                PutbackRMWord(ModRM,tmp);   break; /* Not */

        case 0x20 : ADD4S; CLKS(7,7,2); break;
        case 0x22 : SUB4S; CLKS(7,7,2); break;
        case 0x26 : CMP4S; CLKS(7,7,2); break;
        case 0x28 : ModRM = FETCH; tmp = GetRMByte(ModRM); tmp <<= 4; tmp |= I.regs.b[AL] & 0xf; I.regs.b[AL] = (I.regs.b[AL] & 0xf0) | ((tmp>>8)&0xf); tmp &= 0xff; PutbackRMByte(ModRM,tmp); CLKM(9,15); break;
        case 0x2a : ModRM = FETCH; tmp = GetRMByte(ModRM); tmp2 = (I.regs.b[AL] & 0xf)<<4; I.regs.b[AL] = (I.regs.b[AL] & 0xf0) | (tmp&0xf); tmp = tmp2 | (tmp>>4); PutbackRMByte(ModRM,tmp); CLKM(13,19); break;
        case 0x31 : ModRM = FETCH; ModRM=0; break;
        case 0x33 : ModRM = FETCH; ModRM=0; break;
        case 0x92 : CLK(2); break; /* V25/35 FINT */
        case 0xe0 : ModRM = FETCH; ModRM=0; break;
        case 0xf0 : ModRM = FETCH; ModRM=0; break;
        case 0xff : ModRM = FETCH; ModRM=0; break;
        default:    break;
    }
}

OP( 0x10, i_adc_br8  ) { DEF_br8;   src+=CF;    ADDB;   PutbackRMByte(ModRM,dst);   CLKM(3,1);      }
OP( 0x11, i_adc_wr16 ) { DEF_wr16;  src+=CF;    ADDW;   PutbackRMWord(ModRM,dst);   CLKM(3,1);  }
OP( 0x12, i_adc_r8b  ) { DEF_r8b;   src+=CF;    ADDB;   RegByte(ModRM)=dst;         CLKM(2,1);      }
OP( 0x13, i_adc_r16w ) { DEF_r16w;  src+=CF;    ADDW;   RegWord(ModRM)=dst;         CLKM(2,1);  }
OP( 0x14, i_adc_ald8 ) { DEF_ald8;  src+=CF;    ADDB;   I.regs.b[AL]=dst;           CLK(1);             }
OP( 0x15, i_adc_axd16) { DEF_axd16; src+=CF;    ADDW;   I.regs.w[AW]=dst;           CLK(1);             }
OP( 0x16, i_push_ss  ) { PUSH(I.sregs[SS]);     CLK(2); }
OP( 0x17, i_pop_ss   ) { UINT32 tmp; POP(tmp); SET_SEG(SS,tmp);      CLK(3); no_interrupt=1; }

OP( 0x18, i_sbb_br8  ) { DEF_br8;   src+=CF;    SUBB;   PutbackRMByte(ModRM,dst);   CLKM(3,1);      }
OP( 0x19, i_sbb_wr16 ) { DEF_wr16;  src+=CF;    SUBW;   PutbackRMWord(ModRM,dst);   CLKM(3,1);  }
OP( 0x1a, i_sbb_r8b  ) { DEF_r8b;   src+=CF;    SUBB;   RegByte(ModRM)=dst;         CLKM(2,1);      }
OP( 0x1b, i_sbb_r16w ) { DEF_r16w;  src+=CF;    SUBW;   RegWord(ModRM)=dst;         CLKM(2,1);  }
OP( 0x1c, i_sbb_ald8 ) { DEF_ald8;  src+=CF;    SUBB;   I.regs.b[AL]=dst;           CLK(1);                 }
OP( 0x1d, i_sbb_axd16) { DEF_axd16; src+=CF;    SUBW;   I.regs.w[AW]=dst;           CLK(1); }
OP( 0x1e, i_push_ds  ) { PUSH(I.sregs[DS]);     CLK(2); }
OP_IRAM( 0x1f, i_pop_ds   ) { UINT32 tmp; POP(tmp); SET_SEG(DS,tmp);      CLK(3); }

OP( 0x20, i_and_br8  ) { DEF_br8;   ANDB;   PutbackRMByte(ModRM,dst);   CLKM(3,1);      }
OP( 0x21, i_and_wr16 ) { DEF_wr16;  ANDW;   PutbackRMWord(ModRM,dst);   CLKM(3,1);  }
OP_IRAM( 0x22, i_and_r8b  ) { DEF_r8b;   ANDB;   RegByte(ModRM)=dst;         CLKM(2,1);      }
OP( 0x23, i_and_r16w ) { DEF_r16w;  ANDW;   RegWord(ModRM)=dst;         CLKM(2,1);  }
OP( 0x24, i_and_ald8 ) { DEF_ald8;  ANDB;   I.regs.b[AL]=dst;           CLK(1);             }
OP_IRAM( 0x25, i_and_axd16) { DEF_axd16; ANDW;   I.regs.w[AW]=dst;           CLK(1); }
OP_IRAM( 0x26, i_es       ) { seg_prefix=TRUE;   prefix_base=seg_base[ES]; CLK(1);     nec_instruction[FETCHOP](); seg_prefix=FALSE; }
OP( 0x27, i_daa      ) { ADJ4(6,0x60);                                  CLK(10);    }

OP( 0x28, i_sub_br8  ) { DEF_br8;   SUBB;   PutbackRMByte(ModRM,dst);   CLKM(3,1);      }
OP( 0x29, i_sub_wr16 ) { DEF_wr16;  SUBW;   PutbackRMWord(ModRM,dst);   CLKM(3,1);  }
OP_IRAM( 0x2a, i_sub_r8b  ) { DEF_r8b;   SUBB;   RegByte(ModRM)=dst;         CLKM(2,1);      }
OP_IRAM( 0x2b, i_sub_r16w ) { DEF_r16w;  SUBW;   RegWord(ModRM)=dst;         CLKM(2,1);  }
OP( 0x2c, i_sub_ald8 ) { DEF_ald8;  SUBB;   I.regs.b[AL]=dst;           CLK(1);                 }
OP( 0x2d, i_sub_axd16) { DEF_axd16; SUBW;   I.regs.w[AW]=dst;           CLK(1); }
OP( 0x2e, i_cs       ) { seg_prefix=TRUE;   prefix_base=seg_base[CS]; CLK(1);     nec_instruction[FETCHOP](); seg_prefix=FALSE; }
OP( 0x2f, i_das      ) { ADJ4(-6,-0x60);                                CLK(10);    }

OP( 0x30, i_xor_br8  ) { DEF_br8;   XORB;   PutbackRMByte(ModRM,dst);   CLKM(3,1);      }
OP( 0x31, i_xor_wr16 ) { DEF_wr16;  XORW;   PutbackRMWord(ModRM,dst);   CLKM(3,1);  }
OP_IRAM( 0x32, i_xor_r8b  ) { DEF_r8b;   XORB;   RegByte(ModRM)=dst;         CLKM(2,1);      }
OP( 0x33, i_xor_r16w ) { DEF_r16w;  XORW;   RegWord(ModRM)=dst;         CLKM(2,1);  }
OP( 0x34, i_xor_ald8 ) { DEF_ald8;  XORB;   I.regs.b[AL]=dst;           CLK(1);                 }
OP( 0x35, i_xor_axd16) { DEF_axd16; XORW;   I.regs.w[AW]=dst;           CLK(1); }
OP_IRAM( 0x36, i_ss       ) { seg_prefix=TRUE;   prefix_base=seg_base[SS]; CLK(1);     nec_instruction[FETCHOP](); seg_prefix=FALSE; }
OP( 0x37, i_aaa      ) { ADJB(6,1);                                     CLK(9);     }

OP( 0x38, i_cmp_br8  ) { DEF_br8;   SUBB;                   CLKM(2,1); }
OP( 0x39, i_cmp_wr16 ) { DEF_wr16;  SUBW;                   CLKM(2,1);  }
OP( 0x3a, i_cmp_r8b  ) { DEF_r8b;   SUBB;                   CLKM(2,1); }
OP_IRAM( 0x3b, i_cmp_r16w ) { GetModRM;
	const UINT32 reg = (ModRM >> 3) & 7;
	UINT32 dst = I.regs.w[reg];
	UINT32 src;
	if (ModRM >= 0xc0) {
		src = I.regs.w[ModRM & 7];
		SUBW;
		CLK(1);
		return;
	}
	(*GetEA[ModRM])();
	src = ReadWord(EA);
	SUBW;
	CLK(2);
}
OP_IRAM( 0x3c, i_cmp_ald8 ) { DEF_ald8;  SUBB;                   CLK(1); }
OP( 0x3d, i_cmp_axd16) { DEF_axd16; SUBW;                   CLK(1); }
OP( 0x3e, i_ds       ) { seg_prefix=TRUE;   prefix_base=seg_base[DS]; CLK(1);     nec_instruction[FETCHOP](); seg_prefix=FALSE; }
OP( 0x3f, i_aas      ) { ADJB(-6,-1);                       CLK(9); }

OP( 0x40, i_inc_ax  ) { IncWordReg(AW);                     CLK(1); }
OP( 0x41, i_inc_cx  ) { IncWordReg(CW);                     CLK(1); }
OP( 0x42, i_inc_dx  ) { IncWordReg(DW);                     CLK(1); }
OP_IRAM( 0x43, i_inc_bx  ) { IncWordReg(BW);                     CLK(1); }
OP( 0x44, i_inc_sp  ) { IncWordReg(SP);                     CLK(1); }
OP( 0x45, i_inc_bp  ) { IncWordReg(BP);                     CLK(1); }
OP_IRAM( 0x46, i_inc_si  ) { IncWordReg(IX);                     CLK(1); }
OP( 0x47, i_inc_di  ) { IncWordReg(IY);                     CLK(1); }

OP( 0x48, i_dec_ax  ) { DecWordReg(AW);                     CLK(1); }
OP( 0x49, i_dec_cx  ) { DecWordReg(CW);                     CLK(1); }
OP( 0x4a, i_dec_dx  ) { DecWordReg(DW);                     CLK(1); }
OP( 0x4b, i_dec_bx  ) { DecWordReg(BW);                     CLK(1); }
OP( 0x4c, i_dec_sp  ) { DecWordReg(SP);                     CLK(1); }
OP( 0x4d, i_dec_bp  ) { DecWordReg(BP);                     CLK(1); }
OP( 0x4e, i_dec_si  ) { DecWordReg(IX);                     CLK(1); }
OP( 0x4f, i_dec_di  ) { DecWordReg(IY);                     CLK(1); }

OP_IRAM( 0x50, i_push_ax ) { PUSH(I.regs.w[AW]);                 CLK(1); }
OP( 0x51, i_push_cx ) { PUSH(I.regs.w[CW]);                 CLK(1); }
OP( 0x52, i_push_dx ) { PUSH(I.regs.w[DW]);                 CLK(1); }
OP( 0x53, i_push_bx ) { PUSH(I.regs.w[BW]);                 CLK(1); }
OP( 0x54, i_push_sp ) { PUSH(I.regs.w[SP]);                 CLK(1); }
OP( 0x55, i_push_bp ) { PUSH(I.regs.w[BP]);                 CLK(1); }
OP( 0x56, i_push_si ) { PUSH(I.regs.w[IX]);                 CLK(1); }
OP( 0x57, i_push_di ) { PUSH(I.regs.w[IY]);                 CLK(1); }

OP_IRAM( 0x58, i_pop_ax  ) { POP(I.regs.w[AW]);                  CLK(1); }
OP( 0x59, i_pop_cx  ) { POP(I.regs.w[CW]);                  CLK(1); }
OP( 0x5a, i_pop_dx  ) { POP(I.regs.w[DW]);                  CLK(1); }
OP( 0x5b, i_pop_bx  ) { POP(I.regs.w[BW]);                  CLK(1); }
OP( 0x5c, i_pop_sp  ) { POP(I.regs.w[SP]);                  CLK(1); }
OP( 0x5d, i_pop_bp  ) { POP(I.regs.w[BP]);                  CLK(1); }
OP( 0x5e, i_pop_si  ) { POP(I.regs.w[IX]);                  CLK(1); }
OP( 0x5f, i_pop_di  ) { POP(I.regs.w[IY]);                  CLK(1); }

OP( 0x60, i_pusha  ) {
    unsigned tmp=I.regs.w[SP];
    PUSH(I.regs.w[AW]);
    PUSH(I.regs.w[CW]);
    PUSH(I.regs.w[DW]);
    PUSH(I.regs.w[BW]);
    PUSH(tmp);
    PUSH(I.regs.w[BP]);
    PUSH(I.regs.w[IX]);
    PUSH(I.regs.w[IY]);
    CLK(9);
}
OP( 0x61, i_popa  ) {
    unsigned tmp;
    POP(I.regs.w[IY]);
    POP(I.regs.w[IX]);
    POP(I.regs.w[BP]);
    POP(tmp);
    POP(I.regs.w[BW]);
    POP(I.regs.w[DW]);
    POP(I.regs.w[CW]);
    POP(I.regs.w[AW]);
    CLK(8);
}
OP( 0x62, i_chkind  ) {
    UINT32 low,high,tmp;
    GetModRM;
    low = GetRMWord(ModRM);
    high= GetnextRMWord;
    tmp= RegWord(ModRM);
    if (tmp<low || tmp>high) {
        nec_interrupt(5,0);
        CLK(7);
    }
    CLK(13);
}

/* OP 0x64 - 0x67 is nop at V30MZ */
OP_IRAM( 0x64, i_repnc  ) {  UINT32 next = FETCHOP;  UINT16 c = I.regs.w[CW];
    switch(next) { /* Segments */
        case 0x26:  seg_prefix=TRUE;    prefix_base=seg_base[ES]; next = FETCHOP; CLK(2); break;
        case 0x2e:  seg_prefix=TRUE;    prefix_base=seg_base[CS]; next = FETCHOP; CLK(2); break;
        case 0x36:  seg_prefix=TRUE;    prefix_base=seg_base[SS]; next = FETCHOP; CLK(2); break;
        case 0x3e:  seg_prefix=TRUE;    prefix_base=seg_base[DS]; next = FETCHOP; CLK(2); break;
    }

    NEC_PROFILE_REP(next);
    switch(next) {
        case 0x6c:  CLK(2); if (c) do { i_insb();  c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0x6d:  CLK(2); if (c) do { i_insw();  c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0x6e:  CLK(2); if (c) do { i_outsb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0x6f:  CLK(2); if (c) do { i_outsw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xa4:  CLK(2); if (c) do { i_movsb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xa5:  CLK(2); if (c) do { i_movsw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xa6:  CLK(2); if (c) do { i_cmpsb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xa7:  CLK(2); if (c) do { i_cmpsw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xaa:  CLK(2); if (c) do { i_stosb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xab:  CLK(2); if (c) do { i_stosw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xac:  CLK(2); if (c) do { i_lodsb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xad:  CLK(2); if (c) do { i_lodsw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xae:  CLK(2); if (c) do { i_scasb(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        case 0xaf:  CLK(2); if (c) do { i_scasw(); c--; } while (c>0 && !CF); I.regs.w[CW]=c; break;
        default:        nec_instruction[next]();
    }
    seg_prefix=FALSE;
}

OP_IRAM( 0x65, i_repc  ) {   UINT32 next = FETCHOP;  UINT16 c = I.regs.w[CW];
    switch(next) { /* Segments */
        case 0x26:  seg_prefix=TRUE;    prefix_base=seg_base[ES]; next = FETCHOP; CLK(2); break;
        case 0x2e:  seg_prefix=TRUE;    prefix_base=seg_base[CS]; next = FETCHOP; CLK(2); break;
        case 0x36:  seg_prefix=TRUE;    prefix_base=seg_base[SS]; next = FETCHOP; CLK(2); break;
        case 0x3e:  seg_prefix=TRUE;    prefix_base=seg_base[DS]; next = FETCHOP; CLK(2); break;
    }

    NEC_PROFILE_REP(next);
    switch(next) {
        case 0x6c:  CLK(2); if (c) do { i_insb();  c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0x6d:  CLK(2); if (c) do { i_insw();  c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0x6e:  CLK(2); if (c) do { i_outsb(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0x6f:  CLK(2); if (c) do { i_outsw(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xa4:  CLK(2); if (c) do { i_movsb(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xa5:  CLK(2); if (c) do { i_movsw(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xa6:  CLK(2); if (c) do { i_cmpsb(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xa7:  CLK(2); if (c) do { i_cmpsw(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xaa:  CLK(2); if (c) do { i_stosb(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xab:  CLK(2); if (c) do { i_stosw(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xac:  CLK(2); if (c) do { i_lodsb(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xad:  CLK(2); if (c) do { i_lodsw(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xae:  CLK(2); if (c) do { i_scasb(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        case 0xaf:  CLK(2); if (c) do { i_scasw(); c--; } while (c>0 && CF);    I.regs.w[CW]=c; break;
        default:    nec_instruction[next]();
    }
    seg_prefix=FALSE;
}

OP( 0x68, i_push_d16 ) { UINT32 tmp;    FETCHWORD(tmp); PUSH(tmp);  CLK(1); }
OP( 0x69, i_imul_d16 ) { UINT32 tmp;    DEF_r16w;   FETCHWORD(tmp); dst = (INT32)((INT16)src)*(INT32)((INT16)tmp); I.CarryVal = I.OverVal = (((INT32)dst) >> 15 != 0) && (((INT32)dst) >> 15 != -1);      RegWord(ModRM)=(WORD)dst;     CLKM(4,3);}
OP( 0x6a, i_push_d8  ) { UINT32 tmp = (WORD)((INT16)((INT8)FETCH));     PUSH(tmp);  CLK(1); }
OP( 0x6b, i_imul_d8  ) { UINT32 src2; DEF_r16w; src2= (WORD)((INT16)((INT8)FETCH)); dst = (INT32)((INT16)src)*(INT32)((INT16)src2); I.CarryVal = I.OverVal = (((INT32)dst) >> 15 != 0) && (((INT32)dst) >> 15 != -1); RegWord(ModRM)=(WORD)dst; CLKM(4,3); }
OP( 0x6c, i_insb     ) { PutMemB(ES,I.regs.w[IY],read_port(I.regs.w[DW])); I.regs.w[IY]+= -2 * I.DF + 1; CLK(6); }
OP( 0x6d, i_insw     ) { PutMemB(ES,I.regs.w[IY],read_port(I.regs.w[DW])); PutMemB(ES,(I.regs.w[IY]+1)&0xffff,read_port((I.regs.w[DW]+1)&0xffff)); I.regs.w[IY]+= -4 * I.DF + 2; CLK(6); }
OP( 0x6e, i_outsb    ) { write_port(I.regs.w[DW],GetMemB(DS,I.regs.w[IX])); I.regs.w[IX]+= -2 * I.DF + 1; CLK(7); }
OP( 0x6f, i_outsw    ) { write_port(I.regs.w[DW],GetMemB(DS,I.regs.w[IX])); write_port((I.regs.w[DW]+1)&0xffff,GetMemB(DS,(I.regs.w[IX]+1)&0xffff)); I.regs.w[IX]+= -4 * I.DF + 2; CLK(7); }

OP( 0x70, i_jo      ) { JMP( OF);               CLK(1); }
OP( 0x71, i_jno     ) { JMP(!OF);               CLK(1); }
OP_IRAM( 0x72, i_jc      ) { NEC_OP_JC(return); }
OP_IRAM( 0x73, i_jnc     ) { JMP(!CF);               CLK(1); }
OP_IRAM( 0x74, i_jz      ) { NEC_OP_JZ(return); }
OP_IRAM( 0x75, i_jnz     ) { NEC_OP_JNZ(return); }
OP( 0x76, i_jce     ) { JMP(CF || ZF);          CLK(1); }
OP( 0x77, i_jnce    ) { JMP(!(CF || ZF));       CLK(1); }
OP( 0x78, i_js      ) { JMP( SF);               CLK(1); }
OP( 0x79, i_jns     ) { JMP(!SF);               CLK(1); }
OP( 0x7a, i_jp      ) { JMP( PF);               CLK(1); }
OP( 0x7b, i_jnp     ) { JMP(!PF);               CLK(1); }
OP( 0x7c, i_jl      ) { JMP((SF!=OF)&&(!ZF));   CLK(1); }
OP( 0x7d, i_jnl     ) { JMP((ZF)||(SF==OF));    CLK(1); }
OP_IRAM( 0x7e, i_jle     ) { JMP((ZF)||(SF!=OF));    CLK(1); }
OP( 0x7f, i_jnle    ) { JMP((SF==OF)&&(!ZF));   CLK(1); }

OP_IRAM( 0x80, i_80pre   ) { UINT32 dst, src; GetModRM; dst = GetRMByte(ModRM); src = FETCH;
    CLKM(3,1)
    switch (ModRM & 0x38) {
        case 0x00: ADDB;            PutbackRMByte(ModRM,dst);   break;
        case 0x08: ORB;             PutbackRMByte(ModRM,dst);   break;
        case 0x10: src+=CF; ADDB;   PutbackRMByte(ModRM,dst);   break;
        case 0x18: src+=CF; SUBB;   PutbackRMByte(ModRM,dst);   break;
        case 0x20: ANDB;            PutbackRMByte(ModRM,dst);   break;
        case 0x28: SUBB;            PutbackRMByte(ModRM,dst);   break;
        case 0x30: XORB;            PutbackRMByte(ModRM,dst);   break;
        case 0x38: SUBB;            break;  /* CMP */
    }
}

OP_IRAM( 0x81, i_81pre   ) { UINT32 dst, src; GetModRM; dst = GetRMWord(ModRM); src = FETCH; src+= (FETCH << 8);
    CLKM(3,1)
    switch (ModRM & 0x38) {
        case 0x00: ADDW;            PutbackRMWord(ModRM,dst);   break;
        case 0x08: ORW;             PutbackRMWord(ModRM,dst);   break;
        case 0x10: src+=CF; ADDW;   PutbackRMWord(ModRM,dst);   break;
        case 0x18: src+=CF; SUBW;   PutbackRMWord(ModRM,dst);   break;
        case 0x20: ANDW;            PutbackRMWord(ModRM,dst);   break;
        case 0x28: SUBW;            PutbackRMWord(ModRM,dst);   break;
        case 0x30: XORW;            PutbackRMWord(ModRM,dst);   break;
        case 0x38: SUBW;            break;  /* CMP */
    }
}

OP( 0x82, i_82pre   ) { UINT32 dst, src; GetModRM; dst = GetRMByte(ModRM); src = (BYTE)((INT8)FETCH);
    CLKM(3,1)
    switch (ModRM & 0x38) {
        case 0x00: ADDB;            PutbackRMByte(ModRM,dst);   break;
        case 0x08: ORB;             PutbackRMByte(ModRM,dst);   break;
        case 0x10: src+=CF; ADDB;   PutbackRMByte(ModRM,dst);   break;
        case 0x18: src+=CF; SUBB;   PutbackRMByte(ModRM,dst);   break;
        case 0x20: ANDB;            PutbackRMByte(ModRM,dst);   break;
        case 0x28: SUBB;            PutbackRMByte(ModRM,dst);   break;
        case 0x30: XORB;            PutbackRMByte(ModRM,dst);   break;
        case 0x38: SUBB;            break;  /* CMP */
    }
}

OP_IRAM( 0x83, i_83pre   ) { NEC_OP_83PRE(return); }

OP( 0x84, i_test_br8  ) { DEF_br8;  ANDB;   CLKM(2,1);      }
OP( 0x85, i_test_wr16 ) { DEF_wr16; ANDW;   CLKM(2,1);  }
OP( 0x86, i_xchg_br8  ) { DEF_br8;  RegByte(ModRM)=dst; PutbackRMByte(ModRM,src); CLKM(5,3); }
OP( 0x87, i_xchg_wr16 ) { DEF_wr16; RegWord(ModRM)=dst; PutbackRMWord(ModRM,src); CLKM(5,3); }

OP( 0x88, i_mov_br8   ) { UINT8  src; GetModRM; src = RegByte(ModRM);   PutRMByte(ModRM,src);   CLKM(1,1);          }
OP_IRAM( 0x89, i_mov_wr16  ) { NEC_OP_MOV_WR16(return); }
OP_IRAM( 0x8a, i_mov_r8b   ) { NEC_OP_MOV_R8B(return); }
OP_IRAM( 0x8b, i_mov_r16w  ) { NEC_OP_MOV_R16W(return); }
OP( 0x8c, i_mov_wsreg ) { GetModRM; PutRMWord(ModRM,I.sregs[(ModRM & 0x38) >> 3]);              CLKM(1,1); }
OP( 0x8d, i_lea       ) { UINT16 ModRM = FETCH; (void)(*GetEA[ModRM])(); RegWord(ModRM)=EO;     CLK(1); }
OP_IRAM( 0x8e, i_mov_sregw ) { UINT16 src; GetModRM; src = GetRMWord(ModRM); CLKM(3,2);
    switch (ModRM & 0x38) {
        case 0x00: SET_SEG(ES,src); break; /* mov es,ew */
        case 0x08: SET_CS(src); break; /* mov cs,ew */
        case 0x10: SET_SEG(SS,src); break; /* mov ss,ew */
        case 0x18: SET_SEG(DS,src); break; /* mov ds,ew */
        default:  ;
    }
    no_interrupt=1;
}
OP( 0x8f, i_popw ) { UINT16 tmp; GetModRM; POP(tmp); PutRMWord(ModRM,tmp); CLKM(3,1); }
OP_IRAM( 0x90, i_nop  ) { CLK(1);
    /* Cycle skip for idle loops (0: NOP  1:  JMP 0) */
    if (no_interrupt==0 && nec_ICount>0 && (PEEKOP(cs_base+I.ip))==0xeb && (PEEK(cs_base+I.ip+1))==0xfd)
        nec_ICount%=15;
}
OP( 0x91, i_xchg_axcx ) { XchgAWReg(CW); CLK(3); }
OP( 0x92, i_xchg_axdx ) { XchgAWReg(DW); CLK(3); }
OP( 0x93, i_xchg_axbx ) { XchgAWReg(BW); CLK(3); }
OP( 0x94, i_xchg_axsp ) { XchgAWReg(SP); CLK(3); }
OP( 0x95, i_xchg_axbp ) { XchgAWReg(BP); CLK(3); }
OP( 0x96, i_xchg_axsi ) { XchgAWReg(IX); CLK(3); }
OP( 0x97, i_xchg_axdi ) { XchgAWReg(IY); CLK(3); }

OP( 0x98, i_cbw       ) { I.regs.b[AH] = (I.regs.b[AL] & 0x80) ? 0xff : 0;  CLK(1); }
OP( 0x99, i_cwd       ) { I.regs.w[DW] = (I.regs.b[AH] & 0x80) ? 0xffff : 0;    CLK(1); }
OP_IRAM( 0x9a, i_call_far  ) { UINT32 tmp, tmp2; FETCHWORD(tmp); FETCHWORD(tmp2); PUSH(I.sregs[CS]); PUSH(I.ip); I.ip = (WORD)tmp; SET_CS(tmp2); CLK(10); }
OP( 0x9b, i_wait      ) { ; }
OP( 0x9c, i_pushf     ) { PUSH( CompressFlags() ); CLK(2); }
OP( 0x9d, i_popf      ) { UINT32 tmp; POP(tmp); ExpandFlags(tmp); CLK(3);}
OP( 0x9e, i_sahf      ) { UINT32 tmp = (CompressFlags() & 0xff00) | (I.regs.b[AH] & 0xd5); ExpandFlags(tmp); CLK(4); }
OP( 0x9f, i_lahf      ) { I.regs.b[AH] = CompressFlags() & 0xff; CLK(2); }

OP( 0xa0, i_mov_aldisp ) { UINT32 addr; FETCHWORD(addr); I.regs.b[AL] = GetMemB(DS, addr); CLK(1); }
OP_IRAM( 0xa1, i_mov_axdisp ) { NEC_OP_MOV_AXDISP(); }
OP( 0xa2, i_mov_dispal ) { UINT32 addr; FETCHWORD(addr); PutMemB(DS, addr, I.regs.b[AL]);  CLK(1); }
OP( 0xa3, i_mov_dispax ) { UINT32 addr; FETCHWORD(addr); PutMemW(DS, addr, I.regs.w[AW]); CLK(1); }
OP_IRAM( 0xa4, i_movsb      ) { UINT32 tmp = GetMemB(DS,I.regs.w[IX]); PutMemB(ES,I.regs.w[IY], tmp); I.regs.w[IY] += -2 * I.DF + 1; I.regs.w[IX] += -2 * I.DF + 1; CLK(5); }
OP_IRAM( 0xa5, i_movsw      ) { UINT32 tmp = GetMemW(DS,I.regs.w[IX]); PutMemW(ES,I.regs.w[IY], tmp); I.regs.w[IY] += -4 * I.DF + 2; I.regs.w[IX] += -4 * I.DF + 2; CLK(5); }
OP_IRAM( 0xa6, i_cmpsb      ) { UINT32 src = GetMemB(ES, I.regs.w[IY]); UINT32 dst = GetMemB(DS, I.regs.w[IX]); SUBB; I.regs.w[IY] += -2 * I.DF + 1; I.regs.w[IX] += -2 * I.DF + 1; CLK(6); }
OP_IRAM( 0xa7, i_cmpsw      ) { UINT32 src = GetMemW(ES, I.regs.w[IY]); UINT32 dst = GetMemW(DS, I.regs.w[IX]); SUBW; I.regs.w[IY] += -4 * I.DF + 2; I.regs.w[IX] += -4 * I.DF + 2; CLK(6); }

OP( 0xa8, i_test_ald8  ) { DEF_ald8;  ANDB; CLK(1); }
OP( 0xa9, i_test_axd16 ) { DEF_axd16; ANDW; CLK(1); }
OP_IRAM( 0xaa, i_stosb      ) { PutMemB(ES,I.regs.w[IY],I.regs.b[AL]);   I.regs.w[IY] += -2 * I.DF + 1; CLK(3);  }
OP_IRAM( 0xab, i_stosw      ) { PutMemW(ES,I.regs.w[IY],I.regs.w[AW]);   I.regs.w[IY] += -4 * I.DF + 2; CLK(3);  }
OP_IRAM( 0xac, i_lodsb      ) { I.regs.b[AL] = GetMemB(DS,I.regs.w[IX]); I.regs.w[IX] += -2 * I.DF + 1; CLK(3);  }
OP_IRAM( 0xad, i_lodsw      ) { I.regs.w[AW] = GetMemW(DS,I.regs.w[IX]); I.regs.w[IX] += -4 * I.DF + 2; CLK(3); }
OP( 0xae, i_scasb      ) { UINT32 src = GetMemB(ES, I.regs.w[IY]);  UINT32 dst = I.regs.b[AL]; SUBB; I.regs.w[IY] += -2 * I.DF + 1; CLK(4);  }
OP( 0xaf, i_scasw      ) { UINT32 src = GetMemW(ES, I.regs.w[IY]);  UINT32 dst = I.regs.w[AW]; SUBW; I.regs.w[IY] += -4 * I.DF + 2; CLK(4); }

OP_IRAM( 0xb0, i_mov_ald8  ) { I.regs.b[AL] = FETCH; CLK(1); }
OP( 0xb1, i_mov_cld8  ) { I.regs.b[CL] = FETCH; CLK(1); }
OP( 0xb2, i_mov_dld8  ) { I.regs.b[DL] = FETCH; CLK(1); }
OP( 0xb3, i_mov_bld8  ) { I.regs.b[BL] = FETCH; CLK(1); }
OP( 0xb4, i_mov_ahd8  ) { I.regs.b[AH] = FETCH; CLK(1); }
OP( 0xb5, i_mov_chd8  ) { I.regs.b[CH] = FETCH; CLK(1); }
OP( 0xb6, i_mov_dhd8  ) { I.regs.b[DH] = FETCH; CLK(1); }
OP( 0xb7, i_mov_bhd8  ) { I.regs.b[BH] = FETCH; CLK(1); }

OP_IRAM( 0xb8, i_mov_axd16 ) { I.regs.b[AL] = FETCH;  I.regs.b[AH] = FETCH;  CLK(1); }
OP( 0xb9, i_mov_cxd16 ) { I.regs.b[CL] = FETCH;  I.regs.b[CH] = FETCH;  CLK(1); }
OP_IRAM( 0xba, i_mov_dxd16 ) { I.regs.b[DL] = FETCH;  I.regs.b[DH] = FETCH;  CLK(1); }
OP_IRAM( 0xbb, i_mov_bxd16 ) { I.regs.b[BL] = FETCH;  I.regs.b[BH] = FETCH;  CLK(1); }
OP( 0xbc, i_mov_spd16 ) { I.regs.b[SPL] = FETCH; I.regs.b[SPH] = FETCH; CLK(1); }
OP( 0xbd, i_mov_bpd16 ) { I.regs.b[BPL] = FETCH; I.regs.b[BPH] = FETCH; CLK(1); }
OP( 0xbe, i_mov_sid16 ) { I.regs.b[IXL] = FETCH; I.regs.b[IXH] = FETCH; CLK(1); }
OP( 0xbf, i_mov_did16 ) { I.regs.b[IYL] = FETCH; I.regs.b[IYH] = FETCH; CLK(1); }

OP_IRAM( 0xc0, i_rotshft_bd8 ) {
    UINT32 src, dst; UINT8 c;
    GetModRM; src = (unsigned)GetRMByte(ModRM); dst=src;
    c=FETCH;
    c&=0x1f;
    CLKM(5,3);
    if (c) switch (ModRM & 0x38) {
        case 0x00: do { ROL_BYTE;  c--; } while (c>0); PutbackRMByte(ModRM,(BYTE)dst); break;
        case 0x08: do { ROR_BYTE;  c--; } while (c>0); PutbackRMByte(ModRM,(BYTE)dst); break;
        case 0x10: do { ROLC_BYTE; c--; } while (c>0); PutbackRMByte(ModRM,(BYTE)dst); break;
        case 0x18: do { RORC_BYTE; c--; } while (c>0); PutbackRMByte(ModRM,(BYTE)dst); break;
        case 0x20: SHL_BYTE(c); I.AuxVal = 1; break;//
        case 0x28: SHR_BYTE(c); I.AuxVal = 1; break;//
        case 0x30:  break;
        case 0x38: SHRA_BYTE(c); break;
    }
}

OP_IRAM( 0xc1, i_rotshft_wd8 ) {
    UINT32 src, dst;  UINT8 c;
    GetModRM; src = (unsigned)GetRMWord(ModRM); dst=src;
    c=FETCH;
    c&=0x1f;
    CLKM(5,3);
    if (c) switch (ModRM & 0x38) {
        case 0x00: do { ROL_WORD;  c--; } while (c>0); PutbackRMWord(ModRM,(WORD)dst); break;
        case 0x08: do { ROR_WORD;  c--; } while (c>0); PutbackRMWord(ModRM,(WORD)dst); break;
        case 0x10: do { ROLC_WORD; c--; } while (c>0); PutbackRMWord(ModRM,(WORD)dst); break;
        case 0x18: do { RORC_WORD; c--; } while (c>0); PutbackRMWord(ModRM,(WORD)dst); break;
        case 0x20: SHL_WORD(c); I.AuxVal = 1; break;
        case 0x28: SHR_WORD(c); I.AuxVal = 1; break;
        case 0x30:  break;
        case 0x38: SHRA_WORD(c); break;
    }
}

OP( 0xc2, i_ret_d16  ) { UINT32 count = FETCH; count += FETCH << 8; POP(I.ip); I.regs.w[SP]+=count; CLK(6); }
OP_IRAM( 0xc3, i_ret      ) { POP(I.ip); CLK(6); }
OP( 0xc4, i_les_dw   ) { GetModRM; WORD tmp = GetRMWord(ModRM); RegWord(ModRM)=tmp; SET_SEG(ES,GetnextRMWord); CLK(6); }
OP( 0xc5, i_lds_dw   ) { GetModRM; WORD tmp = GetRMWord(ModRM); RegWord(ModRM)=tmp; SET_SEG(DS,GetnextRMWord); CLK(6); }
OP( 0xc6, i_mov_bd8  ) { GetModRM; PutImmRMByte(ModRM); CLK(1); }
OP( 0xc7, i_mov_wd16 ) { GetModRM; PutImmRMWord(ModRM); CLK(1); }

OP( 0xc8, i_enter ) {
    UINT32 nb = FETCH;
    UINT32 i,level;

    CLK(19);
    nb += FETCH << 8;
    level = FETCH;
    PUSH(I.regs.w[BP]);
    I.regs.w[BP]=I.regs.w[SP];
    I.regs.w[SP] -= nb;
    for (i=1;i<level;i++) {
    PUSH(GetMemW(SS,I.regs.w[BP]-i*2));
    CLK(4);
    }
    if (level) PUSH(I.regs.w[BP]);
}
OP( 0xc9, i_leave ) {
    I.regs.w[SP]=I.regs.w[BP];
    POP(I.regs.w[BP]);
    CLK(2);
}
OP( 0xca, i_retf_d16  ) { UINT32 count = FETCH; UINT32 tmp; count += FETCH << 8; POP(I.ip); POP(tmp); SET_CS(tmp); I.regs.w[SP]+=count; CLK(9); }
OP_IRAM( 0xcb, i_retf      ) { UINT32 tmp; POP(I.ip); POP(tmp); SET_CS(tmp); CLK(8); }
OP( 0xcc, i_int3      ) { nec_interrupt(3,0); CLK(9); }
OP( 0xcd, i_int       ) { nec_interrupt(FETCH,0); CLK(10); }
OP( 0xce, i_into      ) { if (OF) { nec_interrupt(4,0); CLK(13); } else CLK(6); }
OP_IRAM( 0xcf, i_iret      ) { UINT32 tmp; POP(I.ip); POP(tmp); SET_CS(tmp); i_popf(); CLK(10); }

OP( 0xd0, i_rotshft_b ) {
    UINT32 src, dst; GetModRM; src = (UINT32)GetRMByte(ModRM); dst=src;
    CLKM(3,1);
    switch (ModRM & 0x38) {
        case 0x00: ROL_BYTE;  PutbackRMByte(ModRM,(BYTE)dst); I.OverVal = (src^dst)&0x80; break;
        case 0x08: ROR_BYTE;  PutbackRMByte(ModRM,(BYTE)dst); I.OverVal = (src^dst)&0x80; break;
        case 0x10: ROLC_BYTE; PutbackRMByte(ModRM,(BYTE)dst); I.OverVal = (src^dst)&0x80; break;
        case 0x18: RORC_BYTE; PutbackRMByte(ModRM,(BYTE)dst); I.OverVal = (src^dst)&0x80; break;
        case 0x20: SHL_BYTE(1); I.OverVal = (src^dst)&0x80;I.AuxVal = 1; break;
        case 0x28: SHR_BYTE(1); I.OverVal = (src^dst)&0x80;I.AuxVal = 1; break;
        case 0x30:  break;
        case 0x38: SHRA_BYTE(1); I.OverVal = 0; break;
    }
}

OP( 0xd1, i_rotshft_w ) {
    UINT32 src, dst; GetModRM; src = (UINT32)GetRMWord(ModRM); dst=src;
    CLKM(3,1);
    switch (ModRM & 0x38) {
        case 0x00: ROL_WORD;  PutbackRMWord(ModRM,(WORD)dst); I.OverVal = (src^dst)&0x8000; break;
        case 0x08: ROR_WORD;  PutbackRMWord(ModRM,(WORD)dst); I.OverVal = (src^dst)&0x8000; break;
        case 0x10: ROLC_WORD; PutbackRMWord(ModRM,(WORD)dst); I.OverVal = (src^dst)&0x8000; break;
        case 0x18: RORC_WORD; PutbackRMWord(ModRM,(WORD)dst); I.OverVal = (src^dst)&0x8000; break;
        case 0x20: SHL_WORD(1); I.AuxVal = 1;I.OverVal = (src^dst)&0x8000;  break;
        case 0x28: SHR_WORD(1); I.AuxVal = 1;I.OverVal = (src^dst)&0x8000;  break;
        case 0x30: break;
        case 0x38: SHRA_WORD(1); I.AuxVal = 1;I.OverVal = 0; break;
    }
}

OP( 0xd2, i_rotshft_bcl ) {
    UINT32 src, dst; UINT8 c; GetModRM; src = (UINT32)GetRMByte(ModRM); dst=src;
    c=I.regs.b[CL];
    CLKM(5,3);
    c&=0x1f;
    if (c) switch (ModRM & 0x38) {
        case 0x00: do { ROL_BYTE;  c--; CLK(1); } while (c>0); PutbackRMByte(ModRM,(BYTE)dst); break;
        case 0x08: do { ROR_BYTE;  c--; CLK(1); } while (c>0); PutbackRMByte(ModRM,(BYTE)dst); break;
        case 0x10: do { ROLC_BYTE; c--; CLK(1); } while (c>0); PutbackRMByte(ModRM,(BYTE)dst); break;
        case 0x18: do { RORC_BYTE; c--; CLK(1); } while (c>0); PutbackRMByte(ModRM,(BYTE)dst); break;
        case 0x20: SHL_BYTE(c); I.AuxVal = 1; break;
        case 0x28: SHR_BYTE(c); I.AuxVal = 1;break;
        case 0x30: break;
        case 0x38: SHRA_BYTE(c); break;
    }
}

OP( 0xd3, i_rotshft_wcl ) {
    UINT32 src, dst; UINT8 c; GetModRM; src = (UINT32)GetRMWord(ModRM); dst=src;
    c=I.regs.b[CL];
    c&=0x1f;
    CLKM(5,3);
    if (c) switch (ModRM & 0x38) {
        case 0x00: do { ROL_WORD;  c--; CLK(1); } while (c>0); PutbackRMWord(ModRM,(WORD)dst); break;
        case 0x08: do { ROR_WORD;  c--; CLK(1); } while (c>0); PutbackRMWord(ModRM,(WORD)dst); break;
        case 0x10: do { ROLC_WORD; c--; CLK(1); } while (c>0); PutbackRMWord(ModRM,(WORD)dst); break;
        case 0x18: do { RORC_WORD; c--; CLK(1); } while (c>0); PutbackRMWord(ModRM,(WORD)dst); break;
        case 0x20: SHL_WORD(c); I.AuxVal = 1; break;
        case 0x28: SHR_WORD(c); I.AuxVal = 1; break;
        case 0x30: break;
        case 0x38: SHRA_WORD(c); break;
    }
}

OP( 0xd4, i_aam    ) { UINT32 mult=FETCH; mult=0; I.regs.b[AH] = I.regs.b[AL] / 10; I.regs.b[AL] %= 10; SetSZPF_Word(I.regs.w[AW]); CLK(17); }
OP( 0xd5, i_aad    ) { UINT32 mult=FETCH; mult=0; I.regs.b[AL] = I.regs.b[AH] * 10 + I.regs.b[AL]; I.regs.b[AH] = 0; SetSZPF_Byte(I.regs.b[AL]); CLK(6); }
OP( 0xd6, i_setalc ) { I.regs.b[AL] = (CF)?0xff:0x00; CLK(3);  } /* nop at V30MZ? */
OP( 0xd7, i_trans  ) { UINT32 dest = (I.regs.w[BW]+I.regs.b[AL])&0xffff; I.regs.b[AL] = GetMemB(DS, dest); CLK(5); }
OP( 0xd8, i_fpo    ) { GetModRM; CLK(3);     } /* nop at V30MZ? */

OP( 0xe0, i_loopne ) { INT8 disp = (INT8)FETCH; I.regs.w[CW]--; if (!ZF && I.regs.w[CW]) { I.ip = (WORD)(I.ip+disp);  CLK(6); } else CLK(3); }
OP( 0xe1, i_loope  ) { INT8 disp = (INT8)FETCH; I.regs.w[CW]--; if ( ZF && I.regs.w[CW]) { I.ip = (WORD)(I.ip+disp);  CLK(6); } else CLK(3); }
OP_IRAM( 0xe2, i_loop   ) { NEC_OP_LOOP(return); }
OP( 0xe3, i_jcxz   ) { INT8 disp = (INT8)FETCH; if (I.regs.w[CW] == 0) { I.ip = (WORD)(I.ip+disp);  CLK(4); } else CLK(1); }
OP_IRAM( 0xe4, i_inal   ) { UINT8 port = FETCH; I.regs.b[AL] = read_port(port); CLK(6);  }
OP( 0xe5, i_inax   ) { UINT8 port = FETCH; I.regs.b[AL] = read_port(port); I.regs.b[AH] = read_port(port+1); CLK(6); }
OP_IRAM( 0xe6, i_outal  ) { UINT8 port = FETCH; write_port(port, I.regs.b[AL]); CLK(6);  }
OP_IRAM( 0xe7, i_outax  ) { UINT8 port = FETCH; write_port(port, I.regs.b[AL]); write_port(port+1, I.regs.b[AH]); CLK(6);    }

OP_IRAM( 0xe8, i_call_d16 ) { UINT32 tmp; FETCHWORD(tmp); PUSH(I.ip); I.ip = (WORD)(I.ip+(INT16)tmp); CLK(5); }
OP( 0xe9, i_jmp_d16  ) { UINT32 tmp; FETCHWORD(tmp); I.ip = (WORD)(I.ip+(INT16)tmp); CLK(4); }
OP( 0xea, i_jmp_far  ) { UINT32 tmp,tmp1; FETCHWORD(tmp); FETCHWORD(tmp1); SET_CS(tmp1);    I.ip = (WORD)tmp; CLK(7);   }
OP_IRAM( 0xeb, i_jmp_d8   ) { int tmp = (int)((INT8)FETCH); CLK(4);
    if (tmp==-2 && no_interrupt==0 && nec_ICount>0) nec_ICount%=12; /* cycle skip */
    I.ip = (WORD)(I.ip+tmp);
}
OP( 0xec, i_inaldx   ) { I.regs.b[AL] = read_port(I.regs.w[DW]); CLK(6);}
OP( 0xed, i_inaxdx   ) { UINT32 port = I.regs.w[DW];    I.regs.b[AL] = read_port(port); I.regs.b[AH] = read_port(port+1); CLK(6); }
OP( 0xee, i_outdxal  ) { write_port(I.regs.w[DW], I.regs.b[AL]); CLK(6);    }
OP( 0xef, i_outdxax  ) { UINT32 port = I.regs.w[DW];    write_port(port, I.regs.b[AL]); write_port(port+1, I.regs.b[AH]); CLK(6); }

OP( 0xf0, i_lock     ) {  no_interrupt=1; CLK(1); }
#define THROUGH                 \
    if(nec_ICount<0){           \
        if(seg_prefix)          \
            I.ip-=(UINT16)3;    \
        else                    \
            I.ip-=(UINT16)2;    \
        break;}

static NEC_CORE_CODE void nec_rewind_rep_ip(void)
{
    if(seg_prefix)
        I.ip-=(UINT16)3;
    else
        I.ip-=(UINT16)2;
}

static NEC_CORE_CODE UINT16 nec_rep_fast_count(UINT16 c, UINT32 per_cycle, int throttle)
{
    if(!throttle)
        return c;
    if(nec_ICount < 0)
        return 0;

    UINT32 n = ((UINT32)nec_ICount / per_cycle) + 1;
    if(n > c)
        n = c;
    return (UINT16)n;
}

static NEC_CORE_CODE int nec_fast_rep_movsb(UINT16 c, UINT32 per_cycle, int throttle)
{
    if(throttle && nec_ICount < 0)
    {
        I.regs.w[CW] = c;
        nec_rewind_rep_ip();
        return 1;
    }
    if(I.DF)
        return 0;

    const UINT16 n = nec_rep_fast_count(c, per_cycle, throttle);
    if(n == 0)
        return 0;

    const BYTE* src;
    BYTE* dst;
    const UINT32 src_off = I.regs.w[IX];
    const UINT32 dst_off = I.regs.w[IY];
    if(src_off + n > 0x10000u || dst_off + n > 0x10000u)
        return 0;
    if(!NecCanDirectReadRange(DefaultBase(DS) + src_off, n, &src) ||
       !NecCanDirectWriteRange(seg_base[ES] + dst_off, n, &dst))
    {
        return 0;
    }

    const volatile BYTE* s = src;
    volatile BYTE* d = dst;
    for(UINT32 i = 0; i < n; ++i)
        d[i] = s[i];

    I.regs.w[IX] = (UINT16)(src_off + n);
    I.regs.w[IY] = (UINT16)(dst_off + n);
    c -= n;
    I.regs.w[CW] = c;
    nec_ICount -= (int)(n * per_cycle);
    if(throttle && c && nec_ICount < 0)
        nec_rewind_rep_ip();
    return 1;
}

static NEC_CORE_CODE int nec_fast_rep_movsw(UINT16 c, UINT32 per_cycle, int throttle)
{
    if(throttle && nec_ICount < 0)
    {
        I.regs.w[CW] = c;
        nec_rewind_rep_ip();
        return 1;
    }
    if(I.DF)
        return 0;

    const UINT16 n = nec_rep_fast_count(c, per_cycle, throttle);
    if(n == 0)
        return 0;

    const UINT32 bytes = (UINT32)n << 1;
    const BYTE* src;
    BYTE* dst;
    const UINT32 src_off = I.regs.w[IX];
    const UINT32 dst_off = I.regs.w[IY];
    if(src_off + bytes > 0x10000u || dst_off + bytes > 0x10000u)
        return 0;
    if(!NecCanDirectReadRange(DefaultBase(DS) + src_off, bytes, &src) ||
       !NecCanDirectWriteRange(seg_base[ES] + dst_off, bytes, &dst))
    {
        return 0;
    }

    const volatile BYTE* s = src;
    volatile BYTE* d = dst;
    for(UINT32 i = 0; i < bytes; i += 2)
    {
        const BYTE lo = s[i];
        const BYTE hi = s[i + 1];
        d[i] = lo;
        d[i + 1] = hi;
    }

    I.regs.w[IX] = (UINT16)(src_off + bytes);
    I.regs.w[IY] = (UINT16)(dst_off + bytes);
    c -= n;
    I.regs.w[CW] = c;
    nec_ICount -= (int)(n * per_cycle);
    if(throttle && c && nec_ICount < 0)
        nec_rewind_rep_ip();
    return 1;
}

static NEC_CORE_CODE int nec_fast_rep_stosb(UINT16 c, UINT32 per_cycle, int throttle)
{
    if(throttle && nec_ICount < 0)
    {
        I.regs.w[CW] = c;
        nec_rewind_rep_ip();
        return 1;
    }
    if(I.DF)
        return 0;

    const UINT16 n = nec_rep_fast_count(c, per_cycle, throttle);
    if(n == 0)
        return 0;

    BYTE* dst;
    const UINT32 dst_off = I.regs.w[IY];
    if(dst_off + n > 0x10000u)
        return 0;
    if(!NecCanDirectWriteRange(seg_base[ES] + dst_off, n, &dst))
        return 0;

    volatile BYTE* d = dst;
    const BYTE value = I.regs.b[AL];
    for(UINT32 i = 0; i < n; ++i)
        d[i] = value;

    I.regs.w[IY] = (UINT16)(dst_off + n);
    c -= n;
    I.regs.w[CW] = c;
    nec_ICount -= (int)(n * per_cycle);
    if(throttle && c && nec_ICount < 0)
        nec_rewind_rep_ip();
    return 1;
}

static NEC_CORE_CODE int nec_fast_rep_stosw(UINT16 c, UINT32 per_cycle, int throttle)
{
    if(throttle && nec_ICount < 0)
    {
        I.regs.w[CW] = c;
        nec_rewind_rep_ip();
        return 1;
    }
    if(I.DF)
        return 0;

    const UINT16 n = nec_rep_fast_count(c, per_cycle, throttle);
    if(n == 0)
        return 0;

    const UINT32 bytes = (UINT32)n << 1;
    BYTE* dst;
    const UINT32 dst_off = I.regs.w[IY];
    if(dst_off + bytes > 0x10000u)
        return 0;
    if(!NecCanDirectWriteRange(seg_base[ES] + dst_off, bytes, &dst))
        return 0;

    volatile BYTE* d = dst;
    const BYTE lo = I.regs.b[AL];
    const BYTE hi = I.regs.b[AH];
    for(UINT32 i = 0; i < bytes; i += 2)
    {
        d[i] = lo;
        d[i + 1] = hi;
    }

    I.regs.w[IY] = (UINT16)(dst_off + bytes);
    c -= n;
    I.regs.w[CW] = c;
    nec_ICount -= (int)(n * per_cycle);
    if(throttle && c && nec_ICount < 0)
        nec_rewind_rep_ip();
    return 1;
}

static NEC_CORE_CODE int nec_fast_rep_lodsb(UINT16 c, UINT32 per_cycle, int throttle)
{
    if(throttle && nec_ICount < 0)
    {
        I.regs.w[CW] = c;
        nec_rewind_rep_ip();
        return 1;
    }
    if(I.DF)
        return 0;

    const UINT16 n = nec_rep_fast_count(c, per_cycle, throttle);
    if(n == 0)
        return 0;

    const BYTE* src;
    const UINT32 src_off = I.regs.w[IX];
    if(src_off + n > 0x10000u || !NecCanDirectReadRange(DefaultBase(DS) + src_off, n, &src))
        return 0;

    I.regs.b[AL] = ((const volatile BYTE*)src)[n - 1];
    I.regs.w[IX] = (UINT16)(src_off + n);
    c -= n;
    I.regs.w[CW] = c;
    nec_ICount -= (int)(n * per_cycle);
    if(throttle && c && nec_ICount < 0)
        nec_rewind_rep_ip();
    return 1;
}

static NEC_CORE_CODE int nec_fast_rep_lodsw(UINT16 c, UINT32 per_cycle, int throttle)
{
    if(throttle && nec_ICount < 0)
    {
        I.regs.w[CW] = c;
        nec_rewind_rep_ip();
        return 1;
    }
    if(I.DF)
        return 0;

    const UINT16 n = nec_rep_fast_count(c, per_cycle, throttle);
    if(n == 0)
        return 0;

    const UINT32 bytes = (UINT32)n << 1;
    const BYTE* src;
    const UINT32 src_off = I.regs.w[IX];
    if(src_off + bytes > 0x10000u || !NecCanDirectReadRange(DefaultBase(DS) + src_off, bytes, &src))
        return 0;

    const volatile BYTE* s = src + bytes - 2;
    I.regs.w[AW] = (UINT16)s[0] | ((UINT16)s[1] << 8);
    I.regs.w[IX] = (UINT16)(src_off + bytes);
    c -= n;
    I.regs.w[CW] = c;
    nec_ICount -= (int)(n * per_cycle);
    if(throttle && c && nec_ICount < 0)
        nec_rewind_rep_ip();
    return 1;
}

OP_IRAM( 0xf2, i_repne    ) { UINT32 next = FETCHOP; UINT16 c = I.regs.w[CW];
    switch(next) { /* Segments */
        case 0x26:  seg_prefix=TRUE;    prefix_base=seg_base[ES]; next = FETCHOP; CLK(2); break;
        case 0x2e:  seg_prefix=TRUE;    prefix_base=seg_base[CS]; next = FETCHOP; CLK(2); break;
        case 0x36:  seg_prefix=TRUE;    prefix_base=seg_base[SS]; next = FETCHOP; CLK(2); break;
        case 0x3e:  seg_prefix=TRUE;    prefix_base=seg_base[DS]; next = FETCHOP; CLK(2); break;
    }

    NEC_PROFILE_REP(next);
    switch(next) {
        case 0x6c:  CLK(2); if (c) do { i_insb();  c--; } while (c>0);  I.regs.w[CW]=c; break;
        case 0x6d:  CLK(2); if (c) do { i_insw();  c--; } while (c>0);  I.regs.w[CW]=c; break;
        case 0x6e:  CLK(2); if (c) do { i_outsb(); c--; } while (c>0);  I.regs.w[CW]=c; break;
        case 0x6f:  CLK(2); if (c) do { i_outsw(); c--; } while (c>0);  I.regs.w[CW]=c; break;
        case 0xa4:  CLK(2); if (c) { if(nec_fast_rep_movsb(c, 5, 0)) break; do { i_movsb(); c--; } while (c>0); } I.regs.w[CW]=c; break;
        case 0xa5:  CLK(2); if (c) { if(nec_fast_rep_movsw(c, 5, 0)) break; do { i_movsw(); c--; } while (c>0); } I.regs.w[CW]=c; break;
        case 0xa6:  CLK(5); if (c) do { THROUGH; i_cmpsb(); c--; CLK(3); } while (c>0 && ZF==0);    I.regs.w[CW]=c; break;
        case 0xa7:  CLK(5); if (c) do { THROUGH; i_cmpsw(); c--; CLK(3); } while (c>0 && ZF==0);    I.regs.w[CW]=c; break;
        case 0xaa:  CLK(2); if (c) { if(nec_fast_rep_stosb(c, 3, 0)) break; do { i_stosb(); c--; } while (c>0); } I.regs.w[CW]=c; break;
        case 0xab:  CLK(2); if (c) { if(nec_fast_rep_stosw(c, 3, 0)) break; do { i_stosw(); c--; } while (c>0); } I.regs.w[CW]=c; break;
        case 0xac:  CLK(2); if (c) { if(nec_fast_rep_lodsb(c, 3, 0)) break; do { i_lodsb(); c--; } while (c>0); } I.regs.w[CW]=c; break;
        case 0xad:  CLK(2); if (c) { if(nec_fast_rep_lodsw(c, 3, 0)) break; do { i_lodsw(); c--; } while (c>0); } I.regs.w[CW]=c; break;
        case 0xae:  CLK(5); if (c) do { THROUGH; i_scasb(); c--; CLK(5); } while (c>0 && ZF==0);    I.regs.w[CW]=c; break;
        case 0xaf:  CLK(5); if (c) do { THROUGH; i_scasw(); c--; CLK(5); } while (c>0 && ZF==0);    I.regs.w[CW]=c; break;
        default:        nec_instruction[next]();
    }
    seg_prefix=FALSE;
}
OP_IRAM( 0xf3, i_repe     ) { UINT32 next = FETCHOP; UINT16 c = I.regs.w[CW];
    switch(next) { /* Segments */
        case 0x26:  seg_prefix=TRUE;    prefix_base=seg_base[ES]; next = FETCHOP; CLK(2); break;
        case 0x2e:  seg_prefix=TRUE;    prefix_base=seg_base[CS]; next = FETCHOP; CLK(2); break;
        case 0x36:  seg_prefix=TRUE;    prefix_base=seg_base[SS]; next = FETCHOP; CLK(2); break;
        case 0x3e:  seg_prefix=TRUE;    prefix_base=seg_base[DS]; next = FETCHOP; CLK(2); break;
    }

    NEC_PROFILE_REP(next);
    switch(next) {
        case 0x6c:  CLK(5); if (c) do { THROUGH; i_insb();  c--; CLK( 0); } while (c>0);    I.regs.w[CW]=c; break;
        case 0x6d:  CLK(5); if (c) do { THROUGH; i_insw();  c--; CLK( 0); } while (c>0);    I.regs.w[CW]=c; break;
        case 0x6e:  CLK(5); if (c) do { THROUGH; i_outsb(); c--; CLK(-1); } while (c>0);    I.regs.w[CW]=c; break;
        case 0x6f:  CLK(5); if (c) do { THROUGH; i_outsw(); c--; CLK(-1); } while (c>0);    I.regs.w[CW]=c; break;
        case 0xa4:  CLK(5); if (c) { if(nec_fast_rep_movsb(c, 7, 1)) break; do { THROUGH; i_movsb(); c--; CLK( 2); } while (c>0); }   I.regs.w[CW]=c; break;
        case 0xa5:  CLK(5); if (c) { if(nec_fast_rep_movsw(c, 7, 1)) break; do { THROUGH; i_movsw(); c--; CLK( 2); } while (c>0); }   I.regs.w[CW]=c; break;
        case 0xa6:  CLK(5); if (c) do { THROUGH; i_cmpsb(); c--; CLK( 4); } while (c>0 && ZF==1);   I.regs.w[CW]=c; break;
        case 0xa7:  CLK(5); if (c) do { THROUGH; i_cmpsw(); c--; CLK( 4); } while (c>0 && ZF==1);   I.regs.w[CW]=c; break;
        case 0xaa:  CLK(5); if (c) { if(nec_fast_rep_stosb(c, 6, 1)) break; do { THROUGH; i_stosb(); c--; CLK( 3); } while (c>0); }   I.regs.w[CW]=c; break;
        case 0xab:  CLK(5); if (c) { if(nec_fast_rep_stosw(c, 6, 1)) break; do { THROUGH; i_stosw(); c--; CLK( 3); } while (c>0); }   I.regs.w[CW]=c; break;
        case 0xac:  CLK(5); if (c) { if(nec_fast_rep_lodsb(c, 6, 1)) break; do { THROUGH; i_lodsb(); c--; CLK( 3); } while (c>0); }   I.regs.w[CW]=c; break;
        case 0xad:  CLK(5); if (c) { if(nec_fast_rep_lodsw(c, 6, 1)) break; do { THROUGH; i_lodsw(); c--; CLK( 3); } while (c>0); }   I.regs.w[CW]=c; break;
        case 0xae:  CLK(5); if (c) do { THROUGH; i_scasb(); c--; CLK( 4); } while (c>0 && ZF==1);   I.regs.w[CW]=c; break;
        case 0xaf:  CLK(5); if (c) do { THROUGH; i_scasw(); c--; CLK( 4); } while (c>0 && ZF==1);   I.regs.w[CW]=c; break;
        default:     nec_instruction[next]();
    }
    seg_prefix=FALSE;
}
OP_IRAM( 0xf4, i_hlt ) { nec_ICount=0; }





OP( 0xf5, i_cmc ) { I.CarryVal = !CF; CLK(4); }
OP_IRAM( 0xf6, i_f6pre ) { UINT32 tmp; UINT32 uresult,uresult2; INT32 result,result2;
    GetModRM; tmp = GetRMByte(ModRM);
    switch (ModRM & 0x38) {
        case 0x00: tmp &= FETCH; I.CarryVal = I.OverVal = I.AuxVal=0; SetSZPF_Byte(tmp); CLKM(2,1); break; /* TEST */
        case 0x08:  break;
        case 0x10: PutbackRMByte(ModRM,~tmp); CLKM(3,1); break; /* NOT */
        
        case 0x18: I.CarryVal=(tmp!=0);tmp=(~tmp)+1; SetSZPF_Byte(tmp); PutbackRMByte(ModRM,tmp&0xff); CLKM(3,1); break; /* NEG */
        case 0x20: uresult = I.regs.b[AL]*tmp; I.regs.w[AW]=(WORD)uresult; I.CarryVal=I.OverVal=(I.regs.b[AH]!=0); CLKM(4,3); break; /* MULU */
        case 0x28: result = (INT16)((INT8)I.regs.b[AL])*(INT16)((INT8)tmp); I.regs.w[AW]=(WORD)result; I.CarryVal=I.OverVal=(I.regs.b[AH]!=0); CLKM(4,3); break; /* MUL */
        case 0x30: if (tmp) { DIVUB; } else nec_interrupt(0,0); CLKM(16,15); break;
        case 0x38: if (tmp) { DIVB;  } else nec_interrupt(0,0); CLKM(18,17); break;
   }
}

OP( 0xf7, i_f7pre   ) { UINT32 tmp,tmp2; UINT32 uresult,uresult2; INT32 result,result2;
    GetModRM; tmp = GetRMWord(ModRM);
    switch (ModRM & 0x38) {
        case 0x00: FETCHWORD(tmp2); tmp &= tmp2; I.CarryVal = I.OverVal = I.AuxVal=0; SetSZPF_Word(tmp); CLKM(2,1); break; /* TEST */
        case 0x08: break;
        case 0x10: PutbackRMWord(ModRM,~tmp); CLKM(3,1); break; /* NOT */
        case 0x18: I.CarryVal=(tmp!=0); tmp=(~tmp)+1; SetSZPF_Word(tmp); PutbackRMWord(ModRM,tmp&0xffff); CLKM(3,1); break; /* NEG */
        case 0x20: uresult = I.regs.w[AW]*tmp; I.regs.w[AW]=uresult&0xffff; I.regs.w[DW]=((UINT32)uresult)>>16; I.CarryVal=I.OverVal=(I.regs.w[DW]!=0); CLKM(4,3); break; /* MULU */
        case 0x28: result = (INT32)((INT16)I.regs.w[AW])*(INT32)((INT16)tmp); I.regs.w[AW]=result&0xffff; I.regs.w[DW]=result>>16; I.CarryVal=I.OverVal=(I.regs.w[DW]!=0); CLKM(4,3); break; /* MUL */
        case 0x30: if (tmp) { DIVUW; } else nec_interrupt(0,0); CLKM(24,23); break;
        case 0x38: if (tmp) { DIVW;  } else nec_interrupt(0,0); CLKM(25,24); break;
    }
}

OP( 0xf8, i_clc   ) { I.CarryVal = 0;   CLK(4); }
OP( 0xf9, i_stc   ) { I.CarryVal = 1;   CLK(4); }
OP( 0xfa, i_di    ) { SetIF(0);         CLK(4); }
OP( 0xfb, i_ei    ) { SetIF(1);         CLK(4); }
OP( 0xfc, i_cld   ) { SetDF(0);         CLK(4); }
OP( 0xfd, i_std   ) { SetDF(1);         CLK(4); }
OP_IRAM( 0xfe, i_fepre ) { UINT32 tmp, tmp1; GetModRM; tmp=GetRMByte(ModRM);
    switch(ModRM & 0x38) {
        case 0x00: tmp1 = tmp+1; I.OverVal = (tmp==0x7f); SetAF(tmp1,tmp,1); SetSZPF_Byte(tmp1); PutbackRMByte(ModRM,(BYTE)tmp1); CLKM(3,1); break; /* INC */
        case 0x08: tmp1 = tmp-1; I.OverVal = (tmp==0x80); SetAF(tmp1,tmp,1); SetSZPF_Byte(tmp1); PutbackRMByte(ModRM,(BYTE)tmp1); CLKM(3,1); break; /* DEC */
    }
}
OP_IRAM( 0xff, i_ffpre ) { UINT32 tmp, tmp1; GetModRM; tmp=GetRMWord(ModRM);
    switch(ModRM & 0x38) {
        case 0x00: tmp1 = tmp+1; I.OverVal = (tmp==0x7fff); SetAF(tmp1,tmp,1); SetSZPF_Word(tmp1); PutbackRMWord(ModRM,(WORD)tmp1); CLKM(3,1); break; /* INC */
        case 0x08: tmp1 = tmp-1; I.OverVal = (tmp==0x8000); SetAF(tmp1,tmp,1); SetSZPF_Word(tmp1); PutbackRMWord(ModRM,(WORD)tmp1); CLKM(3,1); break; /* DEC */
        case 0x10: PUSH(I.ip);  I.ip = (WORD)tmp; CLKM(6,5); break; /* CALL */
        case 0x18: tmp1 = I.sregs[CS]; SET_CS(GetnextRMWord); PUSH(tmp1); PUSH(I.ip); I.ip = tmp; CLKM(12,1); break; /* CALL FAR */
        case 0x20: I.ip = tmp;  CLKM(5,4); break; /* JMP */
        case 0x28: I.ip = tmp; SET_CS(GetnextRMWord); CLKM(10,1); break; /* JMP FAR */
        case 0x30: PUSH(tmp); CLKM(2,1); break;
        default:  ;
    }
}

static void i_invalid(void)
{
    CLK(10);
}

/*****************************************************************************/


unsigned nec_get_reg(int regnum)
{
    switch( regnum )
    {
        case NEC_IP: return I.ip;
        case NEC_SP: return I.regs.w[SP];
        case NEC_FLAGS: return CompressFlags();
        case NEC_AW: return I.regs.w[AW];
        case NEC_CW: return I.regs.w[CW];
        case NEC_DW: return I.regs.w[DW];
        case NEC_BW: return I.regs.w[BW];
        case NEC_BP: return I.regs.w[BP];
        case NEC_IX: return I.regs.w[IX];
        case NEC_IY: return I.regs.w[IY];
        case NEC_ES: return I.sregs[ES];
        case NEC_CS: return I.sregs[CS];
        case NEC_SS: return I.sregs[SS];
        case NEC_DS: return I.sregs[DS];
        case NEC_VECTOR: return I.int_vector;
        case NEC_PENDING: return I.pending_irq;
        case NEC_NMI_STATE: return I.nmi_state;
        case NEC_IRQ_STATE: return I.irq_state;
    }
    return 0;
}

void nec_get_context(nec_context* dst)
{
    if(!dst)
    {
        return;
    }

    for(int i = 0; i < 8; ++i)
    {
        dst->regs[i] = I.regs.w[i];
    }
    for(int i = 0; i < 4; ++i)
    {
        dst->sregs[i] = I.sregs[i];
    }
    dst->ip = I.ip;
    dst->flags = (UINT16)(CompressFlags() | (I.MF ? 0x8000 : 0));
    dst->int_vector = I.int_vector;
    dst->pending_irq = I.pending_irq;
    dst->nmi_state = I.nmi_state;
    dst->irq_state = I.irq_state;
    dst->no_interrupt = no_interrupt;
    dst->seg_prefix = seg_prefix;
    dst->prefix_base = prefix_base;
    dst->icount = nec_ICount;
}

void nec_set_context(const nec_context* src)
{
    if(!src)
    {
        return;
    }

    for(int i = 0; i < 8; ++i)
    {
        I.regs.w[i] = src->regs[i];
    }
    I.ip = src->ip;
    ExpandFlags(src->flags);
    I.int_vector = src->int_vector;
    I.pending_irq = src->pending_irq;
    I.nmi_state = src->nmi_state;
    I.irq_state = src->irq_state;
    SET_SEG(ES, src->sregs[ES]);
    SET_CS(src->sregs[CS]);
    SET_SEG(SS, src->sregs[SS]);
    SET_SEG(DS, src->sregs[DS]);
    no_interrupt = src->no_interrupt;
    seg_prefix = (char)src->seg_prefix;
    prefix_base = src->prefix_base;
    nec_ICount = src->icount;
}

void nec_set_irq_line(int irqline, int state);

void nec_set_reg(int regnum, unsigned val)
{
    switch( regnum )
    {
        case NEC_IP: I.ip = val; break;
        case NEC_SP: I.regs.w[SP] = val; break;
        case NEC_FLAGS: ExpandFlags(val); break;
        case NEC_AW: I.regs.w[AW] = val; break;
        case NEC_CW: I.regs.w[CW] = val; break;
        case NEC_DW: I.regs.w[DW] = val; break;
        case NEC_BW: I.regs.w[BW] = val; break;
        case NEC_BP: I.regs.w[BP] = val; break;
        case NEC_IX: I.regs.w[IX] = val; break;
        case NEC_IY: I.regs.w[IY] = val; break;
        case NEC_ES: SET_SEG(ES,val); break;
        case NEC_CS: SET_CS(val); break;
        case NEC_SS: SET_SEG(SS,val); break;
        case NEC_DS: SET_SEG(DS,val); break;
        case NEC_VECTOR: I.int_vector = val; break;
        case NEC_PENDING: I.pending_irq = val; break;
        case NEC_NMI_STATE: I.nmi_state = val; break;
        case NEC_IRQ_STATE: I.irq_state = val; break;
    }
}


NEC_CORE_CODE int nec_execute(int cycles)
{
    

    nec_ICount=cycles;

    while(nec_ICount>0) {

        UINT32 op = FETCHOP;
        NEC_PROFILE_OP(op);
        switch(op) {
            case 0x03:
                NEC_OP_ADD_R16W(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x0a: NEC_OP_OR_R8B(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x22:
            {
                UINT32 ModRM = FETCH, src, dst;
                dst = RegByte(ModRM);
                src = GetRMByte(ModRM);
                ANDB;
                RegByte(ModRM) = dst;
                CLKM(2,1);
                goto nec_dispatch_done;
            }
            case 0x26:
            {
#ifdef WS_CPU_SAFE_POLL_WAIT_FASTPATH
                if(nec_fast_pollwait_es_mov_al_rmb_and_al_jnz()) goto nec_dispatch_done;
                if(nec_fast_pollwait_es_cmpb_rm_imm8_jnz()) goto nec_dispatch_done;
#endif
                const UINT32 next = FETCHOP;
                seg_prefix = TRUE;
                prefix_base = seg_base[ES];
                CLK(1);
                if(next == 0x22)
                {
                    UINT32 ModRM = FETCH, src, dst;
                    dst = RegByte(ModRM);
                    src = GetRMByte(ModRM);
                    ANDB;
                    RegByte(ModRM) = dst;
                    CLKM(2,1);
                    seg_prefix = FALSE;
                    goto nec_dispatch_done;
                }
                nec_instruction[next]();
                seg_prefix = FALSE;
                break;
            }
            case 0x3b: NEC_OP_CMP_R16W(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x72: NEC_OP_JC(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x74: NEC_OP_JZ(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x75: NEC_OP_JNZ(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x80:
#ifdef WS_CPU_SAFE_POLL_WAIT_FASTPATH
                if(nec_fast_pollwait_cmpb_disp_imm8_jcc()) goto nec_dispatch_done;
#endif
                NEC_OP_80PRE(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x83:
#ifdef WS_CPU_SAFE_POLL_WAIT_FASTPATH
                if(nec_fast_pollwait_cmpw_disp_imm8_jnz()) goto nec_dispatch_done;
#endif
                NEC_OP_83PRE(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x89: NEC_OP_MOV_WR16(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x8a: NEC_OP_MOV_R8B(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0x8b: NEC_OP_MOV_R16W(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0xa0:
#ifdef WS_CPU_SAFE_POLL_WAIT_FASTPATH
                if(nec_fast_pollwait_mov_al_disp_cmp_imm8_jnz()) goto nec_dispatch_done;
#endif
                nec_instruction[op](); break;
            case 0xa1:
#ifdef WS_CPU_SAFE_POLL_WAIT_FASTPATH
                if(nec_fast_pollwait_mov_ax_disp_cmp_cx_jb()) goto nec_dispatch_done;
#endif
                NEC_OP_MOV_AXDISP(); goto nec_dispatch_done;
            case 0xbb:
#ifdef WS_CPU_SAFE_POLL_WAIT_FASTPATH
                if(nec_fast_pollwait_mov_bx_es_cmpb_rm_imm8_jnz()) goto nec_dispatch_done;
#endif
                nec_instruction[op](); break;
            case 0xe2: NEC_OP_LOOP(goto nec_dispatch_done); goto nec_dispatch_done;
            case 0xfe: NEC_OP_FEPRE(goto nec_dispatch_done); goto nec_dispatch_done;
            default:
                nec_instruction[op]();
                break;
        }
nec_dispatch_done:
        nec_ICount++;
    }
/*
    while(nec_ICount>=0) {

        nec_instruction[FETCHOP]();
//      nec_ICount++;
    }
*/
    return cycles - nec_ICount;
}

