

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 13:16:31 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ atax                            |     -|  0.00|     4638|  2.319e+04|         -|     4639|     -|        no|     -|  10 (~0%)|  23726 (~0%)|  9263 (~0%)|    -|
    | + atax_Pipeline_VITIS_LOOP_14_1  |     -|  0.00|     4431|  2.216e+04|         -|     4431|     -|        no|     -|  10 (~0%)|  14125 (~0%)|  6214 (~0%)|    -|
    |  o VITIS_LOOP_14_1               |    II|  3.65|     4429|  2.214e+04|       398|       64|    64|       yes|     -|         -|            -|           -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | x_1      | 0x1c   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | x_2      | 0x20   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | y_out_1  | 0x28   | 32    | W      | Data signal of y_out             |                                                                      |
| s_axi_control | y_out_2  | 0x2c   | 32    | W      | Data signal of y_out             |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | inout     | float*   |
| x        | inout     | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| A        | m_axi_gmem    | interface |          |                                   |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32     |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32     |
| x        | m_axi_gmem    | interface |          |                                   |
| x        | s_axi_control | register  | offset   | name=x_1 offset=0x1c range=32     |
| x        | s_axi_control | register  | offset   | name=x_2 offset=0x20 range=32     |
| y_out    | m_axi_gmem    | interface |          |                                   |
| y_out    | s_axi_control | register  | offset   | name=y_out_1 offset=0x28 range=32 |
| y_out    | s_axi_control | register  | offset   | name=y_out_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length | Width | Location                                                                           |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+
| m_axi_gmem   |                 | read      | 64     | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:23:11 |
| m_axi_gmem   | VITIS_LOOP_14_1 | read      | 4096   | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:14:22 |
| m_axi_gmem   |                 | write     | 64     | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:26:1  |
+--------------+-----------------+-----------+--------+-------+------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                 | Resolution | Location                                                                           |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
| m_axi_gmem   | y_out    |                 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:26:1  |
| m_axi_gmem   | A        | VITIS_LOOP_14_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:14:22 |
| m_axi_gmem   | y_out    |                 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/atax/generate/atax.cpp:23:11 |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + atax                               | 10  |        |          |      |         |         |
|  + atax_Pipeline_VITIS_LOOP_14_1     | 10  |        |          |      |         |         |
|    add_ln14_fu_2342_p2               | -   |        | add_ln14 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_1   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_2    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_2   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_3    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_3   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_4    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_4   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_5    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_5   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_6    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_6   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_7    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_7   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_8    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_8   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_9    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_9   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_s    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_10  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_10   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_11  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_11   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_12  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_12   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_13  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_13   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_14  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_14   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_15  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_15   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_16  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_16   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_17  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_17   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_18  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_18   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_19  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_19   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_20  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_20   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_21  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_21   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_22  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_22   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_23  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_23   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_24  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_24   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_25  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_25   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_26  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_26   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_27  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_27   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_28  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_28   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_29  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_29   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_30  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_30   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_31  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_31   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_32  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_32   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_33  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_33   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_34  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_34   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_35  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_35   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_36  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_36   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_37  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_37   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_38  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_38   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_39  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_39   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_40  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_40   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_41  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_41   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_42  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_42   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_43  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_43   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_44  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_44   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_45  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_45   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_46  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_46   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_47  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_47   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_48  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_48   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_49  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_49   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_50  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_50   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_51  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_51   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_52  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_52   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_53  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_53   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_54  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_54   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_55  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_55   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_56  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_56   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_57  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_57   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_58  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_58   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_59  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_59   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_60  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_60   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_61  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_61   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_62  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | mul_62   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | temp_63  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul1     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add      | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_1  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_1  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_2  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_2  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_3  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_3  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_4  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_4  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_5  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_5  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_6  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_6  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_7  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_7  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_8  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_8  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_9  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_9  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_s  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_s  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_10 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_10 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_11 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_11 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_12 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_12 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_13 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_13 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_14 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_14 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_15 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_15 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_16 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_16 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_17 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_17 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_18 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_18 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_19 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_19 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_20 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_20 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_21 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_21 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_22 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_22 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_23 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_23 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_24 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_24 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_25 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_25 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_26 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_26 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_27 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_27 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_28 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_28 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_29 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_29 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_30 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_30 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_31 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_31 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_32 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_32 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_33 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_33 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_34 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_34 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_35 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_35 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_36 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_36 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_37 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_37 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_38 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_38 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_39 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_39 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_40 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_40 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_41 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_41 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_42 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_42 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_43 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_43 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_44 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_44 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_45 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_45 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_46 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_46 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_47 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_47 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_48 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_48 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_49 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_49 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_50 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_50 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_51 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_51 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_52 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_52 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_53 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_53 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_54 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_54 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_55 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_55 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_56 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_56 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_57 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_57 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_58 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_58 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_59 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_59 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_60 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_60 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_61 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_61 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U4  | 3   |        | mul18_62 | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | add21_62 | fadd | fulldsp | 4       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------+----------------------------------------------+
| Type      | Options                                   | Location                                     |
+-----------+-------------------------------------------+----------------------------------------------+
| interface | m_axi port=A offset=slave bundle=gmem     | ../atax/generate/atax.cpp:4 in atax, A       |
| interface | m_axi port=x offset=slave bundle=gmem     | ../atax/generate/atax.cpp:5 in atax, x       |
| interface | m_axi port=y_out offset=slave bundle=gmem | ../atax/generate/atax.cpp:6 in atax, y_out   |
| interface | s_axilite port=A bundle=control           | ../atax/generate/atax.cpp:7 in atax, A       |
| interface | s_axilite port=x bundle=control           | ../atax/generate/atax.cpp:8 in atax, x       |
| interface | s_axilite port=y_out bundle=control       | ../atax/generate/atax.cpp:9 in atax, y_out   |
| interface | s_axilite port=return bundle=control      | ../atax/generate/atax.cpp:10 in atax, return |
| pipeline  |                                           | ../atax/generate/atax.cpp:15 in atax         |
| unroll    |                                           | ../atax/generate/atax.cpp:18 in atax         |
| unroll    |                                           | ../atax/generate/atax.cpp:22 in atax         |
+-----------+-------------------------------------------+----------------------------------------------+


