

================================================================
== Vivado HLS Report for 'my_filter_fx6'
================================================================
* Date:           Fri Jan  8 20:55:05 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.423 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387| 0.164 ms | 0.164 ms |  16387|  16387|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x  |    16385|    16385|         3|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    158|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        -|      -|      79|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      79|    242|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_fu_177_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln215_fu_191_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln6_fu_123_p2        |     +    |      0|  0|  21|          15|           1|
    |x_fu_157_p2              |     +    |      0|  0|  15|           8|           1|
    |y_fu_129_p2              |     +    |      0|  0|  15|           8|           1|
    |data_out_V_d0            |     -    |      0|  0|  15|           8|           8|
    |icmp_ln6_fu_117_p2       |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln8_fu_135_p2       |   icmp   |      0|  0|  13|           8|           9|
    |select_ln12_1_fu_149_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln12_fu_141_p3    |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 158|          99|          80|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_x_0_phi_fu_110_p4  |   9|          2|    8|         16|
    |ap_phi_mux_y_0_phi_fu_99_p4   |   9|          2|    8|         16|
    |indvar_flatten_reg_84         |   9|          2|   15|         30|
    |x_0_reg_106                   |   9|          2|    8|         16|
    |y_0_reg_95                    |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         18|   50|        102|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |icmp_ln6_reg_209                |   1|   0|    1|          0|
    |icmp_ln6_reg_209_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_84           |  15|   0|   15|          0|
    |select_ln12_1_reg_223           |   8|   0|    8|          0|
    |select_ln12_reg_218             |   8|   0|    8|          0|
    |x_0_reg_106                     |   8|   0|    8|          0|
    |x_reg_229                       |   8|   0|    8|          0|
    |y_0_reg_95                      |   8|   0|    8|          0|
    |zext_ln180_2_reg_235            |  16|   0|   64|         48|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  79|   0|  127|         48|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | my_filter_fx6 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | my_filter_fx6 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | my_filter_fx6 | return value |
|ap_done              | out |    1| ap_ctrl_hs | my_filter_fx6 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | my_filter_fx6 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | my_filter_fx6 | return value |
|data_out_V_address0  | out |   14|  ap_memory |   data_out_V  |     array    |
|data_out_V_ce0       | out |    1|  ap_memory |   data_out_V  |     array    |
|data_out_V_we0       | out |    1|  ap_memory |   data_out_V  |     array    |
|data_out_V_d0        | out |    8|  ap_memory |   data_out_V  |     array    |
|data_in_V_address0   | out |   14|  ap_memory |   data_in_V   |     array    |
|data_in_V_ce0        | out |    1|  ap_memory |   data_in_V   |     array    |
|data_in_V_q0         |  in |    8|  ap_memory |   data_in_V   |     array    |
|data_in_V_address1   | out |   14|  ap_memory |   data_in_V   |     array    |
|data_in_V_ce1        | out |    1|  ap_memory |   data_in_V   |     array    |
|data_in_V_q1         |  in |    8|  ap_memory |   data_in_V   |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [divergent.cpp:6]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.71>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %0 ], [ %add_ln6, %for_x ]" [divergent.cpp:6]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%y_0 = phi i8 [ 0, %0 ], [ %select_ln12_1, %for_x ]" [divergent.cpp:12]   --->   Operation 8 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ 0, %0 ], [ %x, %for_x ]"   --->   Operation 9 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (2.31ns)   --->   "%icmp_ln6 = icmp eq i15 %indvar_flatten, -16384" [divergent.cpp:6]   --->   Operation 10 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.94ns)   --->   "%add_ln6 = add i15 %indvar_flatten, 1" [divergent.cpp:6]   --->   Operation 11 'add' 'add_ln6' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %2, label %for_x" [divergent.cpp:6]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.91ns)   --->   "%y = add i8 %y_0, 1" [divergent.cpp:6]   --->   Operation 13 'add' 'y' <Predicate = (!icmp_ln6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln8 = icmp eq i8 %x_0, -128" [divergent.cpp:8]   --->   Operation 14 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.24ns)   --->   "%select_ln12 = select i1 %icmp_ln8, i8 0, i8 %x_0" [divergent.cpp:12]   --->   Operation 15 'select' 'select_ln12' <Predicate = (!icmp_ln6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.24ns)   --->   "%select_ln12_1 = select i1 %icmp_ln8, i8 %y, i8 %y_0" [divergent.cpp:12]   --->   Operation 16 'select' 'select_ln12_1' <Predicate = (!icmp_ln6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%x = add i8 %select_ln12, 1" [divergent.cpp:12]   --->   Operation 17 'add' 'x' <Predicate = (!icmp_ln6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln12_1, i7 0)" [divergent.cpp:12]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i15 %tmp to i16" [divergent.cpp:9]   --->   Operation 19 'zext' 'zext_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i8 %select_ln12 to i16" [divergent.cpp:12]   --->   Operation 20 'zext' 'zext_ln180' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.94ns)   --->   "%add_ln180 = add i16 %zext_ln180, %zext_ln9" [divergent.cpp:12]   --->   Operation 21 'add' 'add_ln180' <Predicate = (!icmp_ln6)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i16 %add_ln180 to i64" [divergent.cpp:12]   --->   Operation 22 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%data_in_V_addr_2 = getelementptr [16384 x i8]* %data_in_V, i64 0, i64 %zext_ln180_2" [divergent.cpp:12]   --->   Operation 23 'getelementptr' 'data_in_V_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %x to i16" [divergent.cpp:12]   --->   Operation 24 'zext' 'zext_ln215' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.94ns)   --->   "%add_ln215 = add i16 %zext_ln215, %zext_ln9" [divergent.cpp:12]   --->   Operation 25 'add' 'add_ln215' <Predicate = (!icmp_ln6)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i16 %add_ln215 to i64" [divergent.cpp:12]   --->   Operation 26 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%data_in_V_addr = getelementptr [16384 x i8]* %data_in_V, i64 0, i64 %zext_ln215_6" [divergent.cpp:12]   --->   Operation 27 'getelementptr' 'data_in_V_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (3.25ns)   --->   "%data_in_V_load = load i8* %data_in_V_addr, align 1" [divergent.cpp:12]   --->   Operation 28 'load' 'data_in_V_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 29 [2/2] (3.25ns)   --->   "%data_in_V_load_2 = load i8* %data_in_V_addr_2, align 1" [divergent.cpp:12]   --->   Operation 29 'load' 'data_in_V_load_2' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 8.42>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str134) nounwind" [divergent.cpp:9]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str134)" [divergent.cpp:9]   --->   Operation 33 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str235) nounwind" [divergent.cpp:10]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%data_out_V_addr = getelementptr [16384 x i8]* %data_out_V, i64 0, i64 %zext_ln180_2" [divergent.cpp:12]   --->   Operation 35 'getelementptr' 'data_out_V_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (3.25ns)   --->   "%data_in_V_load = load i8* %data_in_V_addr, align 1" [divergent.cpp:12]   --->   Operation 36 'load' 'data_in_V_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 37 [1/2] (3.25ns)   --->   "%data_in_V_load_2 = load i8* %data_in_V_addr_2, align 1" [divergent.cpp:12]   --->   Operation 37 'load' 'data_in_V_load_2' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 38 [1/1] (1.91ns)   --->   "%sub_ln68 = sub i8 %data_in_V_load, %data_in_V_load_2" [divergent.cpp:12]   --->   Operation 38 'sub' 'sub_ln68' <Predicate = (!icmp_ln6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (3.25ns)   --->   "store i8 %sub_ln68, i8* %data_out_V_addr, align 1" [divergent.cpp:12]   --->   Operation 39 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str134, i32 %tmp_s)" [divergent.cpp:14]   --->   Operation 40 'specregionend' 'empty_38' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 41 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [divergent.cpp:16]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln6            (br               ) [ 011110]
indvar_flatten    (phi              ) [ 001000]
y_0               (phi              ) [ 001000]
x_0               (phi              ) [ 001000]
icmp_ln6          (icmp             ) [ 001110]
add_ln6           (add              ) [ 011110]
br_ln6            (br               ) [ 000000]
y                 (add              ) [ 000000]
icmp_ln8          (icmp             ) [ 000000]
select_ln12       (select           ) [ 001100]
select_ln12_1     (select           ) [ 011110]
x                 (add              ) [ 011110]
tmp               (bitconcatenate   ) [ 000000]
zext_ln9          (zext             ) [ 000000]
zext_ln180        (zext             ) [ 000000]
add_ln180         (add              ) [ 000000]
zext_ln180_2      (zext             ) [ 001010]
data_in_V_addr_2  (getelementptr    ) [ 001010]
zext_ln215        (zext             ) [ 000000]
add_ln215         (add              ) [ 000000]
zext_ln215_6      (zext             ) [ 000000]
data_in_V_addr    (getelementptr    ) [ 001010]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
specloopname_ln9  (specloopname     ) [ 000000]
tmp_s             (specregionbegin  ) [ 000000]
specpipeline_ln10 (specpipeline     ) [ 000000]
data_out_V_addr   (getelementptr    ) [ 000000]
data_in_V_load    (load             ) [ 000000]
data_in_V_load_2  (load             ) [ 000000]
sub_ln68          (sub              ) [ 000000]
store_ln12        (store            ) [ 000000]
empty_38          (specregionend    ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln16          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_y_for_x_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str235"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="data_in_V_addr_2_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="16" slack="0"/>
<pin id="50" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_V_addr_2/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="data_in_V_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="16" slack="0"/>
<pin id="57" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_V_addr/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="14" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
<pin id="69" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_V_load/3 data_in_V_load_2/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="data_out_V_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="16" slack="1"/>
<pin id="75" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_V_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln12_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/4 "/>
</bind>
</comp>

<comp id="84" class="1005" name="indvar_flatten_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="15" slack="1"/>
<pin id="86" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="15" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="y_0_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="1"/>
<pin id="97" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="y_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="x_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="x_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln6_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="15" slack="0"/>
<pin id="119" dir="0" index="1" bw="15" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln6_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="15" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="y_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln8_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln12_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln12_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="x_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="15" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="1"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln9_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="15" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln180_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln180_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="15" slack="0"/>
<pin id="180" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln180_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln215_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln215_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="15" slack="0"/>
<pin id="194" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln215_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sub_ln68_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="icmp_ln6_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="add_ln6_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="218" class="1005" name="select_ln12_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12 "/>
</bind>
</comp>

<comp id="223" class="1005" name="select_ln12_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln12_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="x_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="235" class="1005" name="zext_ln180_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln180_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="data_in_V_addr_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="1"/>
<pin id="242" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_in_V_addr_2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="data_in_V_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_in_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="46" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="88" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="88" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="99" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="110" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="110" pin="4"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="135" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="129" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="99" pin="4"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="141" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="170" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="170" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="206"><net_src comp="60" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="60" pin="7"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="212"><net_src comp="117" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="123" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="221"><net_src comp="141" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="226"><net_src comp="149" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="232"><net_src comp="157" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="238"><net_src comp="183" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="243"><net_src comp="46" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="248"><net_src comp="53" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="60" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V | {4 }
	Port: data_in_V | {}
 - Input state : 
	Port: my_filter_fx6 : data_in_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		add_ln6 : 1
		br_ln6 : 2
		y : 1
		icmp_ln8 : 1
		select_ln12 : 2
		select_ln12_1 : 2
		x : 3
	State 3
		zext_ln9 : 1
		add_ln180 : 2
		zext_ln180_2 : 3
		data_in_V_addr_2 : 4
		add_ln215 : 2
		zext_ln215_6 : 3
		data_in_V_addr : 4
		data_in_V_load : 5
		data_in_V_load_2 : 5
	State 4
		sub_ln68 : 1
		store_ln12 : 2
		empty_38 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln6_fu_123    |    0    |    21   |
|          |       y_fu_129       |    0    |    15   |
|    add   |       x_fu_157       |    0    |    15   |
|          |   add_ln180_fu_177   |    0    |    21   |
|          |   add_ln215_fu_191   |    0    |    21   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln6_fu_117   |    0    |    13   |
|          |    icmp_ln8_fu_135   |    0    |    11   |
|----------|----------------------|---------|---------|
|  select  |  select_ln12_fu_141  |    0    |    8    |
|          | select_ln12_1_fu_149 |    0    |    8    |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln68_fu_202   |    0    |    15   |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_163      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    zext_ln9_fu_170   |    0    |    0    |
|          |   zext_ln180_fu_174  |    0    |    0    |
|   zext   |  zext_ln180_2_fu_183 |    0    |    0    |
|          |   zext_ln215_fu_188  |    0    |    0    |
|          |  zext_ln215_6_fu_197 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   148   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     add_ln6_reg_213    |   15   |
|data_in_V_addr_2_reg_240|   14   |
| data_in_V_addr_reg_245 |   14   |
|    icmp_ln6_reg_209    |    1   |
|  indvar_flatten_reg_84 |   15   |
|  select_ln12_1_reg_223 |    8   |
|   select_ln12_reg_218  |    8   |
|       x_0_reg_106      |    8   |
|        x_reg_229       |    8   |
|       y_0_reg_95       |    8   |
|  zext_ln180_2_reg_235  |   64   |
+------------------------+--------+
|          Total         |   163  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_60 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   148  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   163  |   166  |
+-----------+--------+--------+--------+
