TimeQuest Timing Analyzer report for sequencer_test
Fri Nov 30 20:45:57 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'frequency_divider:u_clk_6|clkout'
 13. Setup: 'frequency_divider:u_clk_5|clkout'
 14. Setup: 'frequency_divider:u_clk_3|clkout'
 15. Setup: 'frequency_divider:u_clk_4|clkout'
 16. Setup: 'frequency_divider:u_clk_0|clkout'
 17. Setup: 'frequency_divider:u_clk_2|clkout'
 18. Setup: 'frequency_divider:u_clk_1|clkout'
 19. Hold: 'clk'
 20. Hold: 'frequency_divider:u_clk_5|clkout'
 21. Hold: 'frequency_divider:u_clk_1|clkout'
 22. Hold: 'frequency_divider:u_clk_6|clkout'
 23. Hold: 'frequency_divider:u_clk_2|clkout'
 24. Hold: 'frequency_divider:u_clk_3|clkout'
 25. Hold: 'frequency_divider:u_clk_4|clkout'
 26. Hold: 'frequency_divider:u_clk_0|clkout'
 27. Minimum Pulse Width: 'clk'
 28. Minimum Pulse Width: 'frequency_divider:u_clk_0|clkout'
 29. Minimum Pulse Width: 'frequency_divider:u_clk_1|clkout'
 30. Minimum Pulse Width: 'frequency_divider:u_clk_2|clkout'
 31. Minimum Pulse Width: 'frequency_divider:u_clk_3|clkout'
 32. Minimum Pulse Width: 'frequency_divider:u_clk_4|clkout'
 33. Minimum Pulse Width: 'frequency_divider:u_clk_5|clkout'
 34. Minimum Pulse Width: 'frequency_divider:u_clk_6|clkout'
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; sequencer_test                                     ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM1270T144C5                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; clk                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                              ;
; frequency_divider:u_clk_0|clkout ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequency_divider:u_clk_0|clkout } ;
; frequency_divider:u_clk_1|clkout ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequency_divider:u_clk_1|clkout } ;
; frequency_divider:u_clk_2|clkout ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequency_divider:u_clk_2|clkout } ;
; frequency_divider:u_clk_3|clkout ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequency_divider:u_clk_3|clkout } ;
; frequency_divider:u_clk_4|clkout ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequency_divider:u_clk_4|clkout } ;
; frequency_divider:u_clk_5|clkout ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequency_divider:u_clk_5|clkout } ;
; frequency_divider:u_clk_6|clkout ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frequency_divider:u_clk_6|clkout } ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+------------------------------------------------------------------------+
; Fmax Summary                                                           ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 102.66 MHz ; 102.66 MHz      ; clk                              ;      ;
; 316.56 MHz ; 316.56 MHz      ; frequency_divider:u_clk_6|clkout ;      ;
; 353.73 MHz ; 353.73 MHz      ; frequency_divider:u_clk_5|clkout ;      ;
; 353.98 MHz ; 353.98 MHz      ; frequency_divider:u_clk_3|clkout ;      ;
; 354.23 MHz ; 354.23 MHz      ; frequency_divider:u_clk_4|clkout ;      ;
; 355.11 MHz ; 355.11 MHz      ; frequency_divider:u_clk_0|clkout ;      ;
; 355.11 MHz ; 355.11 MHz      ; frequency_divider:u_clk_2|clkout ;      ;
; 356.13 MHz ; 356.13 MHz      ; frequency_divider:u_clk_1|clkout ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Setup Summary                                             ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk                              ; -8.741 ; -1363.163     ;
; frequency_divider:u_clk_6|clkout ; -2.159 ; -7.464        ;
; frequency_divider:u_clk_5|clkout ; -1.827 ; -5.148        ;
; frequency_divider:u_clk_3|clkout ; -1.825 ; -6.628        ;
; frequency_divider:u_clk_4|clkout ; -1.823 ; -6.638        ;
; frequency_divider:u_clk_0|clkout ; -1.816 ; -6.719        ;
; frequency_divider:u_clk_2|clkout ; -1.816 ; -6.606        ;
; frequency_divider:u_clk_1|clkout ; -1.808 ; -6.713        ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Hold Summary                                              ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk                              ; -2.537 ; -14.878       ;
; frequency_divider:u_clk_5|clkout ; 1.660  ; 0.000         ;
; frequency_divider:u_clk_1|clkout ; 1.687  ; 0.000         ;
; frequency_divider:u_clk_6|clkout ; 1.690  ; 0.000         ;
; frequency_divider:u_clk_2|clkout ; 1.691  ; 0.000         ;
; frequency_divider:u_clk_3|clkout ; 1.717  ; 0.000         ;
; frequency_divider:u_clk_4|clkout ; 1.718  ; 0.000         ;
; frequency_divider:u_clk_0|clkout ; 1.755  ; 0.000         ;
+----------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-----------------------------------------------------------+
; Minimum Pulse Width Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk                              ; -2.289 ; -2.289        ;
; frequency_divider:u_clk_0|clkout ; 0.234  ; 0.000         ;
; frequency_divider:u_clk_1|clkout ; 0.234  ; 0.000         ;
; frequency_divider:u_clk_2|clkout ; 0.234  ; 0.000         ;
; frequency_divider:u_clk_3|clkout ; 0.234  ; 0.000         ;
; frequency_divider:u_clk_4|clkout ; 0.234  ; 0.000         ;
; frequency_divider:u_clk_5|clkout ; 0.234  ; 0.000         ;
; frequency_divider:u_clk_6|clkout ; 0.234  ; 0.000         ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                         ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -8.741 ; frequency_divider:u_clk_5|cnt[8]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.408      ;
; -8.665 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.332      ;
; -8.627 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.294      ;
; -8.548 ; frequency_divider:u_clk_5|cnt[0]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.215      ;
; -8.456 ; frequency_divider:u_clk_5|cnt[2]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.123      ;
; -8.410 ; frequency_divider:u_clk_5|cnt[3]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.077      ;
; -8.385 ; frequency_divider:u_clk_4|cnt[10] ; frequency_divider:u_clk_4|clkout  ; clk          ; clk         ; 1.000        ; 0.000      ; 9.052      ;
; -8.365 ; frequency_divider:u_clk_5|cnt[16] ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.032      ;
; -8.364 ; frequency_divider:u_clk_6|cnt[0]  ; frequency_divider:u_clk_6|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.031      ;
; -8.360 ; frequency_divider:u_clk_5|cnt[5]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.027      ;
; -8.329 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.996      ;
; -8.326 ; frequency_divider:u_clk_6|cnt[0]  ; frequency_divider:u_clk_6|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.993      ;
; -8.312 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.979      ;
; -8.293 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.960      ;
; -8.254 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.921      ;
; -8.229 ; frequency_divider:u_clk_6|cnt[2]  ; frequency_divider:u_clk_6|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.896      ;
; -8.221 ; frequency_divider:u_clk_5|cnt[6]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.888      ;
; -8.191 ; frequency_divider:u_clk_6|cnt[2]  ; frequency_divider:u_clk_6|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.858      ;
; -8.139 ; frequency_divider:u_clk_5|cnt[10] ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.806      ;
; -8.123 ; frequency_divider:u_clk_5|cnt[14] ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.790      ;
; -8.122 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.789      ;
; -8.120 ; frequency_divider:u_clk_5|cnt[9]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.787      ;
; -8.092 ; frequency_divider:u_clk_4|cnt[10] ; frequency_divider:u_clk_4|cnt[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.759      ;
; -8.092 ; frequency_divider:u_clk_5|cnt[8]  ; frequency_divider:u_clk_5|cnt[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.759      ;
; -8.092 ; frequency_divider:u_clk_4|cnt[26] ; frequency_divider:u_clk_4|clkout  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.759      ;
; -8.087 ; frequency_divider:u_clk_5|cnt[7]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.754      ;
; -8.079 ; frequency_divider:u_clk_6|cnt[15] ; frequency_divider:u_clk_6|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.746      ;
; -8.069 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.736      ;
; -8.066 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.733      ;
; -8.044 ; frequency_divider:u_clk_5|cnt[11] ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.711      ;
; -8.028 ; frequency_divider:u_clk_6|cnt[0]  ; frequency_divider:u_clk_6|cnt[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.695      ;
; -8.027 ; frequency_divider:u_clk_6|cnt[12] ; frequency_divider:u_clk_6|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.694      ;
; -8.011 ; frequency_divider:u_clk_6|cnt[0]  ; frequency_divider:u_clk_6|cnt[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.678      ;
; -7.992 ; frequency_divider:u_clk_6|cnt[0]  ; frequency_divider:u_clk_6|cnt[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.659      ;
; -7.988 ; frequency_divider:u_clk_6|cnt[5]  ; frequency_divider:u_clk_6|cnt[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.655      ;
; -7.969 ; frequency_divider:u_clk_5|cnt[4]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.636      ;
; -7.956 ; frequency_divider:u_clk_4|cnt[0]  ; frequency_divider:u_clk_4|clkout  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.623      ;
; -7.953 ; frequency_divider:u_clk_6|cnt[0]  ; frequency_divider:u_clk_6|cnt[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.620      ;
; -7.930 ; frequency_divider:u_clk_4|cnt[11] ; frequency_divider:u_clk_4|clkout  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.597      ;
; -7.901 ; frequency_divider:u_clk_4|cnt[12] ; frequency_divider:u_clk_4|clkout  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.568      ;
; -7.899 ; frequency_divider:u_clk_5|cnt[0]  ; frequency_divider:u_clk_5|cnt[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.566      ;
; -7.893 ; frequency_divider:u_clk_6|cnt[2]  ; frequency_divider:u_clk_6|cnt[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.560      ;
; -7.887 ; frequency_divider:u_clk_6|cnt[6]  ; frequency_divider:u_clk_6|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.554      ;
; -7.881 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.548      ;
; -7.876 ; frequency_divider:u_clk_6|cnt[2]  ; frequency_divider:u_clk_6|cnt[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.543      ;
; -7.872 ; frequency_divider:u_clk_5|cnt[15] ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.539      ;
; -7.860 ; frequency_divider:u_clk_5|cnt[8]  ; frequency_divider:u_clk_5|cnt[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.527      ;
; -7.857 ; frequency_divider:u_clk_6|cnt[2]  ; frequency_divider:u_clk_6|cnt[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.524      ;
; -7.849 ; frequency_divider:u_clk_6|cnt[6]  ; frequency_divider:u_clk_6|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.516      ;
; -7.833 ; frequency_divider:u_clk_6|cnt[6]  ; frequency_divider:u_clk_6|cnt[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.500      ;
; -7.831 ; frequency_divider:u_clk_0|cnt[0]  ; frequency_divider:u_clk_0|cnt[25] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.498      ;
; -7.822 ; frequency_divider:u_clk_4|cnt[10] ; frequency_divider:u_clk_4|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.489      ;
; -7.821 ; frequency_divider:u_clk_6|cnt[0]  ; frequency_divider:u_clk_6|cnt[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.488      ;
; -7.818 ; frequency_divider:u_clk_6|cnt[2]  ; frequency_divider:u_clk_6|cnt[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.485      ;
; -7.817 ; frequency_divider:u_clk_6|cnt[1]  ; frequency_divider:u_clk_6|cnt[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.484      ;
; -7.813 ; frequency_divider:u_clk_4|cnt[10] ; frequency_divider:u_clk_4|cnt[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.480      ;
; -7.811 ; frequency_divider:u_clk_4|cnt[10] ; frequency_divider:u_clk_4|cnt[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.478      ;
; -7.807 ; frequency_divider:u_clk_5|cnt[2]  ; frequency_divider:u_clk_5|cnt[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.474      ;
; -7.803 ; frequency_divider:u_clk_0|cnt[0]  ; frequency_divider:u_clk_0|cnt[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.470      ;
; -7.799 ; frequency_divider:u_clk_4|cnt[26] ; frequency_divider:u_clk_4|cnt[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.466      ;
; -7.786 ; frequency_divider:u_clk_5|cnt[8]  ; frequency_divider:u_clk_5|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.453      ;
; -7.768 ; frequency_divider:u_clk_6|cnt[0]  ; frequency_divider:u_clk_6|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.435      ;
; -7.765 ; frequency_divider:u_clk_6|cnt[0]  ; frequency_divider:u_clk_6|cnt[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.432      ;
; -7.764 ; frequency_divider:u_clk_6|cnt[15] ; frequency_divider:u_clk_6|cnt[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.431      ;
; -7.761 ; frequency_divider:u_clk_5|cnt[3]  ; frequency_divider:u_clk_5|cnt[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.428      ;
; -7.747 ; frequency_divider:u_clk_4|cnt[13] ; frequency_divider:u_clk_4|clkout  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.414      ;
; -7.744 ; frequency_divider:u_clk_5|cnt[0]  ; frequency_divider:u_clk_5|cnt[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.411      ;
; -7.732 ; frequency_divider:u_clk_6|cnt[8]  ; frequency_divider:u_clk_6|cnt[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.399      ;
; -7.731 ; frequency_divider:u_clk_6|cnt[9]  ; frequency_divider:u_clk_6|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.398      ;
; -7.729 ; frequency_divider:u_clk_5|cnt[1]  ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.396      ;
; -7.728 ; frequency_divider:u_clk_5|cnt[1]  ; frequency_divider:u_clk_5|cnt[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.395      ;
; -7.727 ; frequency_divider:u_clk_5|cnt[12] ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.394      ;
; -7.723 ; frequency_divider:u_clk_5|cnt[1]  ; frequency_divider:u_clk_5|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.390      ;
; -7.720 ; frequency_divider:u_clk_5|cnt[17] ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.387      ;
; -7.716 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.383      ;
; -7.714 ; frequency_divider:u_clk_6|cnt[8]  ; frequency_divider:u_clk_6|cnt[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.381      ;
; -7.712 ; frequency_divider:u_clk_6|cnt[12] ; frequency_divider:u_clk_6|cnt[22] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.379      ;
; -7.711 ; frequency_divider:u_clk_5|cnt[5]  ; frequency_divider:u_clk_5|cnt[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.378      ;
; -7.703 ; frequency_divider:u_clk_5|cnt[13] ; frequency_divider:u_clk_5|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.370      ;
; -7.694 ; frequency_divider:u_clk_6|cnt[8]  ; frequency_divider:u_clk_6|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.361      ;
; -7.693 ; frequency_divider:u_clk_6|cnt[12] ; frequency_divider:u_clk_6|cnt[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.360      ;
; -7.686 ; frequency_divider:u_clk_6|cnt[2]  ; frequency_divider:u_clk_6|cnt[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.353      ;
; -7.671 ; frequency_divider:u_clk_5|cnt[1]  ; frequency_divider:u_clk_5|cnt[7]  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.338      ;
; -7.667 ; frequency_divider:u_clk_5|cnt[0]  ; frequency_divider:u_clk_5|cnt[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.334      ;
; -7.666 ; frequency_divider:u_clk_5|cnt[1]  ; frequency_divider:u_clk_5|clkout  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.333      ;
; -7.663 ; frequency_divider:u_clk_4|cnt[0]  ; frequency_divider:u_clk_4|cnt[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.330      ;
; -7.661 ; frequency_divider:u_clk_4|cnt[2]  ; frequency_divider:u_clk_4|clkout  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.328      ;
; -7.661 ; frequency_divider:u_clk_4|cnt[14] ; frequency_divider:u_clk_4|clkout  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.328      ;
; -7.654 ; frequency_divider:u_clk_6|cnt[12] ; frequency_divider:u_clk_6|cnt[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.321      ;
; -7.652 ; frequency_divider:u_clk_5|cnt[2]  ; frequency_divider:u_clk_5|cnt[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.319      ;
; -7.637 ; frequency_divider:u_clk_4|cnt[11] ; frequency_divider:u_clk_4|cnt[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.304      ;
; -7.633 ; frequency_divider:u_clk_6|cnt[2]  ; frequency_divider:u_clk_6|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.300      ;
; -7.630 ; frequency_divider:u_clk_6|cnt[2]  ; frequency_divider:u_clk_6|cnt[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.297      ;
; -7.617 ; frequency_divider:u_clk_6|cnt[10] ; frequency_divider:u_clk_6|cnt[23] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.284      ;
; -7.615 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[27] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.282      ;
; -7.608 ; frequency_divider:u_clk_4|cnt[12] ; frequency_divider:u_clk_4|cnt[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.275      ;
; -7.607 ; frequency_divider:u_clk_3|cnt[15] ; frequency_divider:u_clk_3|cnt[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.274      ;
; -7.606 ; frequency_divider:u_clk_5|cnt[3]  ; frequency_divider:u_clk_5|cnt[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 8.273      ;
; -7.593 ; frequency_divider:u_clk_6|cnt[3]  ; frequency_divider:u_clk_6|cnt[24] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.260      ;
; -7.593 ; frequency_divider:u_clk_5|cnt[0]  ; frequency_divider:u_clk_5|cnt[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.260      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'frequency_divider:u_clk_6|clkout'                                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.159 ; sequencer_chi:u_sequencer_chi|code[1] ; sequencer_chi:u_sequencer_chi|code[0] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.826      ;
; -1.821 ; sequencer_chi:u_sequencer_chi|code[2] ; sequencer_chi:u_sequencer_chi|code[0] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.488      ;
; -1.817 ; sequencer_chi:u_sequencer_chi|code[2] ; sequencer_chi:u_sequencer_chi|code[2] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.484      ;
; -1.800 ; sequencer_chi:u_sequencer_chi|code[1] ; sequencer_chi:u_sequencer_chi|code[3] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.467      ;
; -1.711 ; sequencer_chi:u_sequencer_chi|code[3] ; sequencer_chi:u_sequencer_chi|code[2] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.378      ;
; -1.707 ; sequencer_chi:u_sequencer_chi|code[3] ; sequencer_chi:u_sequencer_chi|code[3] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.374      ;
; -1.694 ; sequencer_chi:u_sequencer_chi|code[1] ; sequencer_chi:u_sequencer_chi|code[2] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.361      ;
; -1.688 ; sequencer_chi:u_sequencer_chi|code[1] ; sequencer_chi:u_sequencer_chi|code[1] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.355      ;
; -1.570 ; sequencer_chi:u_sequencer_chi|code[0] ; sequencer_chi:u_sequencer_chi|code[3] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.237      ;
; -1.569 ; sequencer_chi:u_sequencer_chi|code[0] ; sequencer_chi:u_sequencer_chi|code[2] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.236      ;
; -1.557 ; sequencer_chi:u_sequencer_chi|code[0] ; sequencer_chi:u_sequencer_chi|code[1] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.224      ;
; -1.553 ; sequencer_chi:u_sequencer_chi|code[0] ; sequencer_chi:u_sequencer_chi|code[0] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 2.220      ;
; -1.247 ; sequencer_chi:u_sequencer_chi|code[3] ; sequencer_chi:u_sequencer_chi|code[0] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 1.914      ;
; -1.244 ; sequencer_chi:u_sequencer_chi|code[2] ; sequencer_chi:u_sequencer_chi|code[3] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 1.000        ; 0.000      ; 1.911      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'frequency_divider:u_clk_5|clkout'                                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.827 ; sequencer_eng:u_sequencer_eng|code[0] ; sequencer_eng:u_sequencer_eng|code[1] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 1.000        ; 0.000      ; 2.494      ;
; -1.812 ; sequencer_eng:u_sequencer_eng|code[2] ; sequencer_eng:u_sequencer_eng|code[2] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 1.000        ; 0.000      ; 2.479      ;
; -1.516 ; sequencer_eng:u_sequencer_eng|code[0] ; sequencer_eng:u_sequencer_eng|code[2] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 1.000        ; 0.000      ; 2.183      ;
; -1.509 ; sequencer_eng:u_sequencer_eng|code[0] ; sequencer_eng:u_sequencer_eng|code[0] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 1.000        ; 0.000      ; 2.176      ;
; -1.508 ; sequencer_eng:u_sequencer_eng|code[2] ; sequencer_eng:u_sequencer_eng|code[1] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 1.000        ; 0.000      ; 2.175      ;
; -1.220 ; sequencer_eng:u_sequencer_eng|code[1] ; sequencer_eng:u_sequencer_eng|code[2] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 1.000        ; 0.000      ; 1.887      ;
; -1.214 ; sequencer_eng:u_sequencer_eng|code[1] ; sequencer_eng:u_sequencer_eng|code[1] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 1.000        ; 0.000      ; 1.881      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'frequency_divider:u_clk_3|clkout'                                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.825 ; sequencer_num:u_sequencer_num_3|code[1] ; sequencer_num:u_sequencer_num_3|code[3] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 2.492      ;
; -1.816 ; sequencer_num:u_sequencer_num_3|code[1] ; sequencer_num:u_sequencer_num_3|code[1] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 2.483      ;
; -1.734 ; sequencer_num:u_sequencer_num_3|code[3] ; sequencer_num:u_sequencer_num_3|code[1] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 2.401      ;
; -1.720 ; sequencer_num:u_sequencer_num_3|code[3] ; sequencer_num:u_sequencer_num_3|code[3] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 2.387      ;
; -1.716 ; sequencer_num:u_sequencer_num_3|code[2] ; sequencer_num:u_sequencer_num_3|code[2] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 2.383      ;
; -1.516 ; sequencer_num:u_sequencer_num_3|code[2] ; sequencer_num:u_sequencer_num_3|code[3] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 2.183      ;
; -1.508 ; sequencer_num:u_sequencer_num_3|code[2] ; sequencer_num:u_sequencer_num_3|code[1] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 2.175      ;
; -1.504 ; sequencer_num:u_sequencer_num_3|code[1] ; sequencer_num:u_sequencer_num_3|code[2] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 2.171      ;
; -1.289 ; sequencer_num:u_sequencer_num_3|code[0] ; sequencer_num:u_sequencer_num_3|code[1] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 1.956      ;
; -1.288 ; sequencer_num:u_sequencer_num_3|code[0] ; sequencer_num:u_sequencer_num_3|code[2] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 1.955      ;
; -1.273 ; sequencer_num:u_sequencer_num_3|code[0] ; sequencer_num:u_sequencer_num_3|code[3] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 1.940      ;
; -1.271 ; sequencer_num:u_sequencer_num_3|code[0] ; sequencer_num:u_sequencer_num_3|code[0] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 1.000        ; 0.000      ; 1.938      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'frequency_divider:u_clk_4|clkout'                                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.823 ; sequencer_num:u_sequencer_num_4|code[1] ; sequencer_num:u_sequencer_num_4|code[1] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 2.490      ;
; -1.813 ; sequencer_num:u_sequencer_num_4|code[3] ; sequencer_num:u_sequencer_num_4|code[3] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 2.480      ;
; -1.741 ; sequencer_num:u_sequencer_num_4|code[2] ; sequencer_num:u_sequencer_num_4|code[1] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 2.408      ;
; -1.734 ; sequencer_num:u_sequencer_num_4|code[2] ; sequencer_num:u_sequencer_num_4|code[3] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 2.401      ;
; -1.730 ; sequencer_num:u_sequencer_num_4|code[2] ; sequencer_num:u_sequencer_num_4|code[2] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 2.397      ;
; -1.520 ; sequencer_num:u_sequencer_num_4|code[1] ; sequencer_num:u_sequencer_num_4|code[2] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 2.187      ;
; -1.519 ; sequencer_num:u_sequencer_num_4|code[1] ; sequencer_num:u_sequencer_num_4|code[3] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 2.186      ;
; -1.507 ; sequencer_num:u_sequencer_num_4|code[3] ; sequencer_num:u_sequencer_num_4|code[1] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 2.174      ;
; -1.288 ; sequencer_num:u_sequencer_num_4|code[0] ; sequencer_num:u_sequencer_num_4|code[1] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 1.955      ;
; -1.282 ; sequencer_num:u_sequencer_num_4|code[0] ; sequencer_num:u_sequencer_num_4|code[3] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 1.949      ;
; -1.275 ; sequencer_num:u_sequencer_num_4|code[0] ; sequencer_num:u_sequencer_num_4|code[2] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 1.942      ;
; -1.272 ; sequencer_num:u_sequencer_num_4|code[0] ; sequencer_num:u_sequencer_num_4|code[0] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 1.000        ; 0.000      ; 1.939      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'frequency_divider:u_clk_0|clkout'                                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.816 ; sequencer_num:u_sequencer_num_0|code[3] ; sequencer_num:u_sequencer_num_0|code[1] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 2.483      ;
; -1.815 ; sequencer_num:u_sequencer_num_0|code[3] ; sequencer_num:u_sequencer_num_0|code[3] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 2.482      ;
; -1.778 ; sequencer_num:u_sequencer_num_0|code[0] ; sequencer_num:u_sequencer_num_0|code[2] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 2.445      ;
; -1.768 ; sequencer_num:u_sequencer_num_0|code[1] ; sequencer_num:u_sequencer_num_0|code[3] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 2.435      ;
; -1.762 ; sequencer_num:u_sequencer_num_0|code[1] ; sequencer_num:u_sequencer_num_0|code[1] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 2.429      ;
; -1.518 ; sequencer_num:u_sequencer_num_0|code[2] ; sequencer_num:u_sequencer_num_0|code[1] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 2.185      ;
; -1.516 ; sequencer_num:u_sequencer_num_0|code[2] ; sequencer_num:u_sequencer_num_0|code[3] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 2.183      ;
; -1.506 ; sequencer_num:u_sequencer_num_0|code[2] ; sequencer_num:u_sequencer_num_0|code[2] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 2.173      ;
; -1.318 ; sequencer_num:u_sequencer_num_0|code[0] ; sequencer_num:u_sequencer_num_0|code[1] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 1.985      ;
; -1.316 ; sequencer_num:u_sequencer_num_0|code[0] ; sequencer_num:u_sequencer_num_0|code[3] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 1.983      ;
; -1.310 ; sequencer_num:u_sequencer_num_0|code[0] ; sequencer_num:u_sequencer_num_0|code[0] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 1.977      ;
; -1.309 ; sequencer_num:u_sequencer_num_0|code[1] ; sequencer_num:u_sequencer_num_0|code[2] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 1.000        ; 0.000      ; 1.976      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'frequency_divider:u_clk_2|clkout'                                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.816 ; sequencer_num:u_sequencer_num_2|code[1] ; sequencer_num:u_sequencer_num_2|code[3] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 2.483      ;
; -1.815 ; sequencer_num:u_sequencer_num_2|code[1] ; sequencer_num:u_sequencer_num_2|code[1] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 2.482      ;
; -1.724 ; sequencer_num:u_sequencer_num_2|code[0] ; sequencer_num:u_sequencer_num_2|code[2] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 2.391      ;
; -1.683 ; sequencer_num:u_sequencer_num_2|code[3] ; sequencer_num:u_sequencer_num_2|code[1] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 2.350      ;
; -1.681 ; sequencer_num:u_sequencer_num_2|code[3] ; sequencer_num:u_sequencer_num_2|code[3] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 2.348      ;
; -1.495 ; sequencer_num:u_sequencer_num_2|code[2] ; sequencer_num:u_sequencer_num_2|code[1] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 2.162      ;
; -1.494 ; sequencer_num:u_sequencer_num_2|code[2] ; sequencer_num:u_sequencer_num_2|code[3] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 2.161      ;
; -1.492 ; sequencer_num:u_sequencer_num_2|code[2] ; sequencer_num:u_sequencer_num_2|code[2] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 2.159      ;
; -1.254 ; sequencer_num:u_sequencer_num_2|code[0] ; sequencer_num:u_sequencer_num_2|code[3] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 1.921      ;
; -1.253 ; sequencer_num:u_sequencer_num_2|code[0] ; sequencer_num:u_sequencer_num_2|code[1] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 1.920      ;
; -1.251 ; sequencer_num:u_sequencer_num_2|code[0] ; sequencer_num:u_sequencer_num_2|code[0] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 1.918      ;
; -1.245 ; sequencer_num:u_sequencer_num_2|code[1] ; sequencer_num:u_sequencer_num_2|code[2] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 1.000        ; 0.000      ; 1.912      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'frequency_divider:u_clk_1|clkout'                                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.808 ; sequencer_num:u_sequencer_num_1|code[1] ; sequencer_num:u_sequencer_num_1|code[3] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 2.475      ;
; -1.806 ; sequencer_num:u_sequencer_num_1|code[1] ; sequencer_num:u_sequencer_num_1|code[1] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 2.473      ;
; -1.789 ; sequencer_num:u_sequencer_num_1|code[0] ; sequencer_num:u_sequencer_num_1|code[2] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 2.456      ;
; -1.711 ; sequencer_num:u_sequencer_num_1|code[3] ; sequencer_num:u_sequencer_num_1|code[1] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 2.378      ;
; -1.704 ; sequencer_num:u_sequencer_num_1|code[3] ; sequencer_num:u_sequencer_num_1|code[3] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 2.371      ;
; -1.521 ; sequencer_num:u_sequencer_num_1|code[2] ; sequencer_num:u_sequencer_num_1|code[3] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 2.188      ;
; -1.519 ; sequencer_num:u_sequencer_num_1|code[2] ; sequencer_num:u_sequencer_num_1|code[1] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 2.186      ;
; -1.503 ; sequencer_num:u_sequencer_num_1|code[2] ; sequencer_num:u_sequencer_num_1|code[2] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 2.170      ;
; -1.315 ; sequencer_num:u_sequencer_num_1|code[0] ; sequencer_num:u_sequencer_num_1|code[1] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 1.982      ;
; -1.310 ; sequencer_num:u_sequencer_num_1|code[0] ; sequencer_num:u_sequencer_num_1|code[3] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 1.977      ;
; -1.310 ; sequencer_num:u_sequencer_num_1|code[0] ; sequencer_num:u_sequencer_num_1|code[0] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 1.977      ;
; -1.241 ; sequencer_num:u_sequencer_num_1|code[1] ; sequencer_num:u_sequencer_num_1|code[2] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 1.000        ; 0.000      ; 1.908      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                              ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.537 ; frequency_divider:u_clk_5|clkout  ; frequency_divider:u_clk_5|clkout  ; frequency_divider:u_clk_5|clkout ; clk         ; 0.000        ; 3.819      ; 1.879      ;
; -2.218 ; frequency_divider:u_clk_6|clkout  ; frequency_divider:u_clk_6|clkout  ; frequency_divider:u_clk_6|clkout ; clk         ; 0.000        ; 3.819      ; 2.198      ;
; -2.069 ; frequency_divider:u_clk_2|clkout  ; frequency_divider:u_clk_2|clkout  ; frequency_divider:u_clk_2|clkout ; clk         ; 0.000        ; 3.819      ; 2.347      ;
; -2.068 ; frequency_divider:u_clk_1|clkout  ; frequency_divider:u_clk_1|clkout  ; frequency_divider:u_clk_1|clkout ; clk         ; 0.000        ; 3.819      ; 2.348      ;
; -2.047 ; frequency_divider:u_clk_3|clkout  ; frequency_divider:u_clk_3|clkout  ; frequency_divider:u_clk_3|clkout ; clk         ; 0.000        ; 3.819      ; 2.369      ;
; -2.037 ; frequency_divider:u_clk_5|clkout  ; frequency_divider:u_clk_5|clkout  ; frequency_divider:u_clk_5|clkout ; clk         ; -0.500       ; 3.819      ; 1.879      ;
; -1.973 ; frequency_divider:u_clk_0|clkout  ; frequency_divider:u_clk_0|clkout  ; frequency_divider:u_clk_0|clkout ; clk         ; 0.000        ; 3.819      ; 2.443      ;
; -1.966 ; frequency_divider:u_clk_4|clkout  ; frequency_divider:u_clk_4|clkout  ; frequency_divider:u_clk_4|clkout ; clk         ; 0.000        ; 3.819      ; 2.450      ;
; -1.718 ; frequency_divider:u_clk_6|clkout  ; frequency_divider:u_clk_6|clkout  ; frequency_divider:u_clk_6|clkout ; clk         ; -0.500       ; 3.819      ; 2.198      ;
; -1.569 ; frequency_divider:u_clk_2|clkout  ; frequency_divider:u_clk_2|clkout  ; frequency_divider:u_clk_2|clkout ; clk         ; -0.500       ; 3.819      ; 2.347      ;
; -1.568 ; frequency_divider:u_clk_1|clkout  ; frequency_divider:u_clk_1|clkout  ; frequency_divider:u_clk_1|clkout ; clk         ; -0.500       ; 3.819      ; 2.348      ;
; -1.547 ; frequency_divider:u_clk_3|clkout  ; frequency_divider:u_clk_3|clkout  ; frequency_divider:u_clk_3|clkout ; clk         ; -0.500       ; 3.819      ; 2.369      ;
; -1.473 ; frequency_divider:u_clk_0|clkout  ; frequency_divider:u_clk_0|clkout  ; frequency_divider:u_clk_0|clkout ; clk         ; -0.500       ; 3.819      ; 2.443      ;
; -1.466 ; frequency_divider:u_clk_4|clkout  ; frequency_divider:u_clk_4|clkout  ; frequency_divider:u_clk_4|clkout ; clk         ; -0.500       ; 3.819      ; 2.450      ;
; 2.146  ; frequency_divider:u_clk_3|cnt[27] ; frequency_divider:u_clk_3|cnt[27] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.367      ;
; 2.825  ; frequency_divider:u_clk_2|cnt[26] ; frequency_divider:u_clk_2|cnt[26] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.046      ;
; 2.825  ; frequency_divider:u_clk_4|cnt[26] ; frequency_divider:u_clk_4|cnt[26] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.046      ;
; 2.825  ; frequency_divider:u_clk_5|cnt[26] ; frequency_divider:u_clk_5|cnt[26] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.046      ;
; 2.825  ; frequency_divider:u_clk_6|cnt[26] ; frequency_divider:u_clk_6|cnt[26] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.046      ;
; 2.845  ; frequency_divider:u_clk_3|cnt[5]  ; frequency_divider:u_clk_3|cnt[5]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.066      ;
; 2.847  ; frequency_divider:u_clk_2|cnt[4]  ; frequency_divider:u_clk_2|cnt[4]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.068      ;
; 3.090  ; frequency_divider:u_clk_5|cnt[1]  ; frequency_divider:u_clk_5|cnt[1]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.311      ;
; 3.099  ; frequency_divider:u_clk_0|cnt[1]  ; frequency_divider:u_clk_0|cnt[1]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.320      ;
; 3.099  ; frequency_divider:u_clk_6|cnt[1]  ; frequency_divider:u_clk_6|cnt[1]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.320      ;
; 3.100  ; frequency_divider:u_clk_1|cnt[1]  ; frequency_divider:u_clk_1|cnt[1]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.321      ;
; 3.120  ; frequency_divider:u_clk_5|cnt[27] ; frequency_divider:u_clk_5|cnt[27] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.341      ;
; 3.244  ; frequency_divider:u_clk_4|cnt[1]  ; frequency_divider:u_clk_4|cnt[1]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.465      ;
; 3.260  ; frequency_divider:u_clk_6|cnt[16] ; frequency_divider:u_clk_6|cnt[13] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.481      ;
; 3.263  ; frequency_divider:u_clk_1|cnt[24] ; frequency_divider:u_clk_1|cnt[20] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.484      ;
; 3.433  ; frequency_divider:u_clk_1|cnt[2]  ; frequency_divider:u_clk_1|cnt[20] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.654      ;
; 3.549  ; frequency_divider:u_clk_3|cnt[3]  ; frequency_divider:u_clk_3|cnt[8]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.770      ;
; 3.551  ; frequency_divider:u_clk_3|cnt[3]  ; frequency_divider:u_clk_3|cnt[0]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.772      ;
; 3.595  ; frequency_divider:u_clk_5|cnt[13] ; frequency_divider:u_clk_5|cnt[0]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.816      ;
; 3.642  ; frequency_divider:u_clk_4|cnt[8]  ; frequency_divider:u_clk_4|cnt[8]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.863      ;
; 3.662  ; frequency_divider:u_clk_2|cnt[25] ; frequency_divider:u_clk_2|cnt[25] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.883      ;
; 3.664  ; frequency_divider:u_clk_0|cnt[8]  ; frequency_divider:u_clk_0|cnt[8]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.885      ;
; 3.679  ; frequency_divider:u_clk_3|cnt[1]  ; frequency_divider:u_clk_3|cnt[1]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.900      ;
; 3.693  ; frequency_divider:u_clk_2|cnt[1]  ; frequency_divider:u_clk_2|cnt[1]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.914      ;
; 3.722  ; frequency_divider:u_clk_1|cnt[5]  ; frequency_divider:u_clk_1|cnt[5]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.943      ;
; 3.764  ; frequency_divider:u_clk_6|cnt[18] ; frequency_divider:u_clk_6|cnt[13] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.985      ;
; 3.787  ; frequency_divider:u_clk_2|cnt[2]  ; frequency_divider:u_clk_2|cnt[2]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.008      ;
; 3.787  ; frequency_divider:u_clk_5|cnt[25] ; frequency_divider:u_clk_5|cnt[25] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.008      ;
; 3.787  ; frequency_divider:u_clk_6|cnt[25] ; frequency_divider:u_clk_6|cnt[25] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.008      ;
; 3.802  ; frequency_divider:u_clk_3|cnt[25] ; frequency_divider:u_clk_3|cnt[25] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.023      ;
; 3.831  ; frequency_divider:u_clk_3|cnt[2]  ; frequency_divider:u_clk_3|cnt[2]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.052      ;
; 3.836  ; frequency_divider:u_clk_1|cnt[16] ; frequency_divider:u_clk_1|cnt[20] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.057      ;
; 3.840  ; frequency_divider:u_clk_1|cnt[27] ; frequency_divider:u_clk_1|cnt[27] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.061      ;
; 3.841  ; frequency_divider:u_clk_2|cnt[27] ; frequency_divider:u_clk_2|cnt[27] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.062      ;
; 3.856  ; frequency_divider:u_clk_2|cnt[20] ; frequency_divider:u_clk_2|cnt[20] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.077      ;
; 3.886  ; frequency_divider:u_clk_2|cnt[12] ; frequency_divider:u_clk_2|cnt[5]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.107      ;
; 3.895  ; frequency_divider:u_clk_4|cnt[7]  ; frequency_divider:u_clk_4|cnt[7]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.116      ;
; 3.912  ; frequency_divider:u_clk_3|cnt[21] ; frequency_divider:u_clk_3|cnt[21] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.133      ;
; 3.919  ; frequency_divider:u_clk_6|cnt[4]  ; frequency_divider:u_clk_6|cnt[4]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.140      ;
; 3.927  ; frequency_divider:u_clk_5|cnt[22] ; frequency_divider:u_clk_5|cnt[22] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.148      ;
; 3.928  ; frequency_divider:u_clk_2|cnt[7]  ; frequency_divider:u_clk_2|cnt[7]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.149      ;
; 3.941  ; frequency_divider:u_clk_0|cnt[22] ; frequency_divider:u_clk_0|cnt[22] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.162      ;
; 3.953  ; frequency_divider:u_clk_1|cnt[26] ; frequency_divider:u_clk_1|cnt[26] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.174      ;
; 3.959  ; frequency_divider:u_clk_1|cnt[4]  ; frequency_divider:u_clk_1|cnt[4]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.180      ;
; 3.962  ; frequency_divider:u_clk_0|cnt[26] ; frequency_divider:u_clk_0|cnt[26] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.183      ;
; 3.965  ; frequency_divider:u_clk_1|cnt[19] ; frequency_divider:u_clk_1|cnt[19] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.186      ;
; 3.970  ; frequency_divider:u_clk_2|cnt[9]  ; frequency_divider:u_clk_2|cnt[5]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.191      ;
; 3.998  ; frequency_divider:u_clk_5|cnt[16] ; frequency_divider:u_clk_5|cnt[0]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.219      ;
; 4.000  ; frequency_divider:u_clk_6|cnt[16] ; frequency_divider:u_clk_6|cnt[19] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.221      ;
; 4.008  ; frequency_divider:u_clk_6|cnt[16] ; frequency_divider:u_clk_6|cnt[12] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.229      ;
; 4.019  ; frequency_divider:u_clk_6|cnt[16] ; frequency_divider:u_clk_6|cnt[18] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.240      ;
; 4.020  ; frequency_divider:u_clk_6|cnt[16] ; frequency_divider:u_clk_6|cnt[15] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.241      ;
; 4.036  ; frequency_divider:u_clk_3|cnt[26] ; frequency_divider:u_clk_3|cnt[26] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.257      ;
; 4.038  ; frequency_divider:u_clk_1|cnt[12] ; frequency_divider:u_clk_1|cnt[20] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.259      ;
; 4.043  ; frequency_divider:u_clk_2|cnt[25] ; frequency_divider:u_clk_2|cnt[26] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.264      ;
; 4.047  ; frequency_divider:u_clk_5|cnt[26] ; frequency_divider:u_clk_5|cnt[27] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.268      ;
; 4.049  ; frequency_divider:u_clk_2|cnt[26] ; frequency_divider:u_clk_2|cnt[27] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.270      ;
; 4.053  ; frequency_divider:u_clk_5|cnt[4]  ; frequency_divider:u_clk_5|cnt[4]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.274      ;
; 4.055  ; frequency_divider:u_clk_0|cnt[7]  ; frequency_divider:u_clk_0|cnt[7]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.276      ;
; 4.060  ; frequency_divider:u_clk_0|cnt[6]  ; frequency_divider:u_clk_0|cnt[6]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.281      ;
; 4.060  ; frequency_divider:u_clk_2|cnt[6]  ; frequency_divider:u_clk_2|cnt[5]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.281      ;
; 4.061  ; frequency_divider:u_clk_5|cnt[13] ; frequency_divider:u_clk_5|cnt[12] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.282      ;
; 4.063  ; frequency_divider:u_clk_5|cnt[13] ; frequency_divider:u_clk_5|cnt[15] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.284      ;
; 4.063  ; frequency_divider:u_clk_3|cnt[1]  ; frequency_divider:u_clk_3|cnt[8]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.284      ;
; 4.065  ; frequency_divider:u_clk_3|cnt[1]  ; frequency_divider:u_clk_3|cnt[0]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.286      ;
; 4.066  ; frequency_divider:u_clk_5|cnt[13] ; frequency_divider:u_clk_5|cnt[10] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.287      ;
; 4.069  ; frequency_divider:u_clk_5|cnt[13] ; frequency_divider:u_clk_5|cnt[9]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.084  ; frequency_divider:u_clk_0|cnt[4]  ; frequency_divider:u_clk_0|cnt[4]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.305      ;
; 4.085  ; frequency_divider:u_clk_4|cnt[0]  ; frequency_divider:u_clk_4|cnt[0]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.306      ;
; 4.094  ; frequency_divider:u_clk_3|cnt[26] ; frequency_divider:u_clk_3|cnt[27] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.315      ;
; 4.097  ; frequency_divider:u_clk_2|cnt[21] ; frequency_divider:u_clk_2|cnt[21] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.318      ;
; 4.098  ; frequency_divider:u_clk_3|cnt[4]  ; frequency_divider:u_clk_3|cnt[4]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.319      ;
; 4.108  ; frequency_divider:u_clk_1|cnt[21] ; frequency_divider:u_clk_1|cnt[20] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.329      ;
; 4.118  ; frequency_divider:u_clk_3|cnt[3]  ; frequency_divider:u_clk_3|cnt[6]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.339      ;
; 4.120  ; frequency_divider:u_clk_1|cnt[6]  ; frequency_divider:u_clk_1|cnt[20] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.341      ;
; 4.122  ; frequency_divider:u_clk_0|cnt[13] ; frequency_divider:u_clk_0|cnt[7]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.343      ;
; 4.122  ; frequency_divider:u_clk_0|cnt[13] ; frequency_divider:u_clk_0|cnt[4]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.343      ;
; 4.125  ; frequency_divider:u_clk_2|cnt[16] ; frequency_divider:u_clk_2|cnt[5]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.346      ;
; 4.126  ; frequency_divider:u_clk_0|cnt[13] ; frequency_divider:u_clk_0|cnt[6]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.347      ;
; 4.151  ; frequency_divider:u_clk_6|cnt[5]  ; frequency_divider:u_clk_6|cnt[5]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.372      ;
; 4.164  ; frequency_divider:u_clk_6|cnt[24] ; frequency_divider:u_clk_6|cnt[13] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.385      ;
; 4.170  ; frequency_divider:u_clk_1|cnt[24] ; frequency_divider:u_clk_1|cnt[17] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.391      ;
; 4.173  ; frequency_divider:u_clk_1|cnt[24] ; frequency_divider:u_clk_1|cnt[19] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.394      ;
; 4.175  ; frequency_divider:u_clk_1|cnt[24] ; frequency_divider:u_clk_1|clkout  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.177  ; frequency_divider:u_clk_1|cnt[24] ; frequency_divider:u_clk_1|cnt[18] ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.398      ;
; 4.179  ; frequency_divider:u_clk_1|cnt[24] ; frequency_divider:u_clk_1|cnt[7]  ; clk                              ; clk         ; 0.000        ; 0.000      ; 4.400      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'frequency_divider:u_clk_5|clkout'                                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.660 ; sequencer_eng:u_sequencer_eng|code[1] ; sequencer_eng:u_sequencer_eng|code[1] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 0.000        ; 0.000      ; 1.881      ;
; 1.666 ; sequencer_eng:u_sequencer_eng|code[1] ; sequencer_eng:u_sequencer_eng|code[2] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 0.000        ; 0.000      ; 1.887      ;
; 1.954 ; sequencer_eng:u_sequencer_eng|code[2] ; sequencer_eng:u_sequencer_eng|code[1] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 0.000        ; 0.000      ; 2.175      ;
; 1.955 ; sequencer_eng:u_sequencer_eng|code[0] ; sequencer_eng:u_sequencer_eng|code[0] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 0.000        ; 0.000      ; 2.176      ;
; 1.962 ; sequencer_eng:u_sequencer_eng|code[0] ; sequencer_eng:u_sequencer_eng|code[2] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 0.000        ; 0.000      ; 2.183      ;
; 2.258 ; sequencer_eng:u_sequencer_eng|code[2] ; sequencer_eng:u_sequencer_eng|code[2] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 0.000        ; 0.000      ; 2.479      ;
; 2.273 ; sequencer_eng:u_sequencer_eng|code[0] ; sequencer_eng:u_sequencer_eng|code[1] ; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 0.000        ; 0.000      ; 2.494      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'frequency_divider:u_clk_1|clkout'                                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.687 ; sequencer_num:u_sequencer_num_1|code[1] ; sequencer_num:u_sequencer_num_1|code[2] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 1.908      ;
; 1.756 ; sequencer_num:u_sequencer_num_1|code[0] ; sequencer_num:u_sequencer_num_1|code[3] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 1.977      ;
; 1.756 ; sequencer_num:u_sequencer_num_1|code[0] ; sequencer_num:u_sequencer_num_1|code[0] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 1.977      ;
; 1.761 ; sequencer_num:u_sequencer_num_1|code[0] ; sequencer_num:u_sequencer_num_1|code[1] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 1.982      ;
; 1.949 ; sequencer_num:u_sequencer_num_1|code[2] ; sequencer_num:u_sequencer_num_1|code[2] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 2.170      ;
; 1.965 ; sequencer_num:u_sequencer_num_1|code[2] ; sequencer_num:u_sequencer_num_1|code[1] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 2.186      ;
; 1.967 ; sequencer_num:u_sequencer_num_1|code[2] ; sequencer_num:u_sequencer_num_1|code[3] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 2.188      ;
; 2.150 ; sequencer_num:u_sequencer_num_1|code[3] ; sequencer_num:u_sequencer_num_1|code[3] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 2.371      ;
; 2.157 ; sequencer_num:u_sequencer_num_1|code[3] ; sequencer_num:u_sequencer_num_1|code[1] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 2.378      ;
; 2.235 ; sequencer_num:u_sequencer_num_1|code[0] ; sequencer_num:u_sequencer_num_1|code[2] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 2.456      ;
; 2.252 ; sequencer_num:u_sequencer_num_1|code[1] ; sequencer_num:u_sequencer_num_1|code[1] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 2.473      ;
; 2.254 ; sequencer_num:u_sequencer_num_1|code[1] ; sequencer_num:u_sequencer_num_1|code[3] ; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 0.000        ; 0.000      ; 2.475      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'frequency_divider:u_clk_6|clkout'                                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.690 ; sequencer_chi:u_sequencer_chi|code[2] ; sequencer_chi:u_sequencer_chi|code[3] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 1.911      ;
; 1.693 ; sequencer_chi:u_sequencer_chi|code[3] ; sequencer_chi:u_sequencer_chi|code[0] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 1.914      ;
; 1.999 ; sequencer_chi:u_sequencer_chi|code[0] ; sequencer_chi:u_sequencer_chi|code[0] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.220      ;
; 2.003 ; sequencer_chi:u_sequencer_chi|code[0] ; sequencer_chi:u_sequencer_chi|code[1] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.224      ;
; 2.015 ; sequencer_chi:u_sequencer_chi|code[0] ; sequencer_chi:u_sequencer_chi|code[2] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.236      ;
; 2.016 ; sequencer_chi:u_sequencer_chi|code[0] ; sequencer_chi:u_sequencer_chi|code[3] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.237      ;
; 2.134 ; sequencer_chi:u_sequencer_chi|code[1] ; sequencer_chi:u_sequencer_chi|code[1] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.355      ;
; 2.140 ; sequencer_chi:u_sequencer_chi|code[1] ; sequencer_chi:u_sequencer_chi|code[2] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.361      ;
; 2.153 ; sequencer_chi:u_sequencer_chi|code[3] ; sequencer_chi:u_sequencer_chi|code[3] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.374      ;
; 2.157 ; sequencer_chi:u_sequencer_chi|code[3] ; sequencer_chi:u_sequencer_chi|code[2] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.378      ;
; 2.246 ; sequencer_chi:u_sequencer_chi|code[1] ; sequencer_chi:u_sequencer_chi|code[3] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.467      ;
; 2.263 ; sequencer_chi:u_sequencer_chi|code[2] ; sequencer_chi:u_sequencer_chi|code[2] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.484      ;
; 2.267 ; sequencer_chi:u_sequencer_chi|code[2] ; sequencer_chi:u_sequencer_chi|code[0] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.488      ;
; 2.605 ; sequencer_chi:u_sequencer_chi|code[1] ; sequencer_chi:u_sequencer_chi|code[0] ; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 0.000        ; 0.000      ; 2.826      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'frequency_divider:u_clk_2|clkout'                                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.691 ; sequencer_num:u_sequencer_num_2|code[1] ; sequencer_num:u_sequencer_num_2|code[2] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 1.912      ;
; 1.697 ; sequencer_num:u_sequencer_num_2|code[0] ; sequencer_num:u_sequencer_num_2|code[0] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 1.918      ;
; 1.699 ; sequencer_num:u_sequencer_num_2|code[0] ; sequencer_num:u_sequencer_num_2|code[1] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 1.920      ;
; 1.700 ; sequencer_num:u_sequencer_num_2|code[0] ; sequencer_num:u_sequencer_num_2|code[3] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 1.921      ;
; 1.938 ; sequencer_num:u_sequencer_num_2|code[2] ; sequencer_num:u_sequencer_num_2|code[2] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 2.159      ;
; 1.940 ; sequencer_num:u_sequencer_num_2|code[2] ; sequencer_num:u_sequencer_num_2|code[3] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 2.161      ;
; 1.941 ; sequencer_num:u_sequencer_num_2|code[2] ; sequencer_num:u_sequencer_num_2|code[1] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 2.162      ;
; 2.127 ; sequencer_num:u_sequencer_num_2|code[3] ; sequencer_num:u_sequencer_num_2|code[3] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 2.348      ;
; 2.129 ; sequencer_num:u_sequencer_num_2|code[3] ; sequencer_num:u_sequencer_num_2|code[1] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 2.350      ;
; 2.170 ; sequencer_num:u_sequencer_num_2|code[0] ; sequencer_num:u_sequencer_num_2|code[2] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 2.391      ;
; 2.261 ; sequencer_num:u_sequencer_num_2|code[1] ; sequencer_num:u_sequencer_num_2|code[1] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 2.482      ;
; 2.262 ; sequencer_num:u_sequencer_num_2|code[1] ; sequencer_num:u_sequencer_num_2|code[3] ; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 0.000        ; 0.000      ; 2.483      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'frequency_divider:u_clk_3|clkout'                                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.717 ; sequencer_num:u_sequencer_num_3|code[0] ; sequencer_num:u_sequencer_num_3|code[0] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 1.938      ;
; 1.719 ; sequencer_num:u_sequencer_num_3|code[0] ; sequencer_num:u_sequencer_num_3|code[3] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 1.940      ;
; 1.734 ; sequencer_num:u_sequencer_num_3|code[0] ; sequencer_num:u_sequencer_num_3|code[2] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 1.955      ;
; 1.735 ; sequencer_num:u_sequencer_num_3|code[0] ; sequencer_num:u_sequencer_num_3|code[1] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 1.956      ;
; 1.950 ; sequencer_num:u_sequencer_num_3|code[1] ; sequencer_num:u_sequencer_num_3|code[2] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 2.171      ;
; 1.954 ; sequencer_num:u_sequencer_num_3|code[2] ; sequencer_num:u_sequencer_num_3|code[1] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 2.175      ;
; 1.962 ; sequencer_num:u_sequencer_num_3|code[2] ; sequencer_num:u_sequencer_num_3|code[3] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 2.183      ;
; 2.162 ; sequencer_num:u_sequencer_num_3|code[2] ; sequencer_num:u_sequencer_num_3|code[2] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 2.383      ;
; 2.166 ; sequencer_num:u_sequencer_num_3|code[3] ; sequencer_num:u_sequencer_num_3|code[3] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 2.387      ;
; 2.180 ; sequencer_num:u_sequencer_num_3|code[3] ; sequencer_num:u_sequencer_num_3|code[1] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 2.401      ;
; 2.262 ; sequencer_num:u_sequencer_num_3|code[1] ; sequencer_num:u_sequencer_num_3|code[1] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 2.483      ;
; 2.271 ; sequencer_num:u_sequencer_num_3|code[1] ; sequencer_num:u_sequencer_num_3|code[3] ; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 0.000        ; 0.000      ; 2.492      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'frequency_divider:u_clk_4|clkout'                                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.718 ; sequencer_num:u_sequencer_num_4|code[0] ; sequencer_num:u_sequencer_num_4|code[0] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 1.939      ;
; 1.721 ; sequencer_num:u_sequencer_num_4|code[0] ; sequencer_num:u_sequencer_num_4|code[2] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 1.942      ;
; 1.728 ; sequencer_num:u_sequencer_num_4|code[0] ; sequencer_num:u_sequencer_num_4|code[3] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 1.949      ;
; 1.734 ; sequencer_num:u_sequencer_num_4|code[0] ; sequencer_num:u_sequencer_num_4|code[1] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 1.955      ;
; 1.953 ; sequencer_num:u_sequencer_num_4|code[3] ; sequencer_num:u_sequencer_num_4|code[1] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 2.174      ;
; 1.965 ; sequencer_num:u_sequencer_num_4|code[1] ; sequencer_num:u_sequencer_num_4|code[3] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 2.186      ;
; 1.966 ; sequencer_num:u_sequencer_num_4|code[1] ; sequencer_num:u_sequencer_num_4|code[2] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 2.187      ;
; 2.176 ; sequencer_num:u_sequencer_num_4|code[2] ; sequencer_num:u_sequencer_num_4|code[2] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 2.397      ;
; 2.180 ; sequencer_num:u_sequencer_num_4|code[2] ; sequencer_num:u_sequencer_num_4|code[3] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 2.401      ;
; 2.187 ; sequencer_num:u_sequencer_num_4|code[2] ; sequencer_num:u_sequencer_num_4|code[1] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 2.408      ;
; 2.259 ; sequencer_num:u_sequencer_num_4|code[3] ; sequencer_num:u_sequencer_num_4|code[3] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 2.480      ;
; 2.269 ; sequencer_num:u_sequencer_num_4|code[1] ; sequencer_num:u_sequencer_num_4|code[1] ; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 0.000        ; 0.000      ; 2.490      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'frequency_divider:u_clk_0|clkout'                                                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.755 ; sequencer_num:u_sequencer_num_0|code[1] ; sequencer_num:u_sequencer_num_0|code[2] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 1.976      ;
; 1.756 ; sequencer_num:u_sequencer_num_0|code[0] ; sequencer_num:u_sequencer_num_0|code[0] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 1.977      ;
; 1.762 ; sequencer_num:u_sequencer_num_0|code[0] ; sequencer_num:u_sequencer_num_0|code[3] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 1.983      ;
; 1.764 ; sequencer_num:u_sequencer_num_0|code[0] ; sequencer_num:u_sequencer_num_0|code[1] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 1.985      ;
; 1.952 ; sequencer_num:u_sequencer_num_0|code[2] ; sequencer_num:u_sequencer_num_0|code[2] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 2.173      ;
; 1.962 ; sequencer_num:u_sequencer_num_0|code[2] ; sequencer_num:u_sequencer_num_0|code[3] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 2.183      ;
; 1.964 ; sequencer_num:u_sequencer_num_0|code[2] ; sequencer_num:u_sequencer_num_0|code[1] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 2.185      ;
; 2.208 ; sequencer_num:u_sequencer_num_0|code[1] ; sequencer_num:u_sequencer_num_0|code[1] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 2.429      ;
; 2.214 ; sequencer_num:u_sequencer_num_0|code[1] ; sequencer_num:u_sequencer_num_0|code[3] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 2.435      ;
; 2.224 ; sequencer_num:u_sequencer_num_0|code[0] ; sequencer_num:u_sequencer_num_0|code[2] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 2.445      ;
; 2.261 ; sequencer_num:u_sequencer_num_0|code[3] ; sequencer_num:u_sequencer_num_0|code[3] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 2.482      ;
; 2.262 ; sequencer_num:u_sequencer_num_0|code[3] ; sequencer_num:u_sequencer_num_0|code[1] ; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 0.000        ; 0.000      ; 2.483      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|clkout  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|clkout  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[24] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[24] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[25] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[25] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[26] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[26] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[27] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[27] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_0|cnt[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|clkout  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|clkout  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[24] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[24] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[25] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[25] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[26] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[26] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; frequency_divider:u_clk_1|cnt[27] ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'frequency_divider:u_clk_0|clkout'                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_0|clkout ; Rise       ; sequencer_num:u_sequencer_num_0|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_0|clkout ; Rise       ; sequencer_num:u_sequencer_num_0|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_0|clkout ; Rise       ; sequencer_num:u_sequencer_num_0|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_0|clkout ; Rise       ; sequencer_num:u_sequencer_num_0|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_0|clkout ; Rise       ; sequencer_num:u_sequencer_num_0|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_0|clkout ; Rise       ; sequencer_num:u_sequencer_num_0|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_0|clkout ; Rise       ; sequencer_num:u_sequencer_num_0|code[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_0|clkout ; Rise       ; sequencer_num:u_sequencer_num_0|code[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_0|clkout ; Rise       ; u_clk_0|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_0|clkout ; Rise       ; u_clk_0|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_0|clkout ; Rise       ; u_sequencer_num_0|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_0|clkout ; Rise       ; u_sequencer_num_0|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_0|clkout ; Rise       ; u_sequencer_num_0|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_0|clkout ; Rise       ; u_sequencer_num_0|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_0|clkout ; Rise       ; u_sequencer_num_0|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_0|clkout ; Rise       ; u_sequencer_num_0|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_0|clkout ; Rise       ; u_sequencer_num_0|code[3]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_0|clkout ; Rise       ; u_sequencer_num_0|code[3]|clk           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'frequency_divider:u_clk_1|clkout'                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_1|clkout ; Rise       ; sequencer_num:u_sequencer_num_1|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_1|clkout ; Rise       ; sequencer_num:u_sequencer_num_1|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_1|clkout ; Rise       ; sequencer_num:u_sequencer_num_1|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_1|clkout ; Rise       ; sequencer_num:u_sequencer_num_1|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_1|clkout ; Rise       ; sequencer_num:u_sequencer_num_1|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_1|clkout ; Rise       ; sequencer_num:u_sequencer_num_1|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_1|clkout ; Rise       ; sequencer_num:u_sequencer_num_1|code[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_1|clkout ; Rise       ; sequencer_num:u_sequencer_num_1|code[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_1|clkout ; Rise       ; u_clk_1|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_1|clkout ; Rise       ; u_clk_1|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_1|clkout ; Rise       ; u_sequencer_num_1|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_1|clkout ; Rise       ; u_sequencer_num_1|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_1|clkout ; Rise       ; u_sequencer_num_1|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_1|clkout ; Rise       ; u_sequencer_num_1|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_1|clkout ; Rise       ; u_sequencer_num_1|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_1|clkout ; Rise       ; u_sequencer_num_1|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_1|clkout ; Rise       ; u_sequencer_num_1|code[3]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_1|clkout ; Rise       ; u_sequencer_num_1|code[3]|clk           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'frequency_divider:u_clk_2|clkout'                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_2|clkout ; Rise       ; sequencer_num:u_sequencer_num_2|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_2|clkout ; Rise       ; sequencer_num:u_sequencer_num_2|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_2|clkout ; Rise       ; sequencer_num:u_sequencer_num_2|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_2|clkout ; Rise       ; sequencer_num:u_sequencer_num_2|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_2|clkout ; Rise       ; sequencer_num:u_sequencer_num_2|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_2|clkout ; Rise       ; sequencer_num:u_sequencer_num_2|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_2|clkout ; Rise       ; sequencer_num:u_sequencer_num_2|code[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_2|clkout ; Rise       ; sequencer_num:u_sequencer_num_2|code[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_2|clkout ; Rise       ; u_clk_2|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_2|clkout ; Rise       ; u_clk_2|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_2|clkout ; Rise       ; u_sequencer_num_2|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_2|clkout ; Rise       ; u_sequencer_num_2|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_2|clkout ; Rise       ; u_sequencer_num_2|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_2|clkout ; Rise       ; u_sequencer_num_2|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_2|clkout ; Rise       ; u_sequencer_num_2|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_2|clkout ; Rise       ; u_sequencer_num_2|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_2|clkout ; Rise       ; u_sequencer_num_2|code[3]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_2|clkout ; Rise       ; u_sequencer_num_2|code[3]|clk           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'frequency_divider:u_clk_3|clkout'                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_3|clkout ; Rise       ; sequencer_num:u_sequencer_num_3|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_3|clkout ; Rise       ; sequencer_num:u_sequencer_num_3|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_3|clkout ; Rise       ; sequencer_num:u_sequencer_num_3|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_3|clkout ; Rise       ; sequencer_num:u_sequencer_num_3|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_3|clkout ; Rise       ; sequencer_num:u_sequencer_num_3|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_3|clkout ; Rise       ; sequencer_num:u_sequencer_num_3|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_3|clkout ; Rise       ; sequencer_num:u_sequencer_num_3|code[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_3|clkout ; Rise       ; sequencer_num:u_sequencer_num_3|code[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_3|clkout ; Rise       ; u_clk_3|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_3|clkout ; Rise       ; u_clk_3|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_3|clkout ; Rise       ; u_sequencer_num_3|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_3|clkout ; Rise       ; u_sequencer_num_3|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_3|clkout ; Rise       ; u_sequencer_num_3|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_3|clkout ; Rise       ; u_sequencer_num_3|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_3|clkout ; Rise       ; u_sequencer_num_3|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_3|clkout ; Rise       ; u_sequencer_num_3|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_3|clkout ; Rise       ; u_sequencer_num_3|code[3]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_3|clkout ; Rise       ; u_sequencer_num_3|code[3]|clk           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'frequency_divider:u_clk_4|clkout'                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_4|clkout ; Rise       ; sequencer_num:u_sequencer_num_4|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_4|clkout ; Rise       ; sequencer_num:u_sequencer_num_4|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_4|clkout ; Rise       ; sequencer_num:u_sequencer_num_4|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_4|clkout ; Rise       ; sequencer_num:u_sequencer_num_4|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_4|clkout ; Rise       ; sequencer_num:u_sequencer_num_4|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_4|clkout ; Rise       ; sequencer_num:u_sequencer_num_4|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_4|clkout ; Rise       ; sequencer_num:u_sequencer_num_4|code[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_4|clkout ; Rise       ; sequencer_num:u_sequencer_num_4|code[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_4|clkout ; Rise       ; u_clk_4|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_4|clkout ; Rise       ; u_clk_4|clkout|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_4|clkout ; Rise       ; u_sequencer_num_4|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_4|clkout ; Rise       ; u_sequencer_num_4|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_4|clkout ; Rise       ; u_sequencer_num_4|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_4|clkout ; Rise       ; u_sequencer_num_4|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_4|clkout ; Rise       ; u_sequencer_num_4|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_4|clkout ; Rise       ; u_sequencer_num_4|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_4|clkout ; Rise       ; u_sequencer_num_4|code[3]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_4|clkout ; Rise       ; u_sequencer_num_4|code[3]|clk           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'frequency_divider:u_clk_5|clkout'                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_5|clkout ; Rise       ; sequencer_eng:u_sequencer_eng|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_5|clkout ; Rise       ; sequencer_eng:u_sequencer_eng|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_5|clkout ; Rise       ; sequencer_eng:u_sequencer_eng|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_5|clkout ; Rise       ; sequencer_eng:u_sequencer_eng|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_5|clkout ; Rise       ; sequencer_eng:u_sequencer_eng|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_5|clkout ; Rise       ; sequencer_eng:u_sequencer_eng|code[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_5|clkout ; Rise       ; u_clk_5|clkout|regout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_5|clkout ; Rise       ; u_clk_5|clkout|regout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_5|clkout ; Rise       ; u_sequencer_eng|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_5|clkout ; Rise       ; u_sequencer_eng|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_5|clkout ; Rise       ; u_sequencer_eng|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_5|clkout ; Rise       ; u_sequencer_eng|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_5|clkout ; Rise       ; u_sequencer_eng|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_5|clkout ; Rise       ; u_sequencer_eng|code[2]|clk           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'frequency_divider:u_clk_6|clkout'                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_6|clkout ; Rise       ; sequencer_chi:u_sequencer_chi|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_6|clkout ; Rise       ; sequencer_chi:u_sequencer_chi|code[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_6|clkout ; Rise       ; sequencer_chi:u_sequencer_chi|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_6|clkout ; Rise       ; sequencer_chi:u_sequencer_chi|code[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_6|clkout ; Rise       ; sequencer_chi:u_sequencer_chi|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_6|clkout ; Rise       ; sequencer_chi:u_sequencer_chi|code[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; frequency_divider:u_clk_6|clkout ; Rise       ; sequencer_chi:u_sequencer_chi|code[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; frequency_divider:u_clk_6|clkout ; Rise       ; sequencer_chi:u_sequencer_chi|code[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_6|clkout ; Rise       ; u_clk_6|clkout|regout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_6|clkout ; Rise       ; u_clk_6|clkout|regout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_6|clkout ; Rise       ; u_sequencer_chi|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_6|clkout ; Rise       ; u_sequencer_chi|code[0]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_6|clkout ; Rise       ; u_sequencer_chi|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_6|clkout ; Rise       ; u_sequencer_chi|code[1]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_6|clkout ; Rise       ; u_sequencer_chi|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_6|clkout ; Rise       ; u_sequencer_chi|code[2]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; frequency_divider:u_clk_6|clkout ; Rise       ; u_sequencer_chi|code[3]|clk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; frequency_divider:u_clk_6|clkout ; Rise       ; u_sequencer_chi|code[3]|clk           ;
+-------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; code[*]   ; frequency_divider:u_clk_0|clkout ; 10.517 ; 10.517 ; Rise       ; frequency_divider:u_clk_0|clkout ;
;  code[0]  ; frequency_divider:u_clk_0|clkout ; 9.829  ; 9.829  ; Rise       ; frequency_divider:u_clk_0|clkout ;
;  code[1]  ; frequency_divider:u_clk_0|clkout ; 10.417 ; 10.417 ; Rise       ; frequency_divider:u_clk_0|clkout ;
;  code[2]  ; frequency_divider:u_clk_0|clkout ; 9.847  ; 9.847  ; Rise       ; frequency_divider:u_clk_0|clkout ;
;  code[3]  ; frequency_divider:u_clk_0|clkout ; 10.517 ; 10.517 ; Rise       ; frequency_divider:u_clk_0|clkout ;
; code[*]   ; frequency_divider:u_clk_1|clkout ; 10.678 ; 10.678 ; Rise       ; frequency_divider:u_clk_1|clkout ;
;  code[4]  ; frequency_divider:u_clk_1|clkout ; 10.094 ; 10.094 ; Rise       ; frequency_divider:u_clk_1|clkout ;
;  code[5]  ; frequency_divider:u_clk_1|clkout ; 10.678 ; 10.678 ; Rise       ; frequency_divider:u_clk_1|clkout ;
;  code[6]  ; frequency_divider:u_clk_1|clkout ; 9.990  ; 9.990  ; Rise       ; frequency_divider:u_clk_1|clkout ;
;  code[7]  ; frequency_divider:u_clk_1|clkout ; 9.972  ; 9.972  ; Rise       ; frequency_divider:u_clk_1|clkout ;
; code[*]   ; frequency_divider:u_clk_2|clkout ; 11.972 ; 11.972 ; Rise       ; frequency_divider:u_clk_2|clkout ;
;  code[8]  ; frequency_divider:u_clk_2|clkout ; 11.972 ; 11.972 ; Rise       ; frequency_divider:u_clk_2|clkout ;
;  code[9]  ; frequency_divider:u_clk_2|clkout ; 11.365 ; 11.365 ; Rise       ; frequency_divider:u_clk_2|clkout ;
;  code[10] ; frequency_divider:u_clk_2|clkout ; 11.482 ; 11.482 ; Rise       ; frequency_divider:u_clk_2|clkout ;
;  code[11] ; frequency_divider:u_clk_2|clkout ; 11.365 ; 11.365 ; Rise       ; frequency_divider:u_clk_2|clkout ;
; code[*]   ; frequency_divider:u_clk_3|clkout ; 6.782  ; 6.782  ; Rise       ; frequency_divider:u_clk_3|clkout ;
;  code[12] ; frequency_divider:u_clk_3|clkout ; 6.616  ; 6.616  ; Rise       ; frequency_divider:u_clk_3|clkout ;
;  code[13] ; frequency_divider:u_clk_3|clkout ; 6.729  ; 6.729  ; Rise       ; frequency_divider:u_clk_3|clkout ;
;  code[14] ; frequency_divider:u_clk_3|clkout ; 6.650  ; 6.650  ; Rise       ; frequency_divider:u_clk_3|clkout ;
;  code[15] ; frequency_divider:u_clk_3|clkout ; 6.782  ; 6.782  ; Rise       ; frequency_divider:u_clk_3|clkout ;
; code[*]   ; frequency_divider:u_clk_4|clkout ; 7.997  ; 7.997  ; Rise       ; frequency_divider:u_clk_4|clkout ;
;  code[16] ; frequency_divider:u_clk_4|clkout ; 7.885  ; 7.885  ; Rise       ; frequency_divider:u_clk_4|clkout ;
;  code[17] ; frequency_divider:u_clk_4|clkout ; 7.729  ; 7.729  ; Rise       ; frequency_divider:u_clk_4|clkout ;
;  code[18] ; frequency_divider:u_clk_4|clkout ; 7.997  ; 7.997  ; Rise       ; frequency_divider:u_clk_4|clkout ;
;  code[19] ; frequency_divider:u_clk_4|clkout ; 7.827  ; 7.827  ; Rise       ; frequency_divider:u_clk_4|clkout ;
; code[*]   ; frequency_divider:u_clk_5|clkout ; 6.375  ; 6.375  ; Rise       ; frequency_divider:u_clk_5|clkout ;
;  code[20] ; frequency_divider:u_clk_5|clkout ; 6.375  ; 6.375  ; Rise       ; frequency_divider:u_clk_5|clkout ;
;  code[21] ; frequency_divider:u_clk_5|clkout ; 6.363  ; 6.363  ; Rise       ; frequency_divider:u_clk_5|clkout ;
;  code[22] ; frequency_divider:u_clk_5|clkout ; 6.375  ; 6.375  ; Rise       ; frequency_divider:u_clk_5|clkout ;
; code[*]   ; frequency_divider:u_clk_6|clkout ; 6.789  ; 6.789  ; Rise       ; frequency_divider:u_clk_6|clkout ;
;  code[24] ; frequency_divider:u_clk_6|clkout ; 6.708  ; 6.708  ; Rise       ; frequency_divider:u_clk_6|clkout ;
;  code[25] ; frequency_divider:u_clk_6|clkout ; 6.699  ; 6.699  ; Rise       ; frequency_divider:u_clk_6|clkout ;
;  code[26] ; frequency_divider:u_clk_6|clkout ; 6.789  ; 6.789  ; Rise       ; frequency_divider:u_clk_6|clkout ;
;  code[27] ; frequency_divider:u_clk_6|clkout ; 6.781  ; 6.781  ; Rise       ; frequency_divider:u_clk_6|clkout ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; code[*]   ; frequency_divider:u_clk_0|clkout ; 9.829  ; 9.829  ; Rise       ; frequency_divider:u_clk_0|clkout ;
;  code[0]  ; frequency_divider:u_clk_0|clkout ; 9.829  ; 9.829  ; Rise       ; frequency_divider:u_clk_0|clkout ;
;  code[1]  ; frequency_divider:u_clk_0|clkout ; 10.417 ; 10.417 ; Rise       ; frequency_divider:u_clk_0|clkout ;
;  code[2]  ; frequency_divider:u_clk_0|clkout ; 9.847  ; 9.847  ; Rise       ; frequency_divider:u_clk_0|clkout ;
;  code[3]  ; frequency_divider:u_clk_0|clkout ; 10.517 ; 10.517 ; Rise       ; frequency_divider:u_clk_0|clkout ;
; code[*]   ; frequency_divider:u_clk_1|clkout ; 9.972  ; 9.972  ; Rise       ; frequency_divider:u_clk_1|clkout ;
;  code[4]  ; frequency_divider:u_clk_1|clkout ; 10.094 ; 10.094 ; Rise       ; frequency_divider:u_clk_1|clkout ;
;  code[5]  ; frequency_divider:u_clk_1|clkout ; 10.678 ; 10.678 ; Rise       ; frequency_divider:u_clk_1|clkout ;
;  code[6]  ; frequency_divider:u_clk_1|clkout ; 9.990  ; 9.990  ; Rise       ; frequency_divider:u_clk_1|clkout ;
;  code[7]  ; frequency_divider:u_clk_1|clkout ; 9.972  ; 9.972  ; Rise       ; frequency_divider:u_clk_1|clkout ;
; code[*]   ; frequency_divider:u_clk_2|clkout ; 11.365 ; 11.365 ; Rise       ; frequency_divider:u_clk_2|clkout ;
;  code[8]  ; frequency_divider:u_clk_2|clkout ; 11.972 ; 11.972 ; Rise       ; frequency_divider:u_clk_2|clkout ;
;  code[9]  ; frequency_divider:u_clk_2|clkout ; 11.365 ; 11.365 ; Rise       ; frequency_divider:u_clk_2|clkout ;
;  code[10] ; frequency_divider:u_clk_2|clkout ; 11.482 ; 11.482 ; Rise       ; frequency_divider:u_clk_2|clkout ;
;  code[11] ; frequency_divider:u_clk_2|clkout ; 11.365 ; 11.365 ; Rise       ; frequency_divider:u_clk_2|clkout ;
; code[*]   ; frequency_divider:u_clk_3|clkout ; 6.616  ; 6.616  ; Rise       ; frequency_divider:u_clk_3|clkout ;
;  code[12] ; frequency_divider:u_clk_3|clkout ; 6.616  ; 6.616  ; Rise       ; frequency_divider:u_clk_3|clkout ;
;  code[13] ; frequency_divider:u_clk_3|clkout ; 6.729  ; 6.729  ; Rise       ; frequency_divider:u_clk_3|clkout ;
;  code[14] ; frequency_divider:u_clk_3|clkout ; 6.650  ; 6.650  ; Rise       ; frequency_divider:u_clk_3|clkout ;
;  code[15] ; frequency_divider:u_clk_3|clkout ; 6.782  ; 6.782  ; Rise       ; frequency_divider:u_clk_3|clkout ;
; code[*]   ; frequency_divider:u_clk_4|clkout ; 7.729  ; 7.729  ; Rise       ; frequency_divider:u_clk_4|clkout ;
;  code[16] ; frequency_divider:u_clk_4|clkout ; 7.885  ; 7.885  ; Rise       ; frequency_divider:u_clk_4|clkout ;
;  code[17] ; frequency_divider:u_clk_4|clkout ; 7.729  ; 7.729  ; Rise       ; frequency_divider:u_clk_4|clkout ;
;  code[18] ; frequency_divider:u_clk_4|clkout ; 7.997  ; 7.997  ; Rise       ; frequency_divider:u_clk_4|clkout ;
;  code[19] ; frequency_divider:u_clk_4|clkout ; 7.827  ; 7.827  ; Rise       ; frequency_divider:u_clk_4|clkout ;
; code[*]   ; frequency_divider:u_clk_5|clkout ; 6.363  ; 6.363  ; Rise       ; frequency_divider:u_clk_5|clkout ;
;  code[20] ; frequency_divider:u_clk_5|clkout ; 6.375  ; 6.375  ; Rise       ; frequency_divider:u_clk_5|clkout ;
;  code[21] ; frequency_divider:u_clk_5|clkout ; 6.363  ; 6.363  ; Rise       ; frequency_divider:u_clk_5|clkout ;
;  code[22] ; frequency_divider:u_clk_5|clkout ; 6.375  ; 6.375  ; Rise       ; frequency_divider:u_clk_5|clkout ;
; code[*]   ; frequency_divider:u_clk_6|clkout ; 6.699  ; 6.699  ; Rise       ; frequency_divider:u_clk_6|clkout ;
;  code[24] ; frequency_divider:u_clk_6|clkout ; 6.708  ; 6.708  ; Rise       ; frequency_divider:u_clk_6|clkout ;
;  code[25] ; frequency_divider:u_clk_6|clkout ; 6.699  ; 6.699  ; Rise       ; frequency_divider:u_clk_6|clkout ;
;  code[26] ; frequency_divider:u_clk_6|clkout ; 6.789  ; 6.789  ; Rise       ; frequency_divider:u_clk_6|clkout ;
;  code[27] ; frequency_divider:u_clk_6|clkout ; 6.781  ; 6.781  ; Rise       ; frequency_divider:u_clk_6|clkout ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk                              ; clk                              ; 7098     ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_0|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_1|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_2|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_3|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_4|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_5|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_6|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 7        ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 14       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk                              ; clk                              ; 7098     ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_0|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_1|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_2|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_3|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_4|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_5|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_6|clkout ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; frequency_divider:u_clk_0|clkout ; frequency_divider:u_clk_0|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_1|clkout ; frequency_divider:u_clk_1|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_2|clkout ; frequency_divider:u_clk_2|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_3|clkout ; frequency_divider:u_clk_3|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_4|clkout ; frequency_divider:u_clk_4|clkout ; 12       ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_5|clkout ; frequency_divider:u_clk_5|clkout ; 7        ; 0        ; 0        ; 0        ;
; frequency_divider:u_clk_6|clkout ; frequency_divider:u_clk_6|clkout ; 14       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 27    ; 27   ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 27    ; 27   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Nov 30 20:45:55 2018
Info: Command: quartus_sta sequencer_test -c sequencer_test
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sequencer_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name frequency_divider:u_clk_0|clkout frequency_divider:u_clk_0|clkout
    Info (332105): create_clock -period 1.000 -name frequency_divider:u_clk_1|clkout frequency_divider:u_clk_1|clkout
    Info (332105): create_clock -period 1.000 -name frequency_divider:u_clk_2|clkout frequency_divider:u_clk_2|clkout
    Info (332105): create_clock -period 1.000 -name frequency_divider:u_clk_3|clkout frequency_divider:u_clk_3|clkout
    Info (332105): create_clock -period 1.000 -name frequency_divider:u_clk_4|clkout frequency_divider:u_clk_4|clkout
    Info (332105): create_clock -period 1.000 -name frequency_divider:u_clk_5|clkout frequency_divider:u_clk_5|clkout
    Info (332105): create_clock -period 1.000 -name frequency_divider:u_clk_6|clkout frequency_divider:u_clk_6|clkout
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.741
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.741           -1363.163 clk 
    Info (332119):    -2.159              -7.464 frequency_divider:u_clk_6|clkout 
    Info (332119):    -1.827              -5.148 frequency_divider:u_clk_5|clkout 
    Info (332119):    -1.825              -6.628 frequency_divider:u_clk_3|clkout 
    Info (332119):    -1.823              -6.638 frequency_divider:u_clk_4|clkout 
    Info (332119):    -1.816              -6.719 frequency_divider:u_clk_0|clkout 
    Info (332119):    -1.816              -6.606 frequency_divider:u_clk_2|clkout 
    Info (332119):    -1.808              -6.713 frequency_divider:u_clk_1|clkout 
Info (332146): Worst-case hold slack is -2.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.537             -14.878 clk 
    Info (332119):     1.660               0.000 frequency_divider:u_clk_5|clkout 
    Info (332119):     1.687               0.000 frequency_divider:u_clk_1|clkout 
    Info (332119):     1.690               0.000 frequency_divider:u_clk_6|clkout 
    Info (332119):     1.691               0.000 frequency_divider:u_clk_2|clkout 
    Info (332119):     1.717               0.000 frequency_divider:u_clk_3|clkout 
    Info (332119):     1.718               0.000 frequency_divider:u_clk_4|clkout 
    Info (332119):     1.755               0.000 frequency_divider:u_clk_0|clkout 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):     0.234               0.000 frequency_divider:u_clk_0|clkout 
    Info (332119):     0.234               0.000 frequency_divider:u_clk_1|clkout 
    Info (332119):     0.234               0.000 frequency_divider:u_clk_2|clkout 
    Info (332119):     0.234               0.000 frequency_divider:u_clk_3|clkout 
    Info (332119):     0.234               0.000 frequency_divider:u_clk_4|clkout 
    Info (332119):     0.234               0.000 frequency_divider:u_clk_5|clkout 
    Info (332119):     0.234               0.000 frequency_divider:u_clk_6|clkout 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Fri Nov 30 20:45:57 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


