INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/17_D_latch/17_D_latch.srcs/sources_1/new/D_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'D_latch'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/17_D_latch/17_D_latch.srcs/sim_1/new/D_latch_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'D_latch_sim'
