verilog work ../../core_clk_man.v
verilog work ../example_design/core_clk_man_exdes.v
