{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697775624027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 23:20:23 2023 " "Processing started: Thu Oct 19 23:20:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697775624028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697775624028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697775624028 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697775624618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697775626289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697775626289 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697775626336 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697775626336 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1697775631984 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697775633425 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697775633470 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697775667034 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697775667034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.775 " "Worst-case setup slack is -22.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775667036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775667036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.775         -418380.848 iCLK  " "  -22.775         -418380.848 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775667036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697775667036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.319 " "Worst-case hold slack is 1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775667564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775667564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 iCLK  " "    1.319               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775667564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697775667564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697775667582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697775667599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.738 " "Worst-case minimum pulse width slack is 9.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775667685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775667685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 iCLK  " "    9.738               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775667685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697775667685 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -22.775 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -22.775" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672161 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775672161 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -22.775 (VIOLATED) " "Path #1: Setup slack is -22.775 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q " "From Node    : Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q " "To Node      : RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.073      3.073  R        clock network delay " "     3.073      3.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.305      0.232     uTco  Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q " "     3.305      0.232     uTco  Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.305      0.000 FF  CELL  PC\|\\NBit_Reg:6:dffI\|s_Q\|q " "     3.305      0.000 FF  CELL  PC\|\\NBit_Reg:6:dffI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.696      0.391 FF    IC  s_IMemAddr\[6\]~0\|datab " "     3.696      0.391 FF    IC  s_IMemAddr\[6\]~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.100      0.404 FF  CELL  s_IMemAddr\[6\]~0\|combout " "     4.100      0.404 FF  CELL  s_IMemAddr\[6\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.446      2.346 FF    IC  IMem\|ram~37257\|datad " "     6.446      2.346 FF    IC  IMem\|ram~37257\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.596      0.150 FR  CELL  IMem\|ram~37257\|combout " "     6.596      0.150 FR  CELL  IMem\|ram~37257\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.134      3.538 RR    IC  IMem\|ram~37258\|datad " "    10.134      3.538 RR    IC  IMem\|ram~37258\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.273      0.139 RF  CELL  IMem\|ram~37258\|combout " "    10.273      0.139 RF  CELL  IMem\|ram~37258\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.505      0.232 FF    IC  IMem\|ram~37259\|datac " "    10.505      0.232 FF    IC  IMem\|ram~37259\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.786      0.281 FF  CELL  IMem\|ram~37259\|combout " "    10.786      0.281 FF  CELL  IMem\|ram~37259\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.020      0.234 FF    IC  IMem\|ram~37262\|datac " "    11.020      0.234 FF    IC  IMem\|ram~37262\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.301      0.281 FF  CELL  IMem\|ram~37262\|combout " "    11.301      0.281 FF  CELL  IMem\|ram~37262\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.528      0.227 FF    IC  IMem\|ram~37273\|datad " "    11.528      0.227 FF    IC  IMem\|ram~37273\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.653      0.125 FF  CELL  IMem\|ram~37273\|combout " "    11.653      0.125 FF  CELL  IMem\|ram~37273\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.882      0.229 FF    IC  IMem\|ram~37284\|datad " "    11.882      0.229 FF    IC  IMem\|ram~37284\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.032      0.150 FR  CELL  IMem\|ram~37284\|combout " "    12.032      0.150 FR  CELL  IMem\|ram~37284\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.054      2.022 RR    IC  IMem\|ram~37412\|datad " "    14.054      2.022 RR    IC  IMem\|ram~37412\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.209      0.155 RR  CELL  IMem\|ram~37412\|combout " "    14.209      0.155 RR  CELL  IMem\|ram~37412\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.412      0.203 RR    IC  IMem\|ram~37413\|datad " "    14.412      0.203 RR    IC  IMem\|ram~37413\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.567      0.155 RR  CELL  IMem\|ram~37413\|combout " "    14.567      0.155 RR  CELL  IMem\|ram~37413\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.771      0.204 RR    IC  IMem\|ram~37584\|datad " "    14.771      0.204 RR    IC  IMem\|ram~37584\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.926      0.155 RR  CELL  IMem\|ram~37584\|combout " "    14.926      0.155 RR  CELL  IMem\|ram~37584\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.434      1.508 RR    IC  RegisterFile\|Mux2\|Mux0~10\|datad " "    16.434      1.508 RR    IC  RegisterFile\|Mux2\|Mux0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.573      0.139 RF  CELL  RegisterFile\|Mux2\|Mux0~10\|combout " "    16.573      0.139 RF  CELL  RegisterFile\|Mux2\|Mux0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.801      0.228 FF    IC  RegisterFile\|Mux2\|Mux0~11\|datad " "    16.801      0.228 FF    IC  RegisterFile\|Mux2\|Mux0~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.951      0.150 FR  CELL  RegisterFile\|Mux2\|Mux0~11\|combout " "    16.951      0.150 FR  CELL  RegisterFile\|Mux2\|Mux0~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.003      4.052 RR    IC  RegisterFile\|Mux2\|Mux0~16\|dataa " "    21.003      4.052 RR    IC  RegisterFile\|Mux2\|Mux0~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.360      0.357 RR  CELL  RegisterFile\|Mux2\|Mux0~16\|combout " "    21.360      0.357 RR  CELL  RegisterFile\|Mux2\|Mux0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.560      0.200 RR    IC  RegisterFile\|Mux2\|Mux0~19\|datac " "    21.560      0.200 RR    IC  RegisterFile\|Mux2\|Mux0~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.830      0.270 RF  CELL  RegisterFile\|Mux2\|Mux0~19\|combout " "    21.830      0.270 RF  CELL  RegisterFile\|Mux2\|Mux0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.119      0.289 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|datab " "    22.119      0.289 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.512      0.393 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|combout " "    22.512      0.393 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.744      0.232 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|datac " "    22.744      0.232 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.025      0.281 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|combout " "    23.025      0.281 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.768      0.743 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|datac " "    23.768      0.743 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.049      0.281 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|combout " "    24.049      0.281 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.299      0.250 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|datad " "    24.299      0.250 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.424      0.125 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|combout " "    24.424      0.125 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.183      0.759 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|datad " "    25.183      0.759 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.308      0.125 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|combout " "    25.308      0.125 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.548      0.240 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|datad " "    25.548      0.240 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.673      0.125 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|combout " "    25.673      0.125 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.951      0.278 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|dataa " "    25.951      0.278 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.375      0.424 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|combout " "    26.375      0.424 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.616      0.241 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|datad " "    26.616      0.241 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.741      0.125 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|combout " "    26.741      0.125 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.974      0.233 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|datac " "    26.974      0.233 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.255      0.281 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|combout " "    27.255      0.281 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.482      0.227 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|datad " "    27.482      0.227 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.607      0.125 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|combout " "    27.607      0.125 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.025      1.418 FF    IC  DMem\|ram~54049\|datad " "    29.025      1.418 FF    IC  DMem\|ram~54049\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.175      0.150 FR  CELL  DMem\|ram~54049\|combout " "    29.175      0.150 FR  CELL  DMem\|ram~54049\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.853      0.678 RR    IC  DMem\|ram~54050\|datad " "    29.853      0.678 RR    IC  DMem\|ram~54050\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.008      0.155 RR  CELL  DMem\|ram~54050\|combout " "    30.008      0.155 RR  CELL  DMem\|ram~54050\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.898      5.890 RR    IC  DMem\|ram~54053\|datac " "    35.898      5.890 RR    IC  DMem\|ram~54053\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.185      0.287 RR  CELL  DMem\|ram~54053\|combout " "    36.185      0.287 RR  CELL  DMem\|ram~54053\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.388      0.203 RR    IC  DMem\|ram~54056\|datad " "    36.388      0.203 RR    IC  DMem\|ram~54056\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.527      0.139 RF  CELL  DMem\|ram~54056\|combout " "    36.527      0.139 RF  CELL  DMem\|ram~54056\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.796      0.269 FF    IC  DMem\|ram~54067\|datab " "    36.796      0.269 FF    IC  DMem\|ram~54067\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.152      0.356 FF  CELL  DMem\|ram~54067\|combout " "    37.152      0.356 FF  CELL  DMem\|ram~54067\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.380      0.228 FF    IC  DMem\|ram~54078\|datad " "    37.380      0.228 FF    IC  DMem\|ram~54078\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.530      0.150 FR  CELL  DMem\|ram~54078\|combout " "    37.530      0.150 FR  CELL  DMem\|ram~54078\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.765      0.235 RR    IC  DMem\|ram~54079\|datab " "    37.765      0.235 RR    IC  DMem\|ram~54079\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.183      0.418 RR  CELL  DMem\|ram~54079\|combout " "    38.183      0.418 RR  CELL  DMem\|ram~54079\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.797      3.614 RR    IC  DMem\|ram~54122\|datac " "    41.797      3.614 RR    IC  DMem\|ram~54122\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.084      0.287 RR  CELL  DMem\|ram~54122\|combout " "    42.084      0.287 RR  CELL  DMem\|ram~54122\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.288      0.204 RR    IC  DMem\|ram~54634\|datac " "    42.288      0.204 RR    IC  DMem\|ram~54634\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.575      0.287 RR  CELL  DMem\|ram~54634\|combout " "    42.575      0.287 RR  CELL  DMem\|ram~54634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.780      0.205 RR    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|datad " "    42.780      0.205 RR    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.935      0.155 RR  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|combout " "    42.935      0.155 RR  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.325      0.390 RR    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|datad " "    43.325      0.390 RR    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.480      0.155 RR  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|combout " "    43.480      0.155 RR  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.360      1.880 RR    IC  RegisterFile\|\\Registers:28:RegisterI\|\\NBit_Reg:24:dffI\|s_Q\|asdata " "    45.360      1.880 RR    IC  RegisterFile\|\\Registers:28:RegisterI\|\\NBit_Reg:24:dffI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.766      0.406 RR  CELL  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q " "    45.766      0.406 RR  CELL  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.985      2.985  R        clock network delay " "    22.985      2.985  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.993      0.008           clock pessimism removed " "    22.993      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.973     -0.020           clock uncertainty " "    22.973     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.991      0.018     uTsu  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q " "    22.991      0.018     uTsu  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.766 " "Data Arrival Time  :    45.766" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.991 " "Data Required Time :    22.991" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -22.775 (VIOLATED) " "Slack              :   -22.775 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672164 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775672164 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.319 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.319" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775672605 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.319  " "Path #1: Hold slack is 1.319 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q " "From Node    : RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32798 " "To Node      : mem:DMem\|ram~32798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.421      3.421  R        clock network delay " "     3.421      3.421  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.653      0.232     uTco  RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q " "     3.653      0.232     uTco  RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.653      0.000 RR  CELL  RegisterFile\|\\Registers:14:RegisterI\|\\NBit_Reg:19:dffI\|s_Q\|q " "     3.653      0.000 RR  CELL  RegisterFile\|\\Registers:14:RegisterI\|\\NBit_Reg:19:dffI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.653      0.000 RR    IC  RegisterFile\|Mux2\|Mux12~18\|datac " "     3.653      0.000 RR    IC  RegisterFile\|Mux2\|Mux12~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.028      0.375 RR  CELL  RegisterFile\|Mux2\|Mux12~18\|combout " "     4.028      0.375 RR  CELL  RegisterFile\|Mux2\|Mux12~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.221      0.193 RR    IC  RegisterFile\|Mux2\|Mux12~19\|datac " "     4.221      0.193 RR    IC  RegisterFile\|Mux2\|Mux12~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.495      0.274 RR  CELL  RegisterFile\|Mux2\|Mux12~19\|combout " "     4.495      0.274 RR  CELL  RegisterFile\|Mux2\|Mux12~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.495      0.000 RR    IC  DMem\|ram~32798\|d " "     4.495      0.000 RR    IC  DMem\|ram~32798\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.564      0.069 RR  CELL  mem:DMem\|ram~32798 " "     4.564      0.069 RR  CELL  mem:DMem\|ram~32798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091      3.091  R        clock network delay " "     3.091      3.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.059     -0.032           clock pessimism removed " "     3.059     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.059      0.000           clock uncertainty " "     3.059      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.245      0.186      uTh  mem:DMem\|ram~32798 " "     3.245      0.186      uTh  mem:DMem\|ram~32798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.564 " "Data Arrival Time  :     4.564" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.245 " "Data Required Time :     3.245" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.319  " "Slack              :     1.319 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775672605 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775672605 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697775672607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697775672780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697775681774 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697775686786 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697775686786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.711 " "Worst-case setup slack is -19.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775686789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775686789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.711         -333214.093 iCLK  " "  -19.711         -333214.093 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775686789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697775686789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.207 " "Worst-case hold slack is 1.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775687295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775687295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.207               0.000 iCLK  " "    1.207               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775687295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697775687295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697775687300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697775687304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775687370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775687370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775687370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697775687370 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.711 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.711" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775691825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -19.711 (VIOLATED) " "Path #1: Setup slack is -19.711 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q " "From Node    : Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q " "To Node      : RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.787      2.787  R        clock network delay " "     2.787      2.787  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      0.213     uTco  Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q " "     3.000      0.213     uTco  Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      0.000 RR  CELL  PC\|\\NBit_Reg:6:dffI\|s_Q\|q " "     3.000      0.000 RR  CELL  PC\|\\NBit_Reg:6:dffI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.284      0.284 RR    IC  s_IMemAddr\[6\]~0\|datab " "     3.284      0.284 RR    IC  s_IMemAddr\[6\]~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.665      0.381 RR  CELL  s_IMemAddr\[6\]~0\|combout " "     3.665      0.381 RR  CELL  s_IMemAddr\[6\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.845      2.180 RR    IC  IMem\|ram~37257\|datad " "     5.845      2.180 RR    IC  IMem\|ram~37257\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.989      0.144 RR  CELL  IMem\|ram~37257\|combout " "     5.989      0.144 RR  CELL  IMem\|ram~37257\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.310      3.321 RR    IC  IMem\|ram~37258\|datad " "     9.310      3.321 RR    IC  IMem\|ram~37258\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.435      0.125 RF  CELL  IMem\|ram~37258\|combout " "     9.435      0.125 RF  CELL  IMem\|ram~37258\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.647      0.212 FF    IC  IMem\|ram~37259\|datac " "     9.647      0.212 FF    IC  IMem\|ram~37259\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.899      0.252 FF  CELL  IMem\|ram~37259\|combout " "     9.899      0.252 FF  CELL  IMem\|ram~37259\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.112      0.213 FF    IC  IMem\|ram~37262\|datac " "    10.112      0.213 FF    IC  IMem\|ram~37262\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.364      0.252 FF  CELL  IMem\|ram~37262\|combout " "    10.364      0.252 FF  CELL  IMem\|ram~37262\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.571      0.207 FF    IC  IMem\|ram~37273\|datad " "    10.571      0.207 FF    IC  IMem\|ram~37273\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.681      0.110 FF  CELL  IMem\|ram~37273\|combout " "    10.681      0.110 FF  CELL  IMem\|ram~37273\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.889      0.208 FF    IC  IMem\|ram~37284\|datad " "    10.889      0.208 FF    IC  IMem\|ram~37284\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.023      0.134 FR  CELL  IMem\|ram~37284\|combout " "    11.023      0.134 FR  CELL  IMem\|ram~37284\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.925      1.902 RR    IC  IMem\|ram~37412\|datad " "    12.925      1.902 RR    IC  IMem\|ram~37412\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.069      0.144 RR  CELL  IMem\|ram~37412\|combout " "    13.069      0.144 RR  CELL  IMem\|ram~37412\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.256      0.187 RR    IC  IMem\|ram~37413\|datad " "    13.256      0.187 RR    IC  IMem\|ram~37413\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.400      0.144 RR  CELL  IMem\|ram~37413\|combout " "    13.400      0.144 RR  CELL  IMem\|ram~37413\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.588      0.188 RR    IC  IMem\|ram~37584\|datad " "    13.588      0.188 RR    IC  IMem\|ram~37584\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.732      0.144 RR  CELL  IMem\|ram~37584\|combout " "    13.732      0.144 RR  CELL  IMem\|ram~37584\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.145      1.413 RR    IC  RegisterFile\|Mux2\|Mux0~10\|datad " "    15.145      1.413 RR    IC  RegisterFile\|Mux2\|Mux0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.289      0.144 RR  CELL  RegisterFile\|Mux2\|Mux0~10\|combout " "    15.289      0.144 RR  CELL  RegisterFile\|Mux2\|Mux0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.478      0.189 RR    IC  RegisterFile\|Mux2\|Mux0~11\|datad " "    15.478      0.189 RR    IC  RegisterFile\|Mux2\|Mux0~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.622      0.144 RR  CELL  RegisterFile\|Mux2\|Mux0~11\|combout " "    15.622      0.144 RR  CELL  RegisterFile\|Mux2\|Mux0~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.429      3.807 RR    IC  RegisterFile\|Mux2\|Mux0~16\|dataa " "    19.429      3.807 RR    IC  RegisterFile\|Mux2\|Mux0~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.756      0.327 RR  CELL  RegisterFile\|Mux2\|Mux0~16\|combout " "    19.756      0.327 RR  CELL  RegisterFile\|Mux2\|Mux0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.939      0.183 RR    IC  RegisterFile\|Mux2\|Mux0~19\|datac " "    19.939      0.183 RR    IC  RegisterFile\|Mux2\|Mux0~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.204      0.265 RR  CELL  RegisterFile\|Mux2\|Mux0~19\|combout " "    20.204      0.265 RR  CELL  RegisterFile\|Mux2\|Mux0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.441      0.237 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|datab " "    20.441      0.237 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.810      0.369 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|combout " "    20.810      0.369 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.994      0.184 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|datac " "    20.994      0.184 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.259      0.265 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|combout " "    21.259      0.265 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.950      0.691 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|datac " "    21.950      0.691 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.215      0.265 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|combout " "    22.215      0.265 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.425      0.210 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|datad " "    22.425      0.210 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.569      0.144 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|combout " "    22.569      0.144 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.279      0.710 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|datad " "    23.279      0.710 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.423      0.144 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|combout " "    23.423      0.144 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.619      0.196 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|datad " "    23.619      0.196 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.763      0.144 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|combout " "    23.763      0.144 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.983      0.220 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|dataa " "    23.983      0.220 RR    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.363      0.380 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|combout " "    24.363      0.380 RR  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.560      0.197 RR    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|datad " "    24.560      0.197 RR    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.704      0.144 RR  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|combout " "    24.704      0.144 RR  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.889      0.185 RR    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|datac " "    24.889      0.185 RR    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.154      0.265 RR  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|combout " "    25.154      0.265 RR  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.342      0.188 RR    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|datad " "    25.342      0.188 RR    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.486      0.144 RR  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|combout " "    25.486      0.144 RR  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.798      1.312 RR    IC  DMem\|ram~54049\|datad " "    26.798      1.312 RR    IC  DMem\|ram~54049\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.942      0.144 RR  CELL  DMem\|ram~54049\|combout " "    26.942      0.144 RR  CELL  DMem\|ram~54049\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.579      0.637 RR    IC  DMem\|ram~54050\|datad " "    27.579      0.637 RR    IC  DMem\|ram~54050\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.723      0.144 RR  CELL  DMem\|ram~54050\|combout " "    27.723      0.144 RR  CELL  DMem\|ram~54050\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.241      5.518 RR    IC  DMem\|ram~54053\|datac " "    33.241      5.518 RR    IC  DMem\|ram~54053\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.506      0.265 RR  CELL  DMem\|ram~54053\|combout " "    33.506      0.265 RR  CELL  DMem\|ram~54053\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.693      0.187 RR    IC  DMem\|ram~54056\|datad " "    33.693      0.187 RR    IC  DMem\|ram~54056\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.818      0.125 RF  CELL  DMem\|ram~54056\|combout " "    33.818      0.125 RF  CELL  DMem\|ram~54056\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.061      0.243 FF    IC  DMem\|ram~54067\|datab " "    34.061      0.243 FF    IC  DMem\|ram~54067\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.376      0.315 FF  CELL  DMem\|ram~54067\|combout " "    34.376      0.315 FF  CELL  DMem\|ram~54067\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.583      0.207 FF    IC  DMem\|ram~54078\|datad " "    34.583      0.207 FF    IC  DMem\|ram~54078\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.717      0.134 FR  CELL  DMem\|ram~54078\|combout " "    34.717      0.134 FR  CELL  DMem\|ram~54078\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.935      0.218 RR    IC  DMem\|ram~54079\|datab " "    34.935      0.218 RR    IC  DMem\|ram~54079\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.316      0.381 RR  CELL  DMem\|ram~54079\|combout " "    35.316      0.381 RR  CELL  DMem\|ram~54079\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.710      3.394 RR    IC  DMem\|ram~54122\|datac " "    38.710      3.394 RR    IC  DMem\|ram~54122\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.975      0.265 RR  CELL  DMem\|ram~54122\|combout " "    38.975      0.265 RR  CELL  DMem\|ram~54122\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.162      0.187 RR    IC  DMem\|ram~54634\|datac " "    39.162      0.187 RR    IC  DMem\|ram~54634\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.427      0.265 RR  CELL  DMem\|ram~54634\|combout " "    39.427      0.265 RR  CELL  DMem\|ram~54634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.616      0.189 RR    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|datad " "    39.616      0.189 RR    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.760      0.144 RR  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|combout " "    39.760      0.144 RR  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.129      0.369 RR    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|datad " "    40.129      0.369 RR    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.273      0.144 RR  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|combout " "    40.273      0.144 RR  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.054      1.781 RR    IC  RegisterFile\|\\Registers:28:RegisterI\|\\NBit_Reg:24:dffI\|s_Q\|asdata " "    42.054      1.781 RR    IC  RegisterFile\|\\Registers:28:RegisterI\|\\NBit_Reg:24:dffI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.424      0.370 RR  CELL  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q " "    42.424      0.370 RR  CELL  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.707      2.707  R        clock network delay " "    22.707      2.707  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.714      0.007           clock pessimism removed " "    22.714      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.694     -0.020           clock uncertainty " "    22.694     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.713      0.019     uTsu  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q " "    22.713      0.019     uTsu  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.424 " "Data Arrival Time  :    42.424" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.713 " "Data Required Time :    22.713" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -19.711 (VIOLATED) " "Slack              :   -19.711 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775691827 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775691827 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.207 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.207" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692303 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775692303 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.207  " "Path #1: Hold slack is 1.207 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q " "From Node    : RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32798 " "To Node      : mem:DMem\|ram~32798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      3.110  R        clock network delay " "     3.110      3.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.213     uTco  RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q " "     3.323      0.213     uTco  RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000 RR  CELL  RegisterFile\|\\Registers:14:RegisterI\|\\NBit_Reg:19:dffI\|s_Q\|q " "     3.323      0.000 RR  CELL  RegisterFile\|\\Registers:14:RegisterI\|\\NBit_Reg:19:dffI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.323      0.000 RR    IC  RegisterFile\|Mux2\|Mux12~18\|datac " "     3.323      0.000 RR    IC  RegisterFile\|Mux2\|Mux12~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.660      0.337 RR  CELL  RegisterFile\|Mux2\|Mux12~18\|combout " "     3.660      0.337 RR  CELL  RegisterFile\|Mux2\|Mux12~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.177 RR    IC  RegisterFile\|Mux2\|Mux12~19\|datac " "     3.837      0.177 RR    IC  RegisterFile\|Mux2\|Mux12~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.089      0.252 RR  CELL  RegisterFile\|Mux2\|Mux12~19\|combout " "     4.089      0.252 RR  CELL  RegisterFile\|Mux2\|Mux12~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.089      0.000 RR    IC  DMem\|ram~32798\|d " "     4.089      0.000 RR    IC  DMem\|ram~32798\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.151      0.062 RR  CELL  mem:DMem\|ram~32798 " "     4.151      0.062 RR  CELL  mem:DMem\|ram~32798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.801      2.801  R        clock network delay " "     2.801      2.801  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773     -0.028           clock pessimism removed " "     2.773     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.773      0.000           clock uncertainty " "     2.773      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.944      0.171      uTh  mem:DMem\|ram~32798 " "     2.944      0.171      uTh  mem:DMem\|ram~32798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.151 " "Data Arrival Time  :     4.151" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.944 " "Data Required Time :     2.944" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.207  " "Slack              :     1.207 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775692304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775692304 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697775692305 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697775695182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697775695182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.413 " "Worst-case setup slack is -2.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775695185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775695185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.413            -139.510 iCLK  " "   -2.413            -139.510 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775695185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697775695185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.596 " "Worst-case hold slack is 0.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775695680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775695680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 iCLK  " "    0.596               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775695680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697775695680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697775695686 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697775695692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775695759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775695759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697775695759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697775695759 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.413 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.413" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699929 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775699929 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.413 (VIOLATED) " "Path #1: Setup slack is -2.413 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q " "From Node    : Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q " "To Node      : RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.636      1.636  R        clock network delay " "     1.636      1.636  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.741      0.105     uTco  Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q " "     1.741      0.105     uTco  Reg_N:PC\|dffg:\\NBit_Reg:6:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.741      0.000 FF  CELL  PC\|\\NBit_Reg:6:dffI\|s_Q\|q " "     1.741      0.000 FF  CELL  PC\|\\NBit_Reg:6:dffI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.932      0.191 FF    IC  s_IMemAddr\[6\]~0\|datab " "     1.932      0.191 FF    IC  s_IMemAddr\[6\]~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.124      0.192 FF  CELL  s_IMemAddr\[6\]~0\|combout " "     2.124      0.192 FF  CELL  s_IMemAddr\[6\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430      1.306 FF    IC  IMem\|ram~37257\|datad " "     3.430      1.306 FF    IC  IMem\|ram~37257\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.493      0.063 FF  CELL  IMem\|ram~37257\|combout " "     3.493      0.063 FF  CELL  IMem\|ram~37257\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.456      1.963 FF    IC  IMem\|ram~37258\|datad " "     5.456      1.963 FF    IC  IMem\|ram~37258\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.519      0.063 FF  CELL  IMem\|ram~37258\|combout " "     5.519      0.063 FF  CELL  IMem\|ram~37258\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.630      0.111 FF    IC  IMem\|ram~37259\|datac " "     5.630      0.111 FF    IC  IMem\|ram~37259\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.763      0.133 FF  CELL  IMem\|ram~37259\|combout " "     5.763      0.133 FF  CELL  IMem\|ram~37259\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.874      0.111 FF    IC  IMem\|ram~37262\|datac " "     5.874      0.111 FF    IC  IMem\|ram~37262\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.007      0.133 FF  CELL  IMem\|ram~37262\|combout " "     6.007      0.133 FF  CELL  IMem\|ram~37262\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.116      0.109 FF    IC  IMem\|ram~37273\|datad " "     6.116      0.109 FF    IC  IMem\|ram~37273\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.179      0.063 FF  CELL  IMem\|ram~37273\|combout " "     6.179      0.063 FF  CELL  IMem\|ram~37273\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.288      0.109 FF    IC  IMem\|ram~37284\|datad " "     6.288      0.109 FF    IC  IMem\|ram~37284\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.351      0.063 FF  CELL  IMem\|ram~37284\|combout " "     6.351      0.063 FF  CELL  IMem\|ram~37284\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.504      1.153 FF    IC  IMem\|ram~37412\|datad " "     7.504      1.153 FF    IC  IMem\|ram~37412\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.567      0.063 FF  CELL  IMem\|ram~37412\|combout " "     7.567      0.063 FF  CELL  IMem\|ram~37412\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.675      0.108 FF    IC  IMem\|ram~37413\|datad " "     7.675      0.108 FF    IC  IMem\|ram~37413\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.738      0.063 FF  CELL  IMem\|ram~37413\|combout " "     7.738      0.063 FF  CELL  IMem\|ram~37413\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.846      0.108 FF    IC  IMem\|ram~37584\|datad " "     7.846      0.108 FF    IC  IMem\|ram~37584\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.909      0.063 FF  CELL  IMem\|ram~37584\|combout " "     7.909      0.063 FF  CELL  IMem\|ram~37584\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.758      0.849 FF    IC  RegisterFile\|Mux2\|Mux0~10\|datad " "     8.758      0.849 FF    IC  RegisterFile\|Mux2\|Mux0~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.821      0.063 FF  CELL  RegisterFile\|Mux2\|Mux0~10\|combout " "     8.821      0.063 FF  CELL  RegisterFile\|Mux2\|Mux0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.931      0.110 FF    IC  RegisterFile\|Mux2\|Mux0~11\|datad " "     8.931      0.110 FF    IC  RegisterFile\|Mux2\|Mux0~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.994      0.063 FF  CELL  RegisterFile\|Mux2\|Mux0~11\|combout " "     8.994      0.063 FF  CELL  RegisterFile\|Mux2\|Mux0~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.214      2.220 FF    IC  RegisterFile\|Mux2\|Mux0~16\|dataa " "    11.214      2.220 FF    IC  RegisterFile\|Mux2\|Mux0~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.387      0.173 FF  CELL  RegisterFile\|Mux2\|Mux0~16\|combout " "    11.387      0.173 FF  CELL  RegisterFile\|Mux2\|Mux0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.496      0.109 FF    IC  RegisterFile\|Mux2\|Mux0~19\|datac " "    11.496      0.109 FF    IC  RegisterFile\|Mux2\|Mux0~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.629      0.133 FF  CELL  RegisterFile\|Mux2\|Mux0~19\|combout " "    11.629      0.133 FF  CELL  RegisterFile\|Mux2\|Mux0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.770      0.141 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|datab " "    11.770      0.141 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.963      0.193 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|combout " "    11.963      0.193 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.074      0.111 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|datac " "    12.074      0.111 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.207      0.133 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|combout " "    12.207      0.133 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift1\[30\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.605      0.398 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|datac " "    12.605      0.398 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.738      0.133 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|combout " "    12.738      0.133 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift2\[28\]~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.858      0.120 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|datad " "    12.858      0.120 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.921      0.063 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|combout " "    12.921      0.063 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.331      0.410 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|datad " "    13.331      0.410 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.394      0.063 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|combout " "    13.394      0.063 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift3\[24\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.509      0.115 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|datad " "    13.509      0.115 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.572      0.063 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|combout " "    13.572      0.063 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~70\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.708      0.136 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|dataa " "    13.708      0.136 FF    IC  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.912      0.204 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|combout " "    13.912      0.204 FF  CELL  ArithmeticLogicUnit\|BarrelShifter\|out_shift4\[24\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.028      0.116 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|datad " "    14.028      0.116 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.091      0.063 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|combout " "    14.091      0.063 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.203      0.112 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|datac " "    14.203      0.112 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.336      0.133 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|combout " "    14.336      0.133 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~48\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.443      0.107 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|datad " "    14.443      0.107 FF    IC  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.506      0.063 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|combout " "    14.506      0.063 FF  CELL  ArithmeticLogicUnit\|MUX1\|o_O\[8\]~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.281      0.775 FF    IC  DMem\|ram~54049\|datad " "    15.281      0.775 FF    IC  DMem\|ram~54049\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.344      0.063 FF  CELL  DMem\|ram~54049\|combout " "    15.344      0.063 FF  CELL  DMem\|ram~54049\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.704      0.360 FF    IC  DMem\|ram~54050\|datad " "    15.704      0.360 FF    IC  DMem\|ram~54050\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.767      0.063 FF  CELL  DMem\|ram~54050\|combout " "    15.767      0.063 FF  CELL  DMem\|ram~54050\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.939      3.172 FF    IC  DMem\|ram~54053\|datac " "    18.939      3.172 FF    IC  DMem\|ram~54053\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.072      0.133 FF  CELL  DMem\|ram~54053\|combout " "    19.072      0.133 FF  CELL  DMem\|ram~54053\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.179      0.107 FF    IC  DMem\|ram~54056\|datad " "    19.179      0.107 FF    IC  DMem\|ram~54056\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.242      0.063 FF  CELL  DMem\|ram~54056\|combout " "    19.242      0.063 FF  CELL  DMem\|ram~54056\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.372      0.130 FF    IC  DMem\|ram~54067\|datab " "    19.372      0.130 FF    IC  DMem\|ram~54067\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.548      0.176 FF  CELL  DMem\|ram~54067\|combout " "    19.548      0.176 FF  CELL  DMem\|ram~54067\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.656      0.108 FF    IC  DMem\|ram~54078\|datad " "    19.656      0.108 FF    IC  DMem\|ram~54078\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.719      0.063 FF  CELL  DMem\|ram~54078\|combout " "    19.719      0.063 FF  CELL  DMem\|ram~54078\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.852      0.133 FF    IC  DMem\|ram~54079\|datab " "    19.852      0.133 FF    IC  DMem\|ram~54079\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.044      0.192 FF  CELL  DMem\|ram~54079\|combout " "    20.044      0.192 FF  CELL  DMem\|ram~54079\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.984      1.940 FF    IC  DMem\|ram~54122\|datac " "    21.984      1.940 FF    IC  DMem\|ram~54122\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.117      0.133 FF  CELL  DMem\|ram~54122\|combout " "    22.117      0.133 FF  CELL  DMem\|ram~54122\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.230      0.113 FF    IC  DMem\|ram~54634\|datac " "    22.230      0.113 FF    IC  DMem\|ram~54634\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.363      0.133 FF  CELL  DMem\|ram~54634\|combout " "    22.363      0.133 FF  CELL  DMem\|ram~54634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.473      0.110 FF    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|datad " "    22.473      0.110 FF    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.536      0.063 FF  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|combout " "    22.536      0.063 FF  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.732      0.196 FF    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|datad " "    22.732      0.196 FF    IC  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.795      0.063 FF  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|combout " "    22.795      0.063 FF  CELL  MuxWriteData\|\\G_NBit_MUX:24:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.815      1.020 FF    IC  RegisterFile\|\\Registers:28:RegisterI\|\\NBit_Reg:24:dffI\|s_Q\|asdata " "    23.815      1.020 FF    IC  RegisterFile\|\\Registers:28:RegisterI\|\\NBit_Reg:24:dffI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.990      0.175 FF  CELL  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q " "    23.990      0.175 FF  CELL  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.585      1.585  R        clock network delay " "    21.585      1.585  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590      0.005           clock pessimism removed " "    21.590      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.570     -0.020           clock uncertainty " "    21.570     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.577      0.007     uTsu  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q " "    21.577      0.007     uTsu  RegFile:RegisterFile\|Reg_N:\\Registers:28:RegisterI\|dffg:\\NBit_Reg:24:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.990 " "Data Arrival Time  :    23.990" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.577 " "Data Required Time :    21.577" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.413 (VIOLATED) " "Slack              :    -2.413 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775699931 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775699931 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.596 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.596" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700410 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775700410 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.596  " "Path #1: Hold slack is 0.596 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q " "From Node    : RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32798 " "To Node      : mem:DMem\|ram~32798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.788      1.788  R        clock network delay " "     1.788      1.788  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.893      0.105     uTco  RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q " "     1.893      0.105     uTco  RegFile:RegisterFile\|Reg_N:\\Registers:14:RegisterI\|dffg:\\NBit_Reg:19:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.893      0.000 RR  CELL  RegisterFile\|\\Registers:14:RegisterI\|\\NBit_Reg:19:dffI\|s_Q\|q " "     1.893      0.000 RR  CELL  RegisterFile\|\\Registers:14:RegisterI\|\\NBit_Reg:19:dffI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.893      0.000 RR    IC  RegisterFile\|Mux2\|Mux12~18\|datac " "     1.893      0.000 RR    IC  RegisterFile\|Mux2\|Mux12~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.064      0.171 RR  CELL  RegisterFile\|Mux2\|Mux12~18\|combout " "     2.064      0.171 RR  CELL  RegisterFile\|Mux2\|Mux12~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.149      0.085 RR    IC  RegisterFile\|Mux2\|Mux12~19\|datac " "     2.149      0.085 RR    IC  RegisterFile\|Mux2\|Mux12~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.274      0.125 RR  CELL  RegisterFile\|Mux2\|Mux12~19\|combout " "     2.274      0.125 RR  CELL  RegisterFile\|Mux2\|Mux12~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.274      0.000 RR    IC  DMem\|ram~32798\|d " "     2.274      0.000 RR    IC  DMem\|ram~32798\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.305      0.031 RR  CELL  mem:DMem\|ram~32798 " "     2.305      0.031 RR  CELL  mem:DMem\|ram~32798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.645      1.645  R        clock network delay " "     1.645      1.645  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.625     -0.020           clock pessimism removed " "     1.625     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.625      0.000           clock uncertainty " "     1.625      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.709      0.084      uTh  mem:DMem\|ram~32798 " "     1.709      0.084      uTh  mem:DMem\|ram~32798" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.305 " "Data Arrival Time  :     2.305" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.709 " "Data Required Time :     1.709" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.596  " "Slack              :     0.596 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1697775700411 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697775700411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697775755465 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697775812799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3018 " "Peak virtual memory: 3018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697775816318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 23:23:36 2023 " "Processing ended: Thu Oct 19 23:23:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697775816318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:13 " "Elapsed time: 00:03:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697775816318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:44 " "Total CPU time (on all processors): 00:03:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697775816318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697775816318 ""}
