
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a018  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002784  0801a1f8  0801a1f8  0001b1f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c97c  0801c97c  0001e368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801c97c  0801c97c  0001d97c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c984  0801c984  0001e368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c984  0801c984  0001d984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c988  0801c988  0001d988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801c98c  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003af0  20000368  0801ccf4  0001e368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003e58  0801ccf4  0001ee58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f6ca  00000000  00000000  0001e398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007bb2  00000000  00000000  0004da62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002510  00000000  00000000  00055618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c1f  00000000  00000000  00057b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f708  00000000  00000000  00059747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003c402  00000000  00000000  00088e4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfdc8  00000000  00000000  000c5251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a5019  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a7cc  00000000  00000000  001a505c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001af828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a1e0 	.word	0x0801a1e0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801a1e0 	.word	0x0801a1e0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fcc4 	bl	80028e8 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fd68 	bl	8002a3c <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fdf8 	bl	8002b68 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 f938 	bl	80031f4 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 fa79 	bl	800348c <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f002 fa6e 	bl	800348c <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fc91 	bl	8002928 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fdca 	bl	8002ba8 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f002 fa75 	bl	800350c <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f002 fa6e 	bl	800350c <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9ba 	bl	800153c <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f016 fe79 	bl	8018046 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f016 fe86 	bl	801807a <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 feab 	bl	8002122 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fe8d 	bl	8002122 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f016 fe81 	bl	801817a <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f004 f9e2 	bl	800584c <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fe3f 	bl	8002122 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 f862 	bl	800358c <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f001 fe16 	bl	8003114 <io_holding_reg_type_clear>

	memset(rules, 0, sizeof(rules));
 80014e8:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014ec:	2100      	movs	r1, #0
 80014ee:	4811      	ldr	r0, [pc, #68]	@ (8001534 <automation_factory_reset+0x58>)
 80014f0:	f016 fdc3 	bl	801807a <memset>
	rule_count = 0;
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <automation_factory_reset+0x5c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 80014fa:	f7ff ff53 	bl	80013a4 <automation_save_rules>
 80014fe:	4603      	mov	r3, r0
 8001500:	f083 0301 	eor.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <automation_factory_reset+0x32>
 800150a:	2300      	movs	r3, #0
 800150c:	e00e      	b.n	800152c <automation_factory_reset+0x50>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800150e:	2304      	movs	r3, #4
 8001510:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	4618      	mov	r0, r3
 8001516:	f002 fa1b 	bl	8003950 <io_virtual_factory_reset>
 800151a:	4603      	mov	r3, r0
 800151c:	f083 0301 	eor.w	r3, r3, #1
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <automation_factory_reset+0x4e>
 8001526:	2300      	movs	r3, #0
 8001528:	e000      	b.n	800152c <automation_factory_reset+0x50>

	return true;
 800152a:	2301      	movs	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000384 	.word	0x20000384
 8001538:	20000644 	.word	0x20000644

0800153c <automation_load_rules>:

bool automation_load_rules(void) {
 800153c:	b580      	push	{r7, lr}
 800153e:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001542:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001544:	2300      	movs	r3, #0
 8001546:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001550:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001554:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001558:	2202      	movs	r2, #2
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fdf9 	bl	8002152 <EEPROM_LoadBlock>
 8001560:	4603      	mov	r3, r0
 8001562:	f083 0301 	eor.w	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <automation_load_rules+0x34>
		return false;
 800156c:	2300      	movs	r3, #0
 800156e:	e0c5      	b.n	80016fc <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 8001570:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001574:	2b20      	cmp	r3, #32
 8001576:	d901      	bls.n	800157c <automation_load_rules+0x40>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0bf      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 800157c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001580:	3302      	adds	r3, #2
 8001582:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001586:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800158a:	2b00      	cmp	r3, #0
 800158c:	d12c      	bne.n	80015e8 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001594:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 8001598:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800159c:	2202      	movs	r2, #2
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fdd7 	bl	8002152 <EEPROM_LoadBlock>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f083 0301 	eor.w	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <automation_load_rules+0x78>
			return false;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e0a3      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015b4:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015b8:	2102      	movs	r1, #2
 80015ba:	4618      	mov	r0, r3
 80015bc:	f004 f946 	bl	800584c <modbus_crc16>
 80015c0:	4603      	mov	r3, r0
 80015c2:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015c6:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015ca:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d001      	beq.n	80015d6 <automation_load_rules+0x9a>
			return false;
 80015d2:	2300      	movs	r3, #0
 80015d4:	e092      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001708 <automation_load_rules+0x1cc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	3302      	adds	r3, #2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015e6:	e07b      	b.n	80016e0 <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015e8:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ec:	461a      	mov	r2, r3
 80015ee:	0092      	lsls	r2, r2, #2
 80015f0:	441a      	add	r2, r3
 80015f2:	0052      	lsls	r2, r2, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	4639      	mov	r1, r7
 80015fc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fda6 	bl	8002152 <EEPROM_LoadBlock>
 8001606:	4603      	mov	r3, r0
 8001608:	f083 0301 	eor.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <automation_load_rules+0xda>
			return false;
 8001612:	2300      	movs	r3, #0
 8001614:	e072      	b.n	80016fc <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001616:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800161a:	461a      	mov	r2, r3
 800161c:	0092      	lsls	r2, r2, #2
 800161e:	441a      	add	r2, r3
 8001620:	0052      	lsls	r2, r2, #1
 8001622:	4413      	add	r3, r2
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800162c:	4413      	add	r3, r2
 800162e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001638:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 800163c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001640:	2202      	movs	r2, #2
 8001642:	4618      	mov	r0, r3
 8001644:	f000 fd85 	bl	8002152 <EEPROM_LoadBlock>
 8001648:	4603      	mov	r3, r0
 800164a:	f083 0301 	eor.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <automation_load_rules+0x11c>
			return false;
 8001654:	2300      	movs	r3, #0
 8001656:	e051      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001658:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800165c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001660:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001664:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001666:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800166a:	3302      	adds	r3, #2
 800166c:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001670:	4611      	mov	r1, r2
 8001672:	2216      	movs	r2, #22
 8001674:	fb01 f202 	mul.w	r2, r1, r2
 8001678:	4639      	mov	r1, r7
 800167a:	4618      	mov	r0, r3
 800167c:	f016 fd7d 	bl	801817a <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	441a      	add	r2, r3
 800168a:	0052      	lsls	r2, r2, #1
 800168c:	4413      	add	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	3302      	adds	r3, #2
 8001694:	b29a      	uxth	r2, r3
 8001696:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f004 f8d5 	bl	800584c <modbus_crc16>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016a8:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016ac:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <automation_load_rules+0x17c>
			return false;
 80016b4:	2300      	movs	r3, #0
 80016b6:	e021      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016b8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016bc:	3302      	adds	r3, #2
 80016be:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016c2:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016c6:	461a      	mov	r2, r3
 80016c8:	2316      	movs	r3, #22
 80016ca:	fb03 f202 	mul.w	r2, r3, r2
 80016ce:	463b      	mov	r3, r7
 80016d0:	4619      	mov	r1, r3
 80016d2:	480e      	ldr	r0, [pc, #56]	@ (800170c <automation_load_rules+0x1d0>)
 80016d4:	f016 fd51 	bl	801817a <memcpy>
		rule_count = saved_count;
 80016d8:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001708 <automation_load_rules+0x1cc>)
 80016de:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016e0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016e4:	4618      	mov	r0, r3
 80016e6:	f002 f803 	bl	80036f0 <io_virtual_load>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f083 0301 	eor.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <automation_load_rules+0x1be>
		return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	return true;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000644 	.word	0x20000644
 800170c:	20000384 	.word	0x20000384

08001710 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 7;

void display_Setup() {
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001714:	f000 fe94 	bl	8002440 <ssd1306_Init>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <display_Boot>:

void display_Boot(void) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001722:	2000      	movs	r0, #0
 8001724:	f000 fef6 	bl	8002514 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001728:	2114      	movs	r1, #20
 800172a:	200a      	movs	r0, #10
 800172c:	f001 f83e 	bl	80027ac <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <display_Boot+0x44>)
 8001732:	2201      	movs	r2, #1
 8001734:	9200      	str	r2, [sp, #0]
 8001736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001738:	480a      	ldr	r0, [pc, #40]	@ (8001764 <display_Boot+0x48>)
 800173a:	f001 f811 	bl	8002760 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800173e:	212d      	movs	r1, #45	@ 0x2d
 8001740:	2019      	movs	r0, #25
 8001742:	f001 f833 	bl	80027ac <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001746:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <display_Boot+0x4c>)
 8001748:	2201      	movs	r2, #1
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800174e:	4807      	ldr	r0, [pc, #28]	@ (800176c <display_Boot+0x50>)
 8001750:	f001 f806 	bl	8002760 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001754:	f000 fef6 	bl	8002544 <ssd1306_UpdateScreen>
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	0801c17c 	.word	0x0801c17c
 8001764:	0801a1f8 	.word	0x0801a1f8
 8001768:	0801c170 	.word	0x0801c170
 800176c:	0801a204 	.word	0x0801a204

08001770 <display_StatusPage>:

void display_StatusPage(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b090      	sub	sp, #64	@ 0x40
 8001774:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001776:	4bc0      	ldr	r3, [pc, #768]	@ (8001a78 <display_StatusPage+0x308>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	2b07      	cmp	r3, #7
 800177c:	f200 8351 	bhi.w	8001e22 <display_StatusPage+0x6b2>
 8001780:	a201      	add	r2, pc, #4	@ (adr r2, 8001788 <display_StatusPage+0x18>)
 8001782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001786:	bf00      	nop
 8001788:	080017a9 	.word	0x080017a9
 800178c:	0800188d 	.word	0x0800188d
 8001790:	08001983 	.word	0x08001983
 8001794:	08001abd 	.word	0x08001abd
 8001798:	08001b37 	.word	0x08001b37
 800179c:	08001bcd 	.word	0x08001bcd
 80017a0:	08001ca3 	.word	0x08001ca3
 80017a4:	08001d9d 	.word	0x08001d9d
		case 0:
			ssd1306_Fill(Black);
 80017a8:	2000      	movs	r0, #0
 80017aa:	f000 feb3 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017ae:	2100      	movs	r1, #0
 80017b0:	2019      	movs	r0, #25
 80017b2:	f000 fffb 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017b6:	4bb1      	ldr	r3, [pc, #708]	@ (8001a7c <display_StatusPage+0x30c>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	9200      	str	r2, [sp, #0]
 80017bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017be:	48b0      	ldr	r0, [pc, #704]	@ (8001a80 <display_StatusPage+0x310>)
 80017c0:	f000 ffce 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017c4:	2119      	movs	r1, #25
 80017c6:	2002      	movs	r0, #2
 80017c8:	f000 fff0 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017cc:	f004 f832 	bl	8005834 <modbusGetSlaveAddress>
 80017d0:	4603      	mov	r3, r0
 80017d2:	461a      	mov	r2, r3
 80017d4:	f107 0314 	add.w	r3, r7, #20
 80017d8:	49aa      	ldr	r1, [pc, #680]	@ (8001a84 <display_StatusPage+0x314>)
 80017da:	4618      	mov	r0, r3
 80017dc:	f016 fbce 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017e0:	4ba9      	ldr	r3, [pc, #676]	@ (8001a88 <display_StatusPage+0x318>)
 80017e2:	f107 0014 	add.w	r0, r7, #20
 80017e6:	2201      	movs	r2, #1
 80017e8:	9200      	str	r2, [sp, #0]
 80017ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017ec:	f000 ffb8 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017f0:	2128      	movs	r1, #40	@ 0x28
 80017f2:	2002      	movs	r0, #2
 80017f4:	f000 ffda 	bl	80027ac <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017f8:	f000 fdb4 	bl	8002364 <INA226_ReadBusVoltage>
 80017fc:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001800:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001804:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001810:	dd0a      	ble.n	8001828 <display_StatusPage+0xb8>
 8001812:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001814:	f7fe fec0 	bl	8000598 <__aeabi_f2d>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	f107 0014 	add.w	r0, r7, #20
 8001820:	499a      	ldr	r1, [pc, #616]	@ (8001a8c <display_StatusPage+0x31c>)
 8001822:	f016 fbab 	bl	8017f7c <siprintf>
 8001826:	e009      	b.n	800183c <display_StatusPage+0xcc>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001828:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800182a:	f7fe feb5 	bl	8000598 <__aeabi_f2d>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	f107 0014 	add.w	r0, r7, #20
 8001836:	4996      	ldr	r1, [pc, #600]	@ (8001a90 <display_StatusPage+0x320>)
 8001838:	f016 fba0 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800183c:	4b92      	ldr	r3, [pc, #584]	@ (8001a88 <display_StatusPage+0x318>)
 800183e:	f107 0014 	add.w	r0, r7, #20
 8001842:	2201      	movs	r2, #1
 8001844:	9200      	str	r2, [sp, #0]
 8001846:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001848:	f000 ff8a 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800184c:	2137      	movs	r1, #55	@ 0x37
 800184e:	2002      	movs	r0, #2
 8001850:	f000 ffac 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001854:	f000 fda6 	bl	80023a4 <INA226_ReadCurrent>
 8001858:	eef0 7a40 	vmov.f32	s15, s0
 800185c:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a94 <display_StatusPage+0x324>
 8001860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001864:	ee17 0a90 	vmov	r0, s15
 8001868:	f7fe fe96 	bl	8000598 <__aeabi_f2d>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	f107 0014 	add.w	r0, r7, #20
 8001874:	4988      	ldr	r1, [pc, #544]	@ (8001a98 <display_StatusPage+0x328>)
 8001876:	f016 fb81 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800187a:	4b83      	ldr	r3, [pc, #524]	@ (8001a88 <display_StatusPage+0x318>)
 800187c:	f107 0014 	add.w	r0, r7, #20
 8001880:	2201      	movs	r2, #1
 8001882:	9200      	str	r2, [sp, #0]
 8001884:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001886:	f000 ff6b 	bl	8002760 <ssd1306_WriteString>
			break;
 800188a:	e2ca      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 1:
			ssd1306_Fill(Black);
 800188c:	2000      	movs	r0, #0
 800188e:	f000 fe41 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001892:	2100      	movs	r1, #0
 8001894:	201e      	movs	r0, #30
 8001896:	f000 ff89 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800189a:	4b78      	ldr	r3, [pc, #480]	@ (8001a7c <display_StatusPage+0x30c>)
 800189c:	2201      	movs	r2, #1
 800189e:	9200      	str	r2, [sp, #0]
 80018a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018a2:	487e      	ldr	r0, [pc, #504]	@ (8001a9c <display_StatusPage+0x32c>)
 80018a4:	f000 ff5c 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018a8:	2119      	movs	r1, #25
 80018aa:	2002      	movs	r0, #2
 80018ac:	f000 ff7e 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018b0:	2000      	movs	r0, #0
 80018b2:	f001 f819 	bl	80028e8 <io_coil_read>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <display_StatusPage+0x150>
 80018bc:	4a78      	ldr	r2, [pc, #480]	@ (8001aa0 <display_StatusPage+0x330>)
 80018be:	e000      	b.n	80018c2 <display_StatusPage+0x152>
 80018c0:	4a78      	ldr	r2, [pc, #480]	@ (8001aa4 <display_StatusPage+0x334>)
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4978      	ldr	r1, [pc, #480]	@ (8001aa8 <display_StatusPage+0x338>)
 80018c8:	4618      	mov	r0, r3
 80018ca:	f016 fb57 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018ce:	4b6e      	ldr	r3, [pc, #440]	@ (8001a88 <display_StatusPage+0x318>)
 80018d0:	f107 0014 	add.w	r0, r7, #20
 80018d4:	2201      	movs	r2, #1
 80018d6:	9200      	str	r2, [sp, #0]
 80018d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018da:	f000 ff41 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018de:	2128      	movs	r1, #40	@ 0x28
 80018e0:	2002      	movs	r0, #2
 80018e2:	f000 ff63 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018e6:	2001      	movs	r0, #1
 80018e8:	f000 fffe 	bl	80028e8 <io_coil_read>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <display_StatusPage+0x186>
 80018f2:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa0 <display_StatusPage+0x330>)
 80018f4:	e000      	b.n	80018f8 <display_StatusPage+0x188>
 80018f6:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa4 <display_StatusPage+0x334>)
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	496b      	ldr	r1, [pc, #428]	@ (8001aac <display_StatusPage+0x33c>)
 80018fe:	4618      	mov	r0, r3
 8001900:	f016 fb3c 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001904:	4b60      	ldr	r3, [pc, #384]	@ (8001a88 <display_StatusPage+0x318>)
 8001906:	f107 0014 	add.w	r0, r7, #20
 800190a:	2201      	movs	r2, #1
 800190c:	9200      	str	r2, [sp, #0]
 800190e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001910:	f000 ff26 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001914:	2119      	movs	r1, #25
 8001916:	203c      	movs	r0, #60	@ 0x3c
 8001918:	f000 ff48 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 800191c:	2002      	movs	r0, #2
 800191e:	f000 ffe3 	bl	80028e8 <io_coil_read>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <display_StatusPage+0x1bc>
 8001928:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa0 <display_StatusPage+0x330>)
 800192a:	e000      	b.n	800192e <display_StatusPage+0x1be>
 800192c:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa4 <display_StatusPage+0x334>)
 800192e:	f107 0314 	add.w	r3, r7, #20
 8001932:	495f      	ldr	r1, [pc, #380]	@ (8001ab0 <display_StatusPage+0x340>)
 8001934:	4618      	mov	r0, r3
 8001936:	f016 fb21 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800193a:	4b53      	ldr	r3, [pc, #332]	@ (8001a88 <display_StatusPage+0x318>)
 800193c:	f107 0014 	add.w	r0, r7, #20
 8001940:	2201      	movs	r2, #1
 8001942:	9200      	str	r2, [sp, #0]
 8001944:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001946:	f000 ff0b 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800194a:	2128      	movs	r1, #40	@ 0x28
 800194c:	203c      	movs	r0, #60	@ 0x3c
 800194e:	f000 ff2d 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001952:	2003      	movs	r0, #3
 8001954:	f000 ffc8 	bl	80028e8 <io_coil_read>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <display_StatusPage+0x1f2>
 800195e:	4a50      	ldr	r2, [pc, #320]	@ (8001aa0 <display_StatusPage+0x330>)
 8001960:	e000      	b.n	8001964 <display_StatusPage+0x1f4>
 8001962:	4a50      	ldr	r2, [pc, #320]	@ (8001aa4 <display_StatusPage+0x334>)
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	4952      	ldr	r1, [pc, #328]	@ (8001ab4 <display_StatusPage+0x344>)
 800196a:	4618      	mov	r0, r3
 800196c:	f016 fb06 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001970:	4b45      	ldr	r3, [pc, #276]	@ (8001a88 <display_StatusPage+0x318>)
 8001972:	f107 0014 	add.w	r0, r7, #20
 8001976:	2201      	movs	r2, #1
 8001978:	9200      	str	r2, [sp, #0]
 800197a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800197c:	f000 fef0 	bl	8002760 <ssd1306_WriteString>
			break;
 8001980:	e24f      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 2:
			ssd1306_Fill(Black);
 8001982:	2000      	movs	r0, #0
 8001984:	f000 fdc6 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001988:	2100      	movs	r1, #0
 800198a:	2004      	movs	r0, #4
 800198c:	f000 ff0e 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001990:	4b3a      	ldr	r3, [pc, #232]	@ (8001a7c <display_StatusPage+0x30c>)
 8001992:	2201      	movs	r2, #1
 8001994:	9200      	str	r2, [sp, #0]
 8001996:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001998:	4847      	ldr	r0, [pc, #284]	@ (8001ab8 <display_StatusPage+0x348>)
 800199a:	f000 fee1 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800199e:	2119      	movs	r1, #25
 80019a0:	2002      	movs	r0, #2
 80019a2:	f000 ff03 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019a6:	2000      	movs	r0, #0
 80019a8:	f001 f848 	bl	8002a3c <io_discrete_in_read>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <display_StatusPage+0x246>
 80019b2:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa0 <display_StatusPage+0x330>)
 80019b4:	e000      	b.n	80019b8 <display_StatusPage+0x248>
 80019b6:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa4 <display_StatusPage+0x334>)
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	493a      	ldr	r1, [pc, #232]	@ (8001aa8 <display_StatusPage+0x338>)
 80019be:	4618      	mov	r0, r3
 80019c0:	f016 fadc 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019c4:	4b30      	ldr	r3, [pc, #192]	@ (8001a88 <display_StatusPage+0x318>)
 80019c6:	f107 0014 	add.w	r0, r7, #20
 80019ca:	2201      	movs	r2, #1
 80019cc:	9200      	str	r2, [sp, #0]
 80019ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d0:	f000 fec6 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019d4:	2128      	movs	r1, #40	@ 0x28
 80019d6:	2002      	movs	r0, #2
 80019d8:	f000 fee8 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019dc:	2001      	movs	r0, #1
 80019de:	f001 f82d 	bl	8002a3c <io_discrete_in_read>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <display_StatusPage+0x27c>
 80019e8:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa0 <display_StatusPage+0x330>)
 80019ea:	e000      	b.n	80019ee <display_StatusPage+0x27e>
 80019ec:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa4 <display_StatusPage+0x334>)
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	492e      	ldr	r1, [pc, #184]	@ (8001aac <display_StatusPage+0x33c>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f016 fac1 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019fa:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <display_StatusPage+0x318>)
 80019fc:	f107 0014 	add.w	r0, r7, #20
 8001a00:	2201      	movs	r2, #1
 8001a02:	9200      	str	r2, [sp, #0]
 8001a04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a06:	f000 feab 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a0a:	2119      	movs	r1, #25
 8001a0c:	203c      	movs	r0, #60	@ 0x3c
 8001a0e:	f000 fecd 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a12:	2002      	movs	r0, #2
 8001a14:	f001 f812 	bl	8002a3c <io_discrete_in_read>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <display_StatusPage+0x2b2>
 8001a1e:	4a20      	ldr	r2, [pc, #128]	@ (8001aa0 <display_StatusPage+0x330>)
 8001a20:	e000      	b.n	8001a24 <display_StatusPage+0x2b4>
 8001a22:	4a20      	ldr	r2, [pc, #128]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	4921      	ldr	r1, [pc, #132]	@ (8001ab0 <display_StatusPage+0x340>)
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f016 faa6 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a30:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <display_StatusPage+0x318>)
 8001a32:	f107 0014 	add.w	r0, r7, #20
 8001a36:	2201      	movs	r2, #1
 8001a38:	9200      	str	r2, [sp, #0]
 8001a3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a3c:	f000 fe90 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a40:	2128      	movs	r1, #40	@ 0x28
 8001a42:	203c      	movs	r0, #60	@ 0x3c
 8001a44:	f000 feb2 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a48:	2003      	movs	r0, #3
 8001a4a:	f000 fff7 	bl	8002a3c <io_discrete_in_read>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <display_StatusPage+0x2e8>
 8001a54:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <display_StatusPage+0x330>)
 8001a56:	e000      	b.n	8001a5a <display_StatusPage+0x2ea>
 8001a58:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	4915      	ldr	r1, [pc, #84]	@ (8001ab4 <display_StatusPage+0x344>)
 8001a60:	4618      	mov	r0, r3
 8001a62:	f016 fa8b 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a66:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <display_StatusPage+0x318>)
 8001a68:	f107 0014 	add.w	r0, r7, #20
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	9200      	str	r2, [sp, #0]
 8001a70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a72:	f000 fe75 	bl	8002760 <ssd1306_WriteString>
			break;
 8001a76:	e1d4      	b.n	8001e22 <display_StatusPage+0x6b2>
 8001a78:	20000646 	.word	0x20000646
 8001a7c:	0801c17c 	.word	0x0801c17c
 8001a80:	0801a210 	.word	0x0801a210
 8001a84:	0801a218 	.word	0x0801a218
 8001a88:	0801c164 	.word	0x0801c164
 8001a8c:	0801a22c 	.word	0x0801a22c
 8001a90:	0801a23c 	.word	0x0801a23c
 8001a94:	447a0000 	.word	0x447a0000
 8001a98:	0801a24c 	.word	0x0801a24c
 8001a9c:	0801a25c 	.word	0x0801a25c
 8001aa0:	0801a264 	.word	0x0801a264
 8001aa4:	0801a268 	.word	0x0801a268
 8001aa8:	0801a26c 	.word	0x0801a26c
 8001aac:	0801a274 	.word	0x0801a274
 8001ab0:	0801a27c 	.word	0x0801a27c
 8001ab4:	0801a284 	.word	0x0801a284
 8001ab8:	0801a28c 	.word	0x0801a28c
		case 3:
			ssd1306_Fill(Black);
 8001abc:	2000      	movs	r0, #0
 8001abe:	f000 fd29 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	2002      	movs	r0, #2
 8001ac6:	f000 fe71 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001aca:	4ba4      	ldr	r3, [pc, #656]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	9200      	str	r2, [sp, #0]
 8001ad0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ad2:	48a3      	ldr	r0, [pc, #652]	@ (8001d60 <display_StatusPage+0x5f0>)
 8001ad4:	f000 fe44 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001ad8:	2119      	movs	r1, #25
 8001ada:	2002      	movs	r0, #2
 8001adc:	f000 fe66 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001ae0:	2000      	movs	r0, #0
 8001ae2:	f001 f841 	bl	8002b68 <io_holding_reg_read>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	461a      	mov	r2, r3
 8001aea:	f107 0314 	add.w	r3, r7, #20
 8001aee:	499d      	ldr	r1, [pc, #628]	@ (8001d64 <display_StatusPage+0x5f4>)
 8001af0:	4618      	mov	r0, r3
 8001af2:	f016 fa43 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001af6:	4b9c      	ldr	r3, [pc, #624]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001af8:	f107 0014 	add.w	r0, r7, #20
 8001afc:	2201      	movs	r2, #1
 8001afe:	9200      	str	r2, [sp, #0]
 8001b00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b02:	f000 fe2d 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b06:	2128      	movs	r1, #40	@ 0x28
 8001b08:	2002      	movs	r0, #2
 8001b0a:	f000 fe4f 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f001 f82a 	bl	8002b68 <io_holding_reg_read>
 8001b14:	4603      	mov	r3, r0
 8001b16:	461a      	mov	r2, r3
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4993      	ldr	r1, [pc, #588]	@ (8001d6c <display_StatusPage+0x5fc>)
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f016 fa2c 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b24:	4b90      	ldr	r3, [pc, #576]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001b26:	f107 0014 	add.w	r0, r7, #20
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	9200      	str	r2, [sp, #0]
 8001b2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b30:	f000 fe16 	bl	8002760 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b34:	e175      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 4:
			ssd1306_Fill(Black);
 8001b36:	2000      	movs	r0, #0
 8001b38:	f000 fcec 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	2002      	movs	r0, #2
 8001b40:	f000 fe34 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b44:	4b85      	ldr	r3, [pc, #532]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	9200      	str	r2, [sp, #0]
 8001b4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b4c:	4884      	ldr	r0, [pc, #528]	@ (8001d60 <display_StatusPage+0x5f0>)
 8001b4e:	f000 fe07 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b52:	2119      	movs	r1, #25
 8001b54:	2002      	movs	r0, #2
 8001b56:	f000 fe29 	bl	80027ac <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode0;
			io_holding_reg_get_mode(0, &mode0);
 8001b5a:	f107 0313 	add.w	r3, r7, #19
 8001b5e:	4619      	mov	r1, r3
 8001b60:	2000      	movs	r0, #0
 8001b62:	f001 f8cd 	bl	8002d00 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0 == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001b66:	7cfb      	ldrb	r3, [r7, #19]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <display_StatusPage+0x400>
 8001b6c:	4a80      	ldr	r2, [pc, #512]	@ (8001d70 <display_StatusPage+0x600>)
 8001b6e:	e000      	b.n	8001b72 <display_StatusPage+0x402>
 8001b70:	4a80      	ldr	r2, [pc, #512]	@ (8001d74 <display_StatusPage+0x604>)
 8001b72:	f107 0314 	add.w	r3, r7, #20
 8001b76:	4980      	ldr	r1, [pc, #512]	@ (8001d78 <display_StatusPage+0x608>)
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f016 f9ff 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b7e:	4b7a      	ldr	r3, [pc, #488]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001b80:	f107 0014 	add.w	r0, r7, #20
 8001b84:	2201      	movs	r2, #1
 8001b86:	9200      	str	r2, [sp, #0]
 8001b88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b8a:	f000 fde9 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b8e:	2128      	movs	r1, #40	@ 0x28
 8001b90:	2002      	movs	r0, #2
 8001b92:	f000 fe0b 	bl	80027ac <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode1;
			io_holding_reg_get_mode(1, &mode1);
 8001b96:	f107 0312 	add.w	r3, r7, #18
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	f001 f8af 	bl	8002d00 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1 == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001ba2:	7cbb      	ldrb	r3, [r7, #18]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <display_StatusPage+0x43c>
 8001ba8:	4a71      	ldr	r2, [pc, #452]	@ (8001d70 <display_StatusPage+0x600>)
 8001baa:	e000      	b.n	8001bae <display_StatusPage+0x43e>
 8001bac:	4a71      	ldr	r2, [pc, #452]	@ (8001d74 <display_StatusPage+0x604>)
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4972      	ldr	r1, [pc, #456]	@ (8001d7c <display_StatusPage+0x60c>)
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f016 f9e1 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bba:	4b6b      	ldr	r3, [pc, #428]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001bbc:	f107 0014 	add.w	r0, r7, #20
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	9200      	str	r2, [sp, #0]
 8001bc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bc6:	f000 fdcb 	bl	8002760 <ssd1306_WriteString>

			break;
 8001bca:	e12a      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 5:
			ssd1306_Fill(Black);
 8001bcc:	2000      	movs	r0, #0
 8001bce:	f000 fca1 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	200c      	movs	r0, #12
 8001bd6:	f000 fde9 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001bda:	4b60      	ldr	r3, [pc, #384]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	9200      	str	r2, [sp, #0]
 8001be0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001be2:	4867      	ldr	r0, [pc, #412]	@ (8001d80 <display_StatusPage+0x610>)
 8001be4:	f000 fdbc 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001be8:	2119      	movs	r1, #25
 8001bea:	2002      	movs	r0, #2
 8001bec:	f000 fdde 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f001 faff 	bl	80031f4 <io_input_reg_read>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	f107 0314 	add.w	r3, r7, #20
 8001bfe:	4959      	ldr	r1, [pc, #356]	@ (8001d64 <display_StatusPage+0x5f4>)
 8001c00:	4618      	mov	r0, r3
 8001c02:	f016 f9bb 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c06:	4b58      	ldr	r3, [pc, #352]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c08:	f107 0014 	add.w	r0, r7, #20
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	9200      	str	r2, [sp, #0]
 8001c10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c12:	f000 fda5 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c16:	2128      	movs	r1, #40	@ 0x28
 8001c18:	2002      	movs	r0, #2
 8001c1a:	f000 fdc7 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001c1e:	2001      	movs	r0, #1
 8001c20:	f001 fae8 	bl	80031f4 <io_input_reg_read>
 8001c24:	4603      	mov	r3, r0
 8001c26:	461a      	mov	r2, r3
 8001c28:	f107 0314 	add.w	r3, r7, #20
 8001c2c:	494f      	ldr	r1, [pc, #316]	@ (8001d6c <display_StatusPage+0x5fc>)
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f016 f9a4 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c34:	4b4c      	ldr	r3, [pc, #304]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c36:	f107 0014 	add.w	r0, r7, #20
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	9200      	str	r2, [sp, #0]
 8001c3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c40:	f000 fd8e 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001c44:	2119      	movs	r1, #25
 8001c46:	203c      	movs	r0, #60	@ 0x3c
 8001c48:	f000 fdb0 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001c4c:	2002      	movs	r0, #2
 8001c4e:	f001 fad1 	bl	80031f4 <io_input_reg_read>
 8001c52:	4603      	mov	r3, r0
 8001c54:	461a      	mov	r2, r3
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	494a      	ldr	r1, [pc, #296]	@ (8001d84 <display_StatusPage+0x614>)
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f016 f98d 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c62:	4b41      	ldr	r3, [pc, #260]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c64:	f107 0014 	add.w	r0, r7, #20
 8001c68:	2201      	movs	r2, #1
 8001c6a:	9200      	str	r2, [sp, #0]
 8001c6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c6e:	f000 fd77 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001c72:	2128      	movs	r1, #40	@ 0x28
 8001c74:	203c      	movs	r0, #60	@ 0x3c
 8001c76:	f000 fd99 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001c7a:	2003      	movs	r0, #3
 8001c7c:	f001 faba 	bl	80031f4 <io_input_reg_read>
 8001c80:	4603      	mov	r3, r0
 8001c82:	461a      	mov	r2, r3
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	493f      	ldr	r1, [pc, #252]	@ (8001d88 <display_StatusPage+0x618>)
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f016 f976 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c90:	4b35      	ldr	r3, [pc, #212]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001c92:	f107 0014 	add.w	r0, r7, #20
 8001c96:	2201      	movs	r2, #1
 8001c98:	9200      	str	r2, [sp, #0]
 8001c9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c9c:	f000 fd60 	bl	8002760 <ssd1306_WriteString>
			break;
 8001ca0:	e0bf      	b.n	8001e22 <display_StatusPage+0x6b2>
		case 6:
			ssd1306_Fill(Black);
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	f000 fc36 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001ca8:	2100      	movs	r1, #0
 8001caa:	2007      	movs	r0, #7
 8001cac:	f000 fd7e 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <display_StatusPage+0x5ec>)
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	9200      	str	r2, [sp, #0]
 8001cb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cb8:	4834      	ldr	r0, [pc, #208]	@ (8001d8c <display_StatusPage+0x61c>)
 8001cba:	f000 fd51 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001cbe:	2119      	movs	r1, #25
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f000 fd73 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001cc6:	f7ff fae1 	bl	800128c <automation_get_rule_count>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	492f      	ldr	r1, [pc, #188]	@ (8001d90 <display_StatusPage+0x620>)
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f016 f951 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cda:	4b23      	ldr	r3, [pc, #140]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001cdc:	f107 0014 	add.w	r0, r7, #20
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	9200      	str	r2, [sp, #0]
 8001ce4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ce6:	f000 fd3b 	bl	8002760 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	823b      	strh	r3, [r7, #16]
			uint16_t virtHolding = 0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	81fb      	strh	r3, [r7, #14]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001cf2:	f107 0310 	add.w	r3, r7, #16
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	f001 fb9f 	bl	800343c <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001cfe:	f107 030e 	add.w	r3, r7, #14
 8001d02:	4619      	mov	r1, r3
 8001d04:	2001      	movs	r0, #1
 8001d06:	f001 fb99 	bl	800343c <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001d0a:	2128      	movs	r1, #40	@ 0x28
 8001d0c:	2002      	movs	r0, #2
 8001d0e:	f000 fd4d 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001d12:	8a3b      	ldrh	r3, [r7, #16]
 8001d14:	461a      	mov	r2, r3
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	491e      	ldr	r1, [pc, #120]	@ (8001d94 <display_StatusPage+0x624>)
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f016 f92d 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d22:	4b11      	ldr	r3, [pc, #68]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001d24:	f107 0014 	add.w	r0, r7, #20
 8001d28:	2201      	movs	r2, #1
 8001d2a:	9200      	str	r2, [sp, #0]
 8001d2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d2e:	f000 fd17 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001d32:	2137      	movs	r1, #55	@ 0x37
 8001d34:	2002      	movs	r0, #2
 8001d36:	f000 fd39 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001d3a:	89fb      	ldrh	r3, [r7, #14]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4915      	ldr	r1, [pc, #84]	@ (8001d98 <display_StatusPage+0x628>)
 8001d44:	4618      	mov	r0, r3
 8001d46:	f016 f919 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d4a:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <display_StatusPage+0x5f8>)
 8001d4c:	f107 0014 	add.w	r0, r7, #20
 8001d50:	2201      	movs	r2, #1
 8001d52:	9200      	str	r2, [sp, #0]
 8001d54:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d56:	f000 fd03 	bl	8002760 <ssd1306_WriteString>
			break;
 8001d5a:	e062      	b.n	8001e22 <display_StatusPage+0x6b2>
 8001d5c:	0801c17c 	.word	0x0801c17c
 8001d60:	0801a298 	.word	0x0801a298
 8001d64:	0801a2a4 	.word	0x0801a2a4
 8001d68:	0801c164 	.word	0x0801c164
 8001d6c:	0801a2ac 	.word	0x0801a2ac
 8001d70:	0801a2b4 	.word	0x0801a2b4
 8001d74:	0801a2bc 	.word	0x0801a2bc
 8001d78:	0801a26c 	.word	0x0801a26c
 8001d7c:	0801a274 	.word	0x0801a274
 8001d80:	0801a2c4 	.word	0x0801a2c4
 8001d84:	0801a2d0 	.word	0x0801a2d0
 8001d88:	0801a2d8 	.word	0x0801a2d8
 8001d8c:	0801a2e0 	.word	0x0801a2e0
 8001d90:	0801a2ec 	.word	0x0801a2ec
 8001d94:	0801a2f8 	.word	0x0801a2f8
 8001d98:	0801a308 	.word	0x0801a308
		case 7:
			ssd1306_Fill(Black);
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	f000 fbb9 	bl	8002514 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001da2:	2100      	movs	r1, #0
 8001da4:	2032      	movs	r0, #50	@ 0x32
 8001da6:	f000 fd01 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001daa:	4b2c      	ldr	r3, [pc, #176]	@ (8001e5c <display_StatusPage+0x6ec>)
 8001dac:	2201      	movs	r2, #1
 8001dae:	9200      	str	r2, [sp, #0]
 8001db0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001db2:	482b      	ldr	r0, [pc, #172]	@ (8001e60 <display_StatusPage+0x6f0>)
 8001db4:	f000 fcd4 	bl	8002760 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001db8:	1d3b      	adds	r3, r7, #4
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f005 f82a 	bl	8006e14 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001dc0:	2119      	movs	r1, #25
 8001dc2:	2002      	movs	r0, #2
 8001dc4:	f000 fcf2 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001dc8:	79bb      	ldrb	r3, [r7, #6]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	797b      	ldrb	r3, [r7, #5]
 8001dce:	4619      	mov	r1, r3
 8001dd0:	793b      	ldrb	r3, [r7, #4]
 8001dd2:	f107 0014 	add.w	r0, r7, #20
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4922      	ldr	r1, [pc, #136]	@ (8001e64 <display_StatusPage+0x6f4>)
 8001ddc:	f016 f8ce 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001de0:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <display_StatusPage+0x6f8>)
 8001de2:	f107 0014 	add.w	r0, r7, #20
 8001de6:	2201      	movs	r2, #1
 8001de8:	9200      	str	r2, [sp, #0]
 8001dea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dec:	f000 fcb8 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001df0:	2128      	movs	r1, #40	@ 0x28
 8001df2:	2002      	movs	r0, #2
 8001df4:	f000 fcda 	bl	80027ac <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001df8:	7a3b      	ldrb	r3, [r7, #8]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	7a7b      	ldrb	r3, [r7, #9]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	7abb      	ldrb	r3, [r7, #10]
 8001e02:	f107 0014 	add.w	r0, r7, #20
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	4918      	ldr	r1, [pc, #96]	@ (8001e6c <display_StatusPage+0x6fc>)
 8001e0c:	f016 f8b6 	bl	8017f7c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e10:	4b15      	ldr	r3, [pc, #84]	@ (8001e68 <display_StatusPage+0x6f8>)
 8001e12:	f107 0014 	add.w	r0, r7, #20
 8001e16:	2201      	movs	r2, #1
 8001e18:	9200      	str	r2, [sp, #0]
 8001e1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e1c:	f000 fca0 	bl	8002760 <ssd1306_WriteString>
			break;
 8001e20:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001e22:	2138      	movs	r1, #56	@ 0x38
 8001e24:	206e      	movs	r0, #110	@ 0x6e
 8001e26:	f000 fcc1 	bl	80027ac <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001e2a:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <display_StatusPage+0x700>)
 8001e2c:	881b      	ldrh	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	4b10      	ldr	r3, [pc, #64]	@ (8001e74 <display_StatusPage+0x704>)
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	f107 0014 	add.w	r0, r7, #20
 8001e38:	490f      	ldr	r1, [pc, #60]	@ (8001e78 <display_StatusPage+0x708>)
 8001e3a:	f016 f89f 	bl	8017f7c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <display_StatusPage+0x6f8>)
 8001e40:	f107 0014 	add.w	r0, r7, #20
 8001e44:	2201      	movs	r2, #1
 8001e46:	9200      	str	r2, [sp, #0]
 8001e48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e4a:	f000 fc89 	bl	8002760 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001e4e:	f000 fb79 	bl	8002544 <ssd1306_UpdateScreen>
}
 8001e52:	bf00      	nop
 8001e54:	3738      	adds	r7, #56	@ 0x38
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	0801c17c 	.word	0x0801c17c
 8001e60:	0801a31c 	.word	0x0801a31c
 8001e64:	0801a320 	.word	0x0801a320
 8001e68:	0801c164 	.word	0x0801c164
 8001e6c:	0801a330 	.word	0x0801a330
 8001e70:	20000646 	.word	0x20000646
 8001e74:	20000000 	.word	0x20000000
 8001e78:	0801a344 	.word	0x0801a344

08001e7c <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af02      	add	r7, sp, #8
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8001e86:	2000      	movs	r0, #0
 8001e88:	f000 fb44 	bl	8002514 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	2019      	movs	r0, #25
 8001e90:	f000 fc8c 	bl	80027ac <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001e94:	4b3b      	ldr	r3, [pc, #236]	@ (8001f84 <display_FactoryResetPage+0x108>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	9200      	str	r2, [sp, #0]
 8001e9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e9c:	483a      	ldr	r0, [pc, #232]	@ (8001f88 <display_FactoryResetPage+0x10c>)
 8001e9e:	f000 fc5f 	bl	8002760 <ssd1306_WriteString>

	switch (page) {
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	d867      	bhi.n	8001f78 <display_FactoryResetPage+0xfc>
 8001ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8001eb0 <display_FactoryResetPage+0x34>)
 8001eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eae:	bf00      	nop
 8001eb0:	08001ec1 	.word	0x08001ec1
 8001eb4:	08001eef 	.word	0x08001eef
 8001eb8:	08001f1d 	.word	0x08001f1d
 8001ebc:	08001f4b 	.word	0x08001f4b
		case 0:
			ssd1306_SetCursor(2, 25);
 8001ec0:	2119      	movs	r1, #25
 8001ec2:	2002      	movs	r0, #2
 8001ec4:	f000 fc72 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001ec8:	4b30      	ldr	r3, [pc, #192]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	9200      	str	r2, [sp, #0]
 8001ece:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ed0:	482f      	ldr	r0, [pc, #188]	@ (8001f90 <display_FactoryResetPage+0x114>)
 8001ed2:	f000 fc45 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001ed6:	2128      	movs	r1, #40	@ 0x28
 8001ed8:	2002      	movs	r0, #2
 8001eda:	f000 fc67 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8001ede:	4b2b      	ldr	r3, [pc, #172]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	9200      	str	r2, [sp, #0]
 8001ee4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ee6:	482b      	ldr	r0, [pc, #172]	@ (8001f94 <display_FactoryResetPage+0x118>)
 8001ee8:	f000 fc3a 	bl	8002760 <ssd1306_WriteString>
			break;
 8001eec:	e044      	b.n	8001f78 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 8001eee:	2119      	movs	r1, #25
 8001ef0:	2002      	movs	r0, #2
 8001ef2:	f000 fc5b 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8001ef6:	4b25      	ldr	r3, [pc, #148]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	9200      	str	r2, [sp, #0]
 8001efc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001efe:	4826      	ldr	r0, [pc, #152]	@ (8001f98 <display_FactoryResetPage+0x11c>)
 8001f00:	f000 fc2e 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f04:	2128      	movs	r1, #40	@ 0x28
 8001f06:	2002      	movs	r0, #2
 8001f08:	f000 fc50 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	9200      	str	r2, [sp, #0]
 8001f12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f14:	4821      	ldr	r0, [pc, #132]	@ (8001f9c <display_FactoryResetPage+0x120>)
 8001f16:	f000 fc23 	bl	8002760 <ssd1306_WriteString>
			break;
 8001f1a:	e02d      	b.n	8001f78 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8001f1c:	2119      	movs	r1, #25
 8001f1e:	2002      	movs	r0, #2
 8001f20:	f000 fc44 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8001f24:	4b19      	ldr	r3, [pc, #100]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	9200      	str	r2, [sp, #0]
 8001f2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f2c:	481c      	ldr	r0, [pc, #112]	@ (8001fa0 <display_FactoryResetPage+0x124>)
 8001f2e:	f000 fc17 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f32:	2128      	movs	r1, #40	@ 0x28
 8001f34:	2002      	movs	r0, #2
 8001f36:	f000 fc39 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	9200      	str	r2, [sp, #0]
 8001f40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f42:	4816      	ldr	r0, [pc, #88]	@ (8001f9c <display_FactoryResetPage+0x120>)
 8001f44:	f000 fc0c 	bl	8002760 <ssd1306_WriteString>
			break;
 8001f48:	e016      	b.n	8001f78 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8001f4a:	2119      	movs	r1, #25
 8001f4c:	2002      	movs	r0, #2
 8001f4e:	f000 fc2d 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001f52:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	9200      	str	r2, [sp, #0]
 8001f58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f5a:	4812      	ldr	r0, [pc, #72]	@ (8001fa4 <display_FactoryResetPage+0x128>)
 8001f5c:	f000 fc00 	bl	8002760 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f60:	2128      	movs	r1, #40	@ 0x28
 8001f62:	2002      	movs	r0, #2
 8001f64:	f000 fc22 	bl	80027ac <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001f68:	4b08      	ldr	r3, [pc, #32]	@ (8001f8c <display_FactoryResetPage+0x110>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	9200      	str	r2, [sp, #0]
 8001f6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f70:	480a      	ldr	r0, [pc, #40]	@ (8001f9c <display_FactoryResetPage+0x120>)
 8001f72:	f000 fbf5 	bl	8002760 <ssd1306_WriteString>
			break;
 8001f76:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8001f78:	f000 fae4 	bl	8002544 <ssd1306_UpdateScreen>
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	0801c17c 	.word	0x0801c17c
 8001f88:	0801a34c 	.word	0x0801a34c
 8001f8c:	0801c164 	.word	0x0801c164
 8001f90:	0801a354 	.word	0x0801a354
 8001f94:	0801a368 	.word	0x0801a368
 8001f98:	0801a378 	.word	0x0801a378
 8001f9c:	0801a204 	.word	0x0801a204
 8001fa0:	0801a38c 	.word	0x0801a38c
 8001fa4:	0801a3a0 	.word	0x0801a3a0

08001fa8 <display_BtnPress>:

void display_BtnPress() {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001fac:	4b09      	ldr	r3, [pc, #36]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fae:	881a      	ldrh	r2, [r3, #0]
 8001fb0:	4b09      	ldr	r3, [pc, #36]	@ (8001fd8 <display_BtnPress+0x30>)
 8001fb2:	881b      	ldrh	r3, [r3, #0]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d103      	bne.n	8001fc0 <display_BtnPress+0x18>
		currentPage = 0;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	801a      	strh	r2, [r3, #0]
 8001fbe:	e005      	b.n	8001fcc <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001fc0:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4b02      	ldr	r3, [pc, #8]	@ (8001fd4 <display_BtnPress+0x2c>)
 8001fca:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001fcc:	f7ff fbd0 	bl	8001770 <display_StatusPage>
}
 8001fd0:	bf00      	nop
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	20000646 	.word	0x20000646
 8001fd8:	20000000 	.word	0x20000000

08001fdc <display_setPage>:

void display_setPage(uint16_t page) {
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001fe6:	4b07      	ldr	r3, [pc, #28]	@ (8002004 <display_setPage+0x28>)
 8001fe8:	881b      	ldrh	r3, [r3, #0]
 8001fea:	88fa      	ldrh	r2, [r7, #6]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d803      	bhi.n	8001ff8 <display_setPage+0x1c>
	currentPage = page;
 8001ff0:	4a05      	ldr	r2, [pc, #20]	@ (8002008 <display_setPage+0x2c>)
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	8013      	strh	r3, [r2, #0]
 8001ff6:	e000      	b.n	8001ffa <display_setPage+0x1e>
	if (page > endPage) return;
 8001ff8:	bf00      	nop
}
 8001ffa:	370c      	adds	r7, #12
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	20000000 	.word	0x20000000
 8002008:	20000646 	.word	0x20000646

0800200c <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b08c      	sub	sp, #48	@ 0x30
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	6039      	str	r1, [r7, #0]
 8002016:	80fb      	strh	r3, [r7, #6]
 8002018:	4613      	mov	r3, r2
 800201a:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 800201c:	e04d      	b.n	80020ba <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 800201e:	88fb      	ldrh	r3, [r7, #6]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	f003 031f 	and.w	r3, r3, #31
 8002026:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 800202a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800202e:	f1c3 0320 	rsb	r3, r3, #32
 8002032:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8002036:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800203a:	b29b      	uxth	r3, r3
 800203c:	88ba      	ldrh	r2, [r7, #4]
 800203e:	429a      	cmp	r2, r3
 8002040:	d202      	bcs.n	8002048 <EEPROM_Write+0x3c>
 8002042:	88bb      	ldrh	r3, [r7, #4]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	e001      	b.n	800204c <EEPROM_Write+0x40>
 8002048:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800204c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8002050:	88fb      	ldrh	r3, [r7, #6]
 8002052:	0a1b      	lsrs	r3, r3, #8
 8002054:	b29b      	uxth	r3, r3
 8002056:	b2db      	uxtb	r3, r3
 8002058:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 800205a:	88fb      	ldrh	r3, [r7, #6]
 800205c:	b2db      	uxtb	r3, r3
 800205e:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8002060:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8002064:	f107 0308 	add.w	r3, r7, #8
 8002068:	3302      	adds	r3, #2
 800206a:	6839      	ldr	r1, [r7, #0]
 800206c:	4618      	mov	r0, r3
 800206e:	f016 f884 	bl	801817a <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8002072:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002076:	b29b      	uxth	r3, r3
 8002078:	3302      	adds	r3, #2
 800207a:	b29a      	uxth	r2, r3
 800207c:	f107 0308 	add.w	r3, r7, #8
 8002080:	4619      	mov	r1, r3
 8002082:	20ae      	movs	r0, #174	@ 0xae
 8002084:	f000 f888 	bl	8002198 <I2C_Transmit>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <EEPROM_Write+0x86>
			return false;
 800208e:	2300      	movs	r3, #0
 8002090:	e017      	b.n	80020c2 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8002092:	2005      	movs	r0, #5
 8002094:	f005 fdd0 	bl	8007c38 <HAL_Delay>

		memAddr += writeLen;
 8002098:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800209c:	b29a      	uxth	r2, r3
 800209e:	88fb      	ldrh	r3, [r7, #6]
 80020a0:	4413      	add	r3, r2
 80020a2:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 80020a4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80020a8:	683a      	ldr	r2, [r7, #0]
 80020aa:	4413      	add	r3, r2
 80020ac:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 80020ae:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	88ba      	ldrh	r2, [r7, #4]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80020ba:	88bb      	ldrh	r3, [r7, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1ae      	bne.n	800201e <EEPROM_Write+0x12>
	}

	return true;
 80020c0:	2301      	movs	r3, #1
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3730      	adds	r7, #48	@ 0x30
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b084      	sub	sp, #16
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	4603      	mov	r3, r0
 80020d2:	6039      	str	r1, [r7, #0]
 80020d4:	80fb      	strh	r3, [r7, #6]
 80020d6:	4613      	mov	r3, r2
 80020d8:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 80020da:	88fb      	ldrh	r3, [r7, #6]
 80020dc:	0a1b      	lsrs	r3, r3, #8
 80020de:	b29b      	uxth	r3, r3
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	733b      	strb	r3, [r7, #12]
 80020e4:	88fb      	ldrh	r3, [r7, #6]
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 80020ea:	f107 030c 	add.w	r3, r7, #12
 80020ee:	2202      	movs	r2, #2
 80020f0:	4619      	mov	r1, r3
 80020f2:	20ae      	movs	r0, #174	@ 0xae
 80020f4:	f000 f850 	bl	8002198 <I2C_Transmit>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <EEPROM_Read+0x38>
		return false;
 80020fe:	2300      	movs	r3, #0
 8002100:	e00b      	b.n	800211a <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8002102:	88bb      	ldrh	r3, [r7, #4]
 8002104:	461a      	mov	r2, r3
 8002106:	6839      	ldr	r1, [r7, #0]
 8002108:	20af      	movs	r0, #175	@ 0xaf
 800210a:	f000 f85f 	bl	80021cc <I2C_Receive>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <EEPROM_Read+0x4e>
		return false;
 8002114:	2300      	movs	r3, #0
 8002116:	e000      	b.n	800211a <EEPROM_Read+0x50>
	}

	return true;
 8002118:	2301      	movs	r3, #1
}
 800211a:	4618      	mov	r0, r3
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	4603      	mov	r3, r0
 800212a:	6039      	str	r1, [r7, #0]
 800212c:	80fb      	strh	r3, [r7, #6]
 800212e:	4613      	mov	r3, r2
 8002130:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8002132:	88bb      	ldrh	r3, [r7, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d101      	bne.n	800213c <EEPROM_WriteBlock+0x1a>
 8002138:	2301      	movs	r3, #1
 800213a:	e006      	b.n	800214a <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 800213c:	88ba      	ldrh	r2, [r7, #4]
 800213e:	88fb      	ldrh	r3, [r7, #6]
 8002140:	6839      	ldr	r1, [r7, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff ff62 	bl	800200c <EEPROM_Write>
 8002148:	4603      	mov	r3, r0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	4603      	mov	r3, r0
 800215a:	6039      	str	r1, [r7, #0]
 800215c:	80fb      	strh	r3, [r7, #6]
 800215e:	4613      	mov	r3, r2
 8002160:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8002162:	88ba      	ldrh	r2, [r7, #4]
 8002164:	88fb      	ldrh	r3, [r7, #6]
 8002166:	6839      	ldr	r1, [r7, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff ffae 	bl	80020ca <EEPROM_Read>
 800216e:	4603      	mov	r3, r0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002180:	4a04      	ldr	r2, [pc, #16]	@ (8002194 <I2C_Setup+0x1c>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6013      	str	r3, [r2, #0]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000648 	.word	0x20000648

08002198 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af02      	add	r7, sp, #8
 800219e:	4603      	mov	r3, r0
 80021a0:	6039      	str	r1, [r7, #0]
 80021a2:	80fb      	strh	r3, [r7, #6]
 80021a4:	4613      	mov	r3, r2
 80021a6:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80021a8:	4b07      	ldr	r3, [pc, #28]	@ (80021c8 <I2C_Transmit+0x30>)
 80021aa:	6818      	ldr	r0, [r3, #0]
 80021ac:	88bb      	ldrh	r3, [r7, #4]
 80021ae:	88f9      	ldrh	r1, [r7, #6]
 80021b0:	f04f 32ff 	mov.w	r2, #4294967295
 80021b4:	9200      	str	r2, [sp, #0]
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	f008 fa96 	bl	800a6e8 <HAL_I2C_Master_Transmit>
 80021bc:	4603      	mov	r3, r0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000648 	.word	0x20000648

080021cc <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af02      	add	r7, sp, #8
 80021d2:	4603      	mov	r3, r0
 80021d4:	6039      	str	r1, [r7, #0]
 80021d6:	80fb      	strh	r3, [r7, #6]
 80021d8:	4613      	mov	r3, r2
 80021da:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80021dc:	4b07      	ldr	r3, [pc, #28]	@ (80021fc <I2C_Receive+0x30>)
 80021de:	6818      	ldr	r0, [r3, #0]
 80021e0:	88bb      	ldrh	r3, [r7, #4]
 80021e2:	88f9      	ldrh	r1, [r7, #6]
 80021e4:	f04f 32ff 	mov.w	r2, #4294967295
 80021e8:	9200      	str	r2, [sp, #0]
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	f008 fb94 	bl	800a918 <HAL_I2C_Master_Receive>
 80021f0:	4603      	mov	r3, r0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000648 	.word	0x20000648

08002200 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b08e      	sub	sp, #56	@ 0x38
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	4608      	mov	r0, r1
 800220a:	4611      	mov	r1, r2
 800220c:	461a      	mov	r2, r3
 800220e:	4603      	mov	r3, r0
 8002210:	817b      	strh	r3, [r7, #10]
 8002212:	460b      	mov	r3, r1
 8002214:	727b      	strb	r3, [r7, #9]
 8002216:	4613      	mov	r3, r2
 8002218:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 800221a:	897b      	ldrh	r3, [r7, #10]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	b29b      	uxth	r3, r3
 8002220:	f107 0109 	add.w	r1, r7, #9
 8002224:	2201      	movs	r2, #1
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ffb6 	bl	8002198 <I2C_Transmit>
 800222c:	4603      	mov	r3, r0
 800222e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002232:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00d      	beq.n	8002256 <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 800223a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800223e:	f107 0014 	add.w	r0, r7, #20
 8002242:	4a17      	ldr	r2, [pc, #92]	@ (80022a0 <I2C_Read+0xa0>)
 8002244:	2120      	movs	r1, #32
 8002246:	f015 fe63 	bl	8017f10 <sniprintf>
		usb_serial_println(msg);
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4618      	mov	r0, r3
 8002250:	f002 fbfc 	bl	8004a4c <usb_serial_println>
 8002254:	e020      	b.n	8002298 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8002256:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	b21b      	sxth	r3, r3
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	b21b      	sxth	r3, r3
 8002264:	b29b      	uxth	r3, r3
 8002266:	88fa      	ldrh	r2, [r7, #6]
 8002268:	68f9      	ldr	r1, [r7, #12]
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff ffae 	bl	80021cc <I2C_Receive>
 8002270:	4603      	mov	r3, r0
 8002272:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002276:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00c      	beq.n	8002298 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 800227e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002282:	f107 0014 	add.w	r0, r7, #20
 8002286:	4a07      	ldr	r2, [pc, #28]	@ (80022a4 <I2C_Read+0xa4>)
 8002288:	2120      	movs	r1, #32
 800228a:	f015 fe41 	bl	8017f10 <sniprintf>
		usb_serial_println(msg);
 800228e:	f107 0314 	add.w	r3, r7, #20
 8002292:	4618      	mov	r0, r3
 8002294:	f002 fbda 	bl	8004a4c <usb_serial_println>
		return;
	}
#endif
}
 8002298:	3738      	adds	r7, #56	@ 0x38
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	0801a3b4 	.word	0x0801a3b4
 80022a4:	0801a3cc 	.word	0x0801a3cc

080022a8 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	460a      	mov	r2, r1
 80022b2:	71fb      	strb	r3, [r7, #7]
 80022b4:	4613      	mov	r3, r2
 80022b6:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 80022bc:	88bb      	ldrh	r3, [r7, #4]
 80022be:	0a1b      	lsrs	r3, r3, #8
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80022c6:	88bb      	ldrh	r3, [r7, #4]
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	2203      	movs	r2, #3
 80022d2:	4619      	mov	r1, r3
 80022d4:	2080      	movs	r0, #128	@ 0x80
 80022d6:	f7ff ff5f 	bl	8002198 <I2C_Transmit>
}
 80022da:	bf00      	nop
 80022dc:	3710      	adds	r7, #16
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b084      	sub	sp, #16
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	4603      	mov	r3, r0
 80022ea:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 80022ec:	79fa      	ldrb	r2, [r7, #7]
 80022ee:	f107 000c 	add.w	r0, r7, #12
 80022f2:	2302      	movs	r3, #2
 80022f4:	2140      	movs	r1, #64	@ 0x40
 80022f6:	f7ff ff83 	bl	8002200 <I2C_Read>
    return (data[0] << 8) | data[1];
 80022fa:	7b3b      	ldrb	r3, [r7, #12]
 80022fc:	b21b      	sxth	r3, r3
 80022fe:	021b      	lsls	r3, r3, #8
 8002300:	b21a      	sxth	r2, r3
 8002302:	7b7b      	ldrb	r3, [r7, #13]
 8002304:	b21b      	sxth	r3, r3
 8002306:	4313      	orrs	r3, r2
 8002308:	b21b      	sxth	r3, r3
 800230a:	b29b      	uxth	r3, r3
}
 800230c:	4618      	mov	r0, r3
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 800231c:	4a0a      	ldr	r2, [pc, #40]	@ (8002348 <INA226_Init+0x34>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4610      	mov	r0, r2
 8002322:	4619      	mov	r1, r3
 8002324:	2354      	movs	r3, #84	@ 0x54
 8002326:	461a      	mov	r2, r3
 8002328:	f015 ff27 	bl	801817a <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 800232c:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002330:	2000      	movs	r0, #0
 8002332:	f7ff ffb9 	bl	80022a8 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8002336:	f240 1155 	movw	r1, #341	@ 0x155
 800233a:	2005      	movs	r0, #5
 800233c:	f7ff ffb4 	bl	80022a8 <INA226_WriteRegister>
}
 8002340:	bf00      	nop
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	2000064c 	.word	0x2000064c

0800234c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8002354:	2002      	movs	r0, #2
 8002356:	f7ff ffc4 	bl	80022e2 <INA226_ReadRegister>
 800235a:	4603      	mov	r3, r0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002368:	2000      	movs	r0, #0
 800236a:	f7ff ffef 	bl	800234c <INA226_ReadBusVoltageRaw>
 800236e:	4603      	mov	r3, r0
 8002370:	ee07 3a90 	vmov	s15, r3
 8002374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002378:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002388 <INA226_ReadBusVoltage+0x24>
 800237c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002380:	eeb0 0a67 	vmov.f32	s0, s15
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	3aa3d70a 	.word	0x3aa3d70a

0800238c <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002394:	2004      	movs	r0, #4
 8002396:	f7ff ffa4 	bl	80022e2 <INA226_ReadRegister>
 800239a:	4603      	mov	r3, r0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80023a8:	2000      	movs	r0, #0
 80023aa:	f7ff ffef 	bl	800238c <INA226_ReadCurrentRaw>
 80023ae:	4603      	mov	r3, r0
 80023b0:	ee07 3a90 	vmov	s15, r3
 80023b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023b8:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80023c8 <INA226_ReadCurrent+0x24>
 80023bc:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80023c0:	eeb0 0a67 	vmov.f32	s0, s15
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	391d4952 	.word	0x391d4952

080023cc <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80023d0:	bf00      	nop
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
	...

080023dc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af04      	add	r7, sp, #16
 80023e2:	4603      	mov	r3, r0
 80023e4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80023e6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ea:	9302      	str	r3, [sp, #8]
 80023ec:	2301      	movs	r3, #1
 80023ee:	9301      	str	r3, [sp, #4]
 80023f0:	1dfb      	adds	r3, r7, #7
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	2301      	movs	r3, #1
 80023f6:	2200      	movs	r2, #0
 80023f8:	2178      	movs	r1, #120	@ 0x78
 80023fa:	4803      	ldr	r0, [pc, #12]	@ (8002408 <ssd1306_WriteCommand+0x2c>)
 80023fc:	f008 fb82 	bl	800ab04 <HAL_I2C_Mem_Write>
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20001114 	.word	0x20001114

0800240c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af04      	add	r7, sp, #16
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	b29b      	uxth	r3, r3
 800241a:	f04f 32ff 	mov.w	r2, #4294967295
 800241e:	9202      	str	r2, [sp, #8]
 8002420:	9301      	str	r3, [sp, #4]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	2301      	movs	r3, #1
 8002428:	2240      	movs	r2, #64	@ 0x40
 800242a:	2178      	movs	r1, #120	@ 0x78
 800242c:	4803      	ldr	r0, [pc, #12]	@ (800243c <ssd1306_WriteData+0x30>)
 800242e:	f008 fb69 	bl	800ab04 <HAL_I2C_Mem_Write>
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20001114 	.word	0x20001114

08002440 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002444:	f7ff ffc2 	bl	80023cc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002448:	2064      	movs	r0, #100	@ 0x64
 800244a:	f005 fbf5 	bl	8007c38 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800244e:	2000      	movs	r0, #0
 8002450:	f000 f9d8 	bl	8002804 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002454:	2020      	movs	r0, #32
 8002456:	f7ff ffc1 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800245a:	2000      	movs	r0, #0
 800245c:	f7ff ffbe 	bl	80023dc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002460:	20b0      	movs	r0, #176	@ 0xb0
 8002462:	f7ff ffbb 	bl	80023dc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002466:	20c8      	movs	r0, #200	@ 0xc8
 8002468:	f7ff ffb8 	bl	80023dc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800246c:	2000      	movs	r0, #0
 800246e:	f7ff ffb5 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002472:	2010      	movs	r0, #16
 8002474:	f7ff ffb2 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002478:	2040      	movs	r0, #64	@ 0x40
 800247a:	f7ff ffaf 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800247e:	20ff      	movs	r0, #255	@ 0xff
 8002480:	f000 f9ac 	bl	80027dc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002484:	20a1      	movs	r0, #161	@ 0xa1
 8002486:	f7ff ffa9 	bl	80023dc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800248a:	20a6      	movs	r0, #166	@ 0xa6
 800248c:	f7ff ffa6 	bl	80023dc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002490:	20a8      	movs	r0, #168	@ 0xa8
 8002492:	f7ff ffa3 	bl	80023dc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002496:	203f      	movs	r0, #63	@ 0x3f
 8002498:	f7ff ffa0 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800249c:	20a4      	movs	r0, #164	@ 0xa4
 800249e:	f7ff ff9d 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80024a2:	20d3      	movs	r0, #211	@ 0xd3
 80024a4:	f7ff ff9a 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80024a8:	2000      	movs	r0, #0
 80024aa:	f7ff ff97 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80024ae:	20d5      	movs	r0, #213	@ 0xd5
 80024b0:	f7ff ff94 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80024b4:	20f0      	movs	r0, #240	@ 0xf0
 80024b6:	f7ff ff91 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80024ba:	20d9      	movs	r0, #217	@ 0xd9
 80024bc:	f7ff ff8e 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80024c0:	2022      	movs	r0, #34	@ 0x22
 80024c2:	f7ff ff8b 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80024c6:	20da      	movs	r0, #218	@ 0xda
 80024c8:	f7ff ff88 	bl	80023dc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80024cc:	2012      	movs	r0, #18
 80024ce:	f7ff ff85 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80024d2:	20db      	movs	r0, #219	@ 0xdb
 80024d4:	f7ff ff82 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80024d8:	2020      	movs	r0, #32
 80024da:	f7ff ff7f 	bl	80023dc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80024de:	208d      	movs	r0, #141	@ 0x8d
 80024e0:	f7ff ff7c 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80024e4:	2014      	movs	r0, #20
 80024e6:	f7ff ff79 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80024ea:	2001      	movs	r0, #1
 80024ec:	f000 f98a 	bl	8002804 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80024f0:	2000      	movs	r0, #0
 80024f2:	f000 f80f 	bl	8002514 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80024f6:	f000 f825 	bl	8002544 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80024fa:	4b05      	ldr	r3, [pc, #20]	@ (8002510 <ssd1306_Init+0xd0>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <ssd1306_Init+0xd0>)
 8002502:	2200      	movs	r2, #0
 8002504:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002506:	4b02      	ldr	r3, [pc, #8]	@ (8002510 <ssd1306_Init+0xd0>)
 8002508:	2201      	movs	r2, #1
 800250a:	711a      	strb	r2, [r3, #4]
}
 800250c:	bf00      	nop
 800250e:	bd80      	pop	{r7, pc}
 8002510:	20000aa0 	.word	0x20000aa0

08002514 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <ssd1306_Fill+0x14>
 8002524:	2300      	movs	r3, #0
 8002526:	e000      	b.n	800252a <ssd1306_Fill+0x16>
 8002528:	23ff      	movs	r3, #255	@ 0xff
 800252a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800252e:	4619      	mov	r1, r3
 8002530:	4803      	ldr	r0, [pc, #12]	@ (8002540 <ssd1306_Fill+0x2c>)
 8002532:	f015 fda2 	bl	801807a <memset>
}
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	200006a0 	.word	0x200006a0

08002544 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800254a:	2300      	movs	r3, #0
 800254c:	71fb      	strb	r3, [r7, #7]
 800254e:	e016      	b.n	800257e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	3b50      	subs	r3, #80	@ 0x50
 8002554:	b2db      	uxtb	r3, r3
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff ff40 	bl	80023dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800255c:	2000      	movs	r0, #0
 800255e:	f7ff ff3d 	bl	80023dc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002562:	2010      	movs	r0, #16
 8002564:	f7ff ff3a 	bl	80023dc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	01db      	lsls	r3, r3, #7
 800256c:	4a08      	ldr	r2, [pc, #32]	@ (8002590 <ssd1306_UpdateScreen+0x4c>)
 800256e:	4413      	add	r3, r2
 8002570:	2180      	movs	r1, #128	@ 0x80
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff ff4a 	bl	800240c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	3301      	adds	r3, #1
 800257c:	71fb      	strb	r3, [r7, #7]
 800257e:	79fb      	ldrb	r3, [r7, #7]
 8002580:	2b07      	cmp	r3, #7
 8002582:	d9e5      	bls.n	8002550 <ssd1306_UpdateScreen+0xc>
    }
}
 8002584:	bf00      	nop
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200006a0 	.word	0x200006a0

08002594 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
 800259e:	460b      	mov	r3, r1
 80025a0:	71bb      	strb	r3, [r7, #6]
 80025a2:	4613      	mov	r3, r2
 80025a4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80025a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	db3d      	blt.n	800262a <ssd1306_DrawPixel+0x96>
 80025ae:	79bb      	ldrb	r3, [r7, #6]
 80025b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80025b2:	d83a      	bhi.n	800262a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80025b4:	797b      	ldrb	r3, [r7, #5]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d11a      	bne.n	80025f0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80025ba:	79fa      	ldrb	r2, [r7, #7]
 80025bc:	79bb      	ldrb	r3, [r7, #6]
 80025be:	08db      	lsrs	r3, r3, #3
 80025c0:	b2d8      	uxtb	r0, r3
 80025c2:	4603      	mov	r3, r0
 80025c4:	01db      	lsls	r3, r3, #7
 80025c6:	4413      	add	r3, r2
 80025c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 80025ca:	5cd3      	ldrb	r3, [r2, r3]
 80025cc:	b25a      	sxtb	r2, r3
 80025ce:	79bb      	ldrb	r3, [r7, #6]
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	2101      	movs	r1, #1
 80025d6:	fa01 f303 	lsl.w	r3, r1, r3
 80025da:	b25b      	sxtb	r3, r3
 80025dc:	4313      	orrs	r3, r2
 80025de:	b259      	sxtb	r1, r3
 80025e0:	79fa      	ldrb	r2, [r7, #7]
 80025e2:	4603      	mov	r3, r0
 80025e4:	01db      	lsls	r3, r3, #7
 80025e6:	4413      	add	r3, r2
 80025e8:	b2c9      	uxtb	r1, r1
 80025ea:	4a13      	ldr	r2, [pc, #76]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 80025ec:	54d1      	strb	r1, [r2, r3]
 80025ee:	e01d      	b.n	800262c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80025f0:	79fa      	ldrb	r2, [r7, #7]
 80025f2:	79bb      	ldrb	r3, [r7, #6]
 80025f4:	08db      	lsrs	r3, r3, #3
 80025f6:	b2d8      	uxtb	r0, r3
 80025f8:	4603      	mov	r3, r0
 80025fa:	01db      	lsls	r3, r3, #7
 80025fc:	4413      	add	r3, r2
 80025fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 8002600:	5cd3      	ldrb	r3, [r2, r3]
 8002602:	b25a      	sxtb	r2, r3
 8002604:	79bb      	ldrb	r3, [r7, #6]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	2101      	movs	r1, #1
 800260c:	fa01 f303 	lsl.w	r3, r1, r3
 8002610:	b25b      	sxtb	r3, r3
 8002612:	43db      	mvns	r3, r3
 8002614:	b25b      	sxtb	r3, r3
 8002616:	4013      	ands	r3, r2
 8002618:	b259      	sxtb	r1, r3
 800261a:	79fa      	ldrb	r2, [r7, #7]
 800261c:	4603      	mov	r3, r0
 800261e:	01db      	lsls	r3, r3, #7
 8002620:	4413      	add	r3, r2
 8002622:	b2c9      	uxtb	r1, r1
 8002624:	4a04      	ldr	r2, [pc, #16]	@ (8002638 <ssd1306_DrawPixel+0xa4>)
 8002626:	54d1      	strb	r1, [r2, r3]
 8002628:	e000      	b.n	800262c <ssd1306_DrawPixel+0x98>
        return;
 800262a:	bf00      	nop
    }
}
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	200006a0 	.word	0x200006a0

0800263c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800263c:	b590      	push	{r4, r7, lr}
 800263e:	b089      	sub	sp, #36	@ 0x24
 8002640:	af00      	add	r7, sp, #0
 8002642:	4604      	mov	r4, r0
 8002644:	4638      	mov	r0, r7
 8002646:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800264a:	4623      	mov	r3, r4
 800264c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800264e:	7bfb      	ldrb	r3, [r7, #15]
 8002650:	2b1f      	cmp	r3, #31
 8002652:	d902      	bls.n	800265a <ssd1306_WriteChar+0x1e>
 8002654:	7bfb      	ldrb	r3, [r7, #15]
 8002656:	2b7e      	cmp	r3, #126	@ 0x7e
 8002658:	d901      	bls.n	800265e <ssd1306_WriteChar+0x22>
        return 0;
 800265a:	2300      	movs	r3, #0
 800265c:	e079      	b.n	8002752 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d005      	beq.n	8002670 <ssd1306_WriteChar+0x34>
 8002664:	68ba      	ldr	r2, [r7, #8]
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	3b20      	subs	r3, #32
 800266a:	4413      	add	r3, r2
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	e000      	b.n	8002672 <ssd1306_WriteChar+0x36>
 8002670:	783b      	ldrb	r3, [r7, #0]
 8002672:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002674:	4b39      	ldr	r3, [pc, #228]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	461a      	mov	r2, r3
 800267a:	7dfb      	ldrb	r3, [r7, #23]
 800267c:	4413      	add	r3, r2
 800267e:	2b80      	cmp	r3, #128	@ 0x80
 8002680:	dc06      	bgt.n	8002690 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002682:	4b36      	ldr	r3, [pc, #216]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002684:	885b      	ldrh	r3, [r3, #2]
 8002686:	461a      	mov	r2, r3
 8002688:	787b      	ldrb	r3, [r7, #1]
 800268a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800268c:	2b40      	cmp	r3, #64	@ 0x40
 800268e:	dd01      	ble.n	8002694 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002690:	2300      	movs	r3, #0
 8002692:	e05e      	b.n	8002752 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002694:	2300      	movs	r3, #0
 8002696:	61fb      	str	r3, [r7, #28]
 8002698:	e04d      	b.n	8002736 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	7bfb      	ldrb	r3, [r7, #15]
 800269e:	3b20      	subs	r3, #32
 80026a0:	7879      	ldrb	r1, [r7, #1]
 80026a2:	fb01 f303 	mul.w	r3, r1, r3
 80026a6:	4619      	mov	r1, r3
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	440b      	add	r3, r1
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	4413      	add	r3, r2
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80026b4:	2300      	movs	r3, #0
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	e036      	b.n	8002728 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d013      	beq.n	80026f2 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80026ca:	4b24      	ldr	r3, [pc, #144]	@ (800275c <ssd1306_WriteChar+0x120>)
 80026cc:	881b      	ldrh	r3, [r3, #0]
 80026ce:	b2da      	uxtb	r2, r3
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	4413      	add	r3, r2
 80026d6:	b2d8      	uxtb	r0, r3
 80026d8:	4b20      	ldr	r3, [pc, #128]	@ (800275c <ssd1306_WriteChar+0x120>)
 80026da:	885b      	ldrh	r3, [r3, #2]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	4413      	add	r3, r2
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80026ea:	4619      	mov	r1, r3
 80026ec:	f7ff ff52 	bl	8002594 <ssd1306_DrawPixel>
 80026f0:	e017      	b.n	8002722 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80026f2:	4b1a      	ldr	r3, [pc, #104]	@ (800275c <ssd1306_WriteChar+0x120>)
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	4413      	add	r3, r2
 80026fe:	b2d8      	uxtb	r0, r3
 8002700:	4b16      	ldr	r3, [pc, #88]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002702:	885b      	ldrh	r3, [r3, #2]
 8002704:	b2da      	uxtb	r2, r3
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	4413      	add	r3, r2
 800270c:	b2d9      	uxtb	r1, r3
 800270e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002712:	2b00      	cmp	r3, #0
 8002714:	bf0c      	ite	eq
 8002716:	2301      	moveq	r3, #1
 8002718:	2300      	movne	r3, #0
 800271a:	b2db      	uxtb	r3, r3
 800271c:	461a      	mov	r2, r3
 800271e:	f7ff ff39 	bl	8002594 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	3301      	adds	r3, #1
 8002726:	61bb      	str	r3, [r7, #24]
 8002728:	7dfb      	ldrb	r3, [r7, #23]
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	429a      	cmp	r2, r3
 800272e:	d3c4      	bcc.n	80026ba <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	3301      	adds	r3, #1
 8002734:	61fb      	str	r3, [r7, #28]
 8002736:	787b      	ldrb	r3, [r7, #1]
 8002738:	461a      	mov	r2, r3
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	4293      	cmp	r3, r2
 800273e:	d3ac      	bcc.n	800269a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <ssd1306_WriteChar+0x120>)
 8002742:	881a      	ldrh	r2, [r3, #0]
 8002744:	7dfb      	ldrb	r3, [r7, #23]
 8002746:	b29b      	uxth	r3, r3
 8002748:	4413      	add	r3, r2
 800274a:	b29a      	uxth	r2, r3
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <ssd1306_WriteChar+0x120>)
 800274e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002750:	7bfb      	ldrb	r3, [r7, #15]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3724      	adds	r7, #36	@ 0x24
 8002756:	46bd      	mov	sp, r7
 8002758:	bd90      	pop	{r4, r7, pc}
 800275a:	bf00      	nop
 800275c:	20000aa0 	.word	0x20000aa0

08002760 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af02      	add	r7, sp, #8
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	4638      	mov	r0, r7
 800276a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800276e:	e013      	b.n	8002798 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	7818      	ldrb	r0, [r3, #0]
 8002774:	7e3b      	ldrb	r3, [r7, #24]
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	463b      	mov	r3, r7
 800277a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800277c:	f7ff ff5e 	bl	800263c <ssd1306_WriteChar>
 8002780:	4603      	mov	r3, r0
 8002782:	461a      	mov	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d002      	beq.n	8002792 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	e008      	b.n	80027a4 <ssd1306_WriteString+0x44>
        }
        str++;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	3301      	adds	r3, #1
 8002796:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1e7      	bne.n	8002770 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	781b      	ldrb	r3, [r3, #0]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	460a      	mov	r2, r1
 80027b6:	71fb      	strb	r3, [r7, #7]
 80027b8:	4613      	mov	r3, r2
 80027ba:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	b29a      	uxth	r2, r3
 80027c0:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <ssd1306_SetCursor+0x2c>)
 80027c2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80027c4:	79bb      	ldrb	r3, [r7, #6]
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	4b03      	ldr	r3, [pc, #12]	@ (80027d8 <ssd1306_SetCursor+0x2c>)
 80027ca:	805a      	strh	r2, [r3, #2]
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	20000aa0 	.word	0x20000aa0

080027dc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80027e6:	2381      	movs	r3, #129	@ 0x81
 80027e8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff fdf5 	bl	80023dc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80027f2:	79fb      	ldrb	r3, [r7, #7]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fdf1 	bl	80023dc <ssd1306_WriteCommand>
}
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
	...

08002804 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002814:	23af      	movs	r3, #175	@ 0xaf
 8002816:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002818:	4b08      	ldr	r3, [pc, #32]	@ (800283c <ssd1306_SetDisplayOn+0x38>)
 800281a:	2201      	movs	r2, #1
 800281c:	715a      	strb	r2, [r3, #5]
 800281e:	e004      	b.n	800282a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002820:	23ae      	movs	r3, #174	@ 0xae
 8002822:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002824:	4b05      	ldr	r3, [pc, #20]	@ (800283c <ssd1306_SetDisplayOn+0x38>)
 8002826:	2200      	movs	r2, #0
 8002828:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800282a:	7bfb      	ldrb	r3, [r7, #15]
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff fdd5 	bl	80023dc <ssd1306_WriteCommand>
}
 8002832:	bf00      	nop
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000aa0 	.word	0x20000aa0

08002840 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 800284a:	4b23      	ldr	r3, [pc, #140]	@ (80028d8 <io_coil_add_channel+0x98>)
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	2b20      	cmp	r3, #32
 8002850:	d101      	bne.n	8002856 <io_coil_add_channel+0x16>
		return false;
 8002852:	2300      	movs	r3, #0
 8002854:	e039      	b.n	80028ca <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a20      	ldr	r2, [pc, #128]	@ (80028dc <io_coil_add_channel+0x9c>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d10b      	bne.n	8002876 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 800285e:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <io_coil_add_channel+0xa0>)
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	2b03      	cmp	r3, #3
 8002864:	d901      	bls.n	800286a <io_coil_add_channel+0x2a>
			return false;
 8002866:	2300      	movs	r3, #0
 8002868:	e02f      	b.n	80028ca <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 800286a:	4b1d      	ldr	r3, [pc, #116]	@ (80028e0 <io_coil_add_channel+0xa0>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	3301      	adds	r3, #1
 8002870:	b29a      	uxth	r2, r3
 8002872:	4b1b      	ldr	r3, [pc, #108]	@ (80028e0 <io_coil_add_channel+0xa0>)
 8002874:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002876:	4b18      	ldr	r3, [pc, #96]	@ (80028d8 <io_coil_add_channel+0x98>)
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	4619      	mov	r1, r3
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <io_coil_add_channel+0xa4>)
 800287e:	460b      	mov	r3, r1
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	440b      	add	r3, r1
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 800288c:	4b12      	ldr	r3, [pc, #72]	@ (80028d8 <io_coil_add_channel+0x98>)
 800288e:	881b      	ldrh	r3, [r3, #0]
 8002890:	4619      	mov	r1, r3
 8002892:	4a14      	ldr	r2, [pc, #80]	@ (80028e4 <io_coil_add_channel+0xa4>)
 8002894:	460b      	mov	r3, r1
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	440b      	add	r3, r1
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	4413      	add	r3, r2
 800289e:	3304      	adds	r3, #4
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80028a4:	4b0c      	ldr	r3, [pc, #48]	@ (80028d8 <io_coil_add_channel+0x98>)
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	4619      	mov	r1, r3
 80028aa:	4a0e      	ldr	r2, [pc, #56]	@ (80028e4 <io_coil_add_channel+0xa4>)
 80028ac:	460b      	mov	r3, r1
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	440b      	add	r3, r1
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	4413      	add	r3, r2
 80028b6:	3308      	adds	r3, #8
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 80028bc:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <io_coil_add_channel+0x98>)
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	3301      	adds	r3, #1
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	4b04      	ldr	r3, [pc, #16]	@ (80028d8 <io_coil_add_channel+0x98>)
 80028c6:	801a      	strh	r2, [r3, #0]
	return true;
 80028c8:	2301      	movs	r3, #1
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	20000c28 	.word	0x20000c28
 80028dc:	080029a9 	.word	0x080029a9
 80028e0:	20000c2a 	.word	0x20000c2a
 80028e4:	20000aa8 	.word	0x20000aa8

080028e8 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 80028f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002920 <io_coil_read+0x38>)
 80028f4:	881b      	ldrh	r3, [r3, #0]
 80028f6:	88fa      	ldrh	r2, [r7, #6]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d209      	bcs.n	8002910 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 80028fc:	88fa      	ldrh	r2, [r7, #6]
 80028fe:	4909      	ldr	r1, [pc, #36]	@ (8002924 <io_coil_read+0x3c>)
 8002900:	4613      	mov	r3, r2
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	4413      	add	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	440b      	add	r3, r1
 800290a:	3308      	adds	r3, #8
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	e000      	b.n	8002912 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	20000c28 	.word	0x20000c28
 8002924:	20000aa8 	.word	0x20000aa8

08002928 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002928:	b590      	push	{r4, r7, lr}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	460a      	mov	r2, r1
 8002932:	80fb      	strh	r3, [r7, #6]
 8002934:	4613      	mov	r3, r2
 8002936:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002938:	4b19      	ldr	r3, [pc, #100]	@ (80029a0 <io_coil_write+0x78>)
 800293a:	881b      	ldrh	r3, [r3, #0]
 800293c:	88fa      	ldrh	r2, [r7, #6]
 800293e:	429a      	cmp	r2, r3
 8002940:	d229      	bcs.n	8002996 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002942:	88fa      	ldrh	r2, [r7, #6]
 8002944:	4917      	ldr	r1, [pc, #92]	@ (80029a4 <io_coil_write+0x7c>)
 8002946:	4613      	mov	r3, r2
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	4413      	add	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	440b      	add	r3, r1
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d015      	beq.n	8002982 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002956:	88fa      	ldrh	r2, [r7, #6]
 8002958:	4912      	ldr	r1, [pc, #72]	@ (80029a4 <io_coil_write+0x7c>)
 800295a:	4613      	mov	r3, r2
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4413      	add	r3, r2
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	440b      	add	r3, r1
 8002964:	681c      	ldr	r4, [r3, #0]
 8002966:	88fa      	ldrh	r2, [r7, #6]
 8002968:	490e      	ldr	r1, [pc, #56]	@ (80029a4 <io_coil_write+0x7c>)
 800296a:	4613      	mov	r3, r2
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	4413      	add	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	440b      	add	r3, r1
 8002974:	3304      	adds	r3, #4
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	797a      	ldrb	r2, [r7, #5]
 800297a:	b292      	uxth	r2, r2
 800297c:	4611      	mov	r1, r2
 800297e:	4618      	mov	r0, r3
 8002980:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002982:	88fa      	ldrh	r2, [r7, #6]
 8002984:	4907      	ldr	r1, [pc, #28]	@ (80029a4 <io_coil_write+0x7c>)
 8002986:	4613      	mov	r3, r2
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	4413      	add	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	440b      	add	r3, r1
 8002990:	3308      	adds	r3, #8
 8002992:	797a      	ldrb	r2, [r7, #5]
 8002994:	701a      	strb	r2, [r3, #0]
	}
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bd90      	pop	{r4, r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000c28 	.word	0x20000c28
 80029a4:	20000aa8 	.word	0x20000aa8

080029a8 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	460b      	mov	r3, r1
 80029b2:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6818      	ldr	r0, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	889b      	ldrh	r3, [r3, #4]
 80029c0:	78fa      	ldrb	r2, [r7, #3]
 80029c2:	4619      	mov	r1, r3
 80029c4:	f007 fddc 	bl	800a580 <HAL_GPIO_WritePin>
}
 80029c8:	bf00      	nop
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a13      	ldr	r2, [pc, #76]	@ (8002a2c <io_discrete_in_add_channel+0x5c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d109      	bne.n	80029f6 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 80029e2:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <io_discrete_in_add_channel+0x60>)
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d81a      	bhi.n	8002a20 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 80029ea:	4b11      	ldr	r3, [pc, #68]	@ (8002a30 <io_discrete_in_add_channel+0x60>)
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	3301      	adds	r3, #1
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002a30 <io_discrete_in_add_channel+0x60>)
 80029f4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 80029f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 80029f8:	881b      	ldrh	r3, [r3, #0]
 80029fa:	4619      	mov	r1, r3
 80029fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002a38 <io_discrete_in_add_channel+0x68>)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002a04:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 8002a06:	881b      	ldrh	r3, [r3, #0]
 8002a08:	4a0b      	ldr	r2, [pc, #44]	@ (8002a38 <io_discrete_in_add_channel+0x68>)
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	4413      	add	r3, r2
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002a12:	4b08      	ldr	r3, [pc, #32]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 8002a14:	881b      	ldrh	r3, [r3, #0]
 8002a16:	3301      	adds	r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <io_discrete_in_add_channel+0x64>)
 8002a1c:	801a      	strh	r2, [r3, #0]
 8002a1e:	e000      	b.n	8002a22 <io_discrete_in_add_channel+0x52>
			return;
 8002a20:	bf00      	nop
}
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	08002a7d 	.word	0x08002a7d
 8002a30:	20000c4e 	.word	0x20000c4e
 8002a34:	20000c4c 	.word	0x20000c4c
 8002a38:	20000c2c 	.word	0x20000c2c

08002a3c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002a46:	4b0b      	ldr	r3, [pc, #44]	@ (8002a74 <io_discrete_in_read+0x38>)
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	88fa      	ldrh	r2, [r7, #6]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d20c      	bcs.n	8002a6a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	4a09      	ldr	r2, [pc, #36]	@ (8002a78 <io_discrete_in_read+0x3c>)
 8002a54:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002a58:	88fb      	ldrh	r3, [r7, #6]
 8002a5a:	4907      	ldr	r1, [pc, #28]	@ (8002a78 <io_discrete_in_read+0x3c>)
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	440b      	add	r3, r1
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	4618      	mov	r0, r3
 8002a64:	4790      	blx	r2
 8002a66:	4603      	mov	r3, r0
 8002a68:	e000      	b.n	8002a6c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3708      	adds	r7, #8
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20000c4c 	.word	0x20000c4c
 8002a78:	20000c2c 	.word	0x20000c2c

08002a7c <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	889b      	ldrh	r3, [r3, #4]
 8002a90:	4619      	mov	r1, r3
 8002a92:	4610      	mov	r0, r2
 8002a94:	f007 fd5c 	bl	800a550 <HAL_GPIO_ReadPin>
 8002a98:	4603      	mov	r3, r0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002ab2:	4b29      	ldr	r3, [pc, #164]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	2b20      	cmp	r3, #32
 8002ab8:	d101      	bne.n	8002abe <io_holding_reg_add_channel+0x1a>
		return false;
 8002aba:	2300      	movs	r3, #0
 8002abc:	e045      	b.n	8002b4a <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	4a26      	ldr	r2, [pc, #152]	@ (8002b5c <io_holding_reg_add_channel+0xb8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d10b      	bne.n	8002ade <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002ac6:	4b26      	ldr	r3, [pc, #152]	@ (8002b60 <io_holding_reg_add_channel+0xbc>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d901      	bls.n	8002ad2 <io_holding_reg_add_channel+0x2e>
			return false;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	e03b      	b.n	8002b4a <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002ad2:	4b23      	ldr	r3, [pc, #140]	@ (8002b60 <io_holding_reg_add_channel+0xbc>)
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <io_holding_reg_add_channel+0xbc>)
 8002adc:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002ade:	4b1e      	ldr	r3, [pc, #120]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002ae0:	881b      	ldrh	r3, [r3, #0]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	440b      	add	r3, r1
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002af4:	4b18      	ldr	r3, [pc, #96]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	4619      	mov	r1, r3
 8002afa:	4a1a      	ldr	r2, [pc, #104]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002afc:	460b      	mov	r3, r1
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	440b      	add	r3, r1
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	3304      	adds	r3, #4
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002b0c:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	4619      	mov	r1, r3
 8002b12:	4a14      	ldr	r2, [pc, #80]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002b14:	460b      	mov	r3, r1
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	440b      	add	r3, r1
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	3308      	adds	r3, #8
 8002b20:	2200      	movs	r2, #0
 8002b22:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8002b24:	4b0c      	ldr	r3, [pc, #48]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002b64 <io_holding_reg_add_channel+0xc0>)
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	440b      	add	r3, r1
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	330a      	adds	r3, #10
 8002b38:	79fa      	ldrb	r2, [r7, #7]
 8002b3a:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8002b3c:	4b06      	ldr	r3, [pc, #24]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	3301      	adds	r3, #1
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	4b04      	ldr	r3, [pc, #16]	@ (8002b58 <io_holding_reg_add_channel+0xb4>)
 8002b46:	801a      	strh	r2, [r3, #0]
	return true;
 8002b48:	2301      	movs	r3, #1
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	20000dd0 	.word	0x20000dd0
 8002b5c:	08002c35 	.word	0x08002c35
 8002b60:	20000dd2 	.word	0x20000dd2
 8002b64:	20000c50 	.word	0x20000c50

08002b68 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002b72:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba0 <io_holding_reg_read+0x38>)
 8002b74:	881b      	ldrh	r3, [r3, #0]
 8002b76:	88fa      	ldrh	r2, [r7, #6]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d209      	bcs.n	8002b90 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002b7c:	88fa      	ldrh	r2, [r7, #6]
 8002b7e:	4909      	ldr	r1, [pc, #36]	@ (8002ba4 <io_holding_reg_read+0x3c>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	4413      	add	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	3308      	adds	r3, #8
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	e000      	b.n	8002b92 <io_holding_reg_read+0x2a>
	}
	return 0;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	20000dd0 	.word	0x20000dd0
 8002ba4:	20000c50 	.word	0x20000c50

08002ba8 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002ba8:	b590      	push	{r4, r7, lr}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	460a      	mov	r2, r1
 8002bb2:	80fb      	strh	r3, [r7, #6]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c2c <io_holding_reg_write+0x84>)
 8002bba:	881b      	ldrh	r3, [r3, #0]
 8002bbc:	88fa      	ldrh	r2, [r7, #6]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d230      	bcs.n	8002c24 <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 8002bc2:	88fa      	ldrh	r2, [r7, #6]
 8002bc4:	491a      	ldr	r1, [pc, #104]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	4413      	add	r3, r2
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	440b      	add	r3, r1
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d01c      	beq.n	8002c10 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 8002bd6:	88fa      	ldrh	r2, [r7, #6]
 8002bd8:	4915      	ldr	r1, [pc, #84]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bda:	4613      	mov	r3, r2
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	4413      	add	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	440b      	add	r3, r1
 8002be4:	681c      	ldr	r4, [r3, #0]
 8002be6:	88fa      	ldrh	r2, [r7, #6]
 8002be8:	4911      	ldr	r1, [pc, #68]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bea:	4613      	mov	r3, r2
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	6818      	ldr	r0, [r3, #0]
 8002bf8:	88fa      	ldrh	r2, [r7, #6]
 8002bfa:	490d      	ldr	r1, [pc, #52]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	4413      	add	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	440b      	add	r3, r1
 8002c06:	330a      	adds	r3, #10
 8002c08:	781a      	ldrb	r2, [r3, #0]
 8002c0a:	88bb      	ldrh	r3, [r7, #4]
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002c10:	88fa      	ldrh	r2, [r7, #6]
 8002c12:	4907      	ldr	r1, [pc, #28]	@ (8002c30 <io_holding_reg_write+0x88>)
 8002c14:	4613      	mov	r3, r2
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	4413      	add	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	3308      	adds	r3, #8
 8002c20:	88ba      	ldrh	r2, [r7, #4]
 8002c22:	801a      	strh	r2, [r3, #0]
	}
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd90      	pop	{r4, r7, pc}
 8002c2c:	20000dd0 	.word	0x20000dd0
 8002c30:	20000c50 	.word	0x20000c50

08002c34 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	807b      	strh	r3, [r7, #2]
 8002c40:	4613      	mov	r3, r2
 8002c42:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002c44:	4b1a      	ldr	r3, [pc, #104]	@ (8002cb0 <dac_write_func+0x7c>)
 8002c46:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 8002c48:	787b      	ldrb	r3, [r7, #1]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d002      	beq.n	8002c54 <dac_write_func+0x20>
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d00a      	beq.n	8002c68 <dac_write_func+0x34>
 8002c52:	e01e      	b.n	8002c92 <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8002c54:	887a      	ldrh	r2, [r7, #2]
 8002c56:	4613      	mov	r3, r2
 8002c58:	031b      	lsls	r3, r3, #12
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	4a15      	ldr	r2, [pc, #84]	@ (8002cb4 <dac_write_func+0x80>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	0bdb      	lsrs	r3, r3, #15
 8002c64:	617b      	str	r3, [r7, #20]
				break;
 8002c66:	e014      	b.n	8002c92 <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 8002c68:	f240 3311 	movw	r3, #785	@ 0x311
 8002c6c:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8002c6e:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8002c72:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8002c74:	89ba      	ldrh	r2, [r7, #12]
 8002c76:	89fb      	ldrh	r3, [r7, #14]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8002c7c:	89fa      	ldrh	r2, [r7, #14]
 8002c7e:	887b      	ldrh	r3, [r7, #2]
 8002c80:	8979      	ldrh	r1, [r7, #10]
 8002c82:	fb01 f303 	mul.w	r3, r1, r3
 8002c86:	490b      	ldr	r1, [pc, #44]	@ (8002cb4 <dac_write_func+0x80>)
 8002c88:	fba1 1303 	umull	r1, r3, r1, r3
 8002c8c:	0bdb      	lsrs	r3, r3, #15
 8002c8e:	4413      	add	r3, r2
 8002c90:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	2200      	movs	r2, #0
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	6938      	ldr	r0, [r7, #16]
 8002c9a:	f006 fdbd 	bl	8009818 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	6938      	ldr	r0, [r7, #16]
 8002ca2:	f006 fd4d 	bl	8009740 <HAL_DAC_Start>
#endif
}
 8002ca6:	bf00      	nop
 8002ca8:	3718      	adds	r7, #24
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20001100 	.word	0x20001100
 8002cb4:	80008001 	.word	0x80008001

08002cb8 <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	460a      	mov	r2, r1
 8002cc2:	80fb      	strh	r3, [r7, #6]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <io_holding_reg_set_mode+0x40>)
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	88fa      	ldrh	r2, [r7, #6]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d20d      	bcs.n	8002cee <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 8002cd2:	88fa      	ldrh	r2, [r7, #6]
 8002cd4:	4909      	ldr	r1, [pc, #36]	@ (8002cfc <io_holding_reg_set_mode+0x44>)
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	4413      	add	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	440b      	add	r3, r1
 8002ce0:	330a      	adds	r3, #10
 8002ce2:	797a      	ldrb	r2, [r7, #5]
 8002ce4:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8002ce6:	f7fe fb5d 	bl	80013a4 <automation_save_rules>
 8002cea:	4603      	mov	r3, r0
 8002cec:	e000      	b.n	8002cf0 <io_holding_reg_set_mode+0x38>
	}
	return false;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	20000dd0 	.word	0x20000dd0
 8002cfc:	20000c50 	.word	0x20000c50

08002d00 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	6039      	str	r1, [r7, #0]
 8002d0a:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d40 <io_holding_reg_get_mode+0x40>)
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	88fa      	ldrh	r2, [r7, #6]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d20c      	bcs.n	8002d30 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 8002d16:	88fa      	ldrh	r2, [r7, #6]
 8002d18:	490a      	ldr	r1, [pc, #40]	@ (8002d44 <io_holding_reg_get_mode+0x44>)
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	4413      	add	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	440b      	add	r3, r1
 8002d24:	330a      	adds	r3, #10
 8002d26:	781a      	ldrb	r2, [r3, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	701a      	strb	r2, [r3, #0]
		return true;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <io_holding_reg_get_mode+0x32>
	}
	return false;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000dd0 	.word	0x20000dd0
 8002d44:	20000c50 	.word	0x20000c50

08002d48 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 8002d48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d4c:	b099      	sub	sp, #100	@ 0x64
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	4603      	mov	r3, r0
 8002d52:	80fb      	strh	r3, [r7, #6]
 8002d54:	466b      	mov	r3, sp
 8002d56:	461e      	mov	r6, r3
	char msg[64];
	sprintf(msg, "saving to base address %d", baseAddress);
 8002d58:	88fa      	ldrh	r2, [r7, #6]
 8002d5a:	f107 0310 	add.w	r3, r7, #16
 8002d5e:	4964      	ldr	r1, [pc, #400]	@ (8002ef0 <io_holding_reg_type_save+0x1a8>)
 8002d60:	4618      	mov	r0, r3
 8002d62:	f015 f90b 	bl	8017f7c <siprintf>
	usb_serial_println(msg);
 8002d66:	f107 0310 	add.w	r3, r7, #16
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f001 fe6e 	bl	8004a4c <usb_serial_println>

	// Count physical DAC holding regs
	uint16_t count = 0;
 8002d70:	2300      	movs	r3, #0
 8002d72:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002d74:	2300      	movs	r3, #0
 8002d76:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8002d7a:	e014      	b.n	8002da6 <io_holding_reg_type_save+0x5e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002d7c:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8002d80:	495c      	ldr	r1, [pc, #368]	@ (8002ef4 <io_holding_reg_type_save+0x1ac>)
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a5a      	ldr	r2, [pc, #360]	@ (8002ef8 <io_holding_reg_type_save+0x1b0>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d103      	bne.n	8002d9c <io_holding_reg_type_save+0x54>
			count++;
 8002d94:	89fb      	ldrh	r3, [r7, #14]
 8002d96:	3301      	adds	r3, #1
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002d9c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8002da0:	3301      	adds	r3, #1
 8002da2:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8002da6:	4b55      	ldr	r3, [pc, #340]	@ (8002efc <io_holding_reg_type_save+0x1b4>)
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d3e4      	bcc.n	8002d7c <io_holding_reg_type_save+0x34>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8002db2:	89fb      	ldrh	r3, [r7, #14]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d101      	bne.n	8002dbc <io_holding_reg_type_save+0x74>
 8002db8:	2301      	movs	r3, #1
 8002dba:	e093      	b.n	8002ee4 <io_holding_reg_type_save+0x19c>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 8002dbc:	89fb      	ldrh	r3, [r7, #14]
 8002dbe:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8002dc0:	1c99      	adds	r1, r3, #2
 8002dc2:	460b      	mov	r3, r1
	uint8_t buffer[
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	657b      	str	r3, [r7, #84]	@ 0x54
 8002dc8:	2300      	movs	r3, #0
 8002dca:	4688      	mov	r8, r1
 8002dcc:	4699      	mov	r9, r3
 8002dce:	f04f 0200 	mov.w	r2, #0
 8002dd2:	f04f 0300 	mov.w	r3, #0
 8002dd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002de2:	2300      	movs	r3, #0
 8002de4:	460c      	mov	r4, r1
 8002de6:	461d      	mov	r5, r3
 8002de8:	f04f 0200 	mov.w	r2, #0
 8002dec:	f04f 0300 	mov.w	r3, #0
 8002df0:	00eb      	lsls	r3, r5, #3
 8002df2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002df6:	00e2      	lsls	r2, r4, #3
 8002df8:	1dcb      	adds	r3, r1, #7
 8002dfa:	08db      	lsrs	r3, r3, #3
 8002dfc:	00db      	lsls	r3, r3, #3
 8002dfe:	ebad 0d03 	sub.w	sp, sp, r3
 8002e02:	466b      	mov	r3, sp
 8002e04:	3300      	adds	r3, #0
 8002e06:	653b      	str	r3, [r7, #80]	@ 0x50
    ];

	uint16_t offset = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8002e0e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002e12:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002e14:	4413      	add	r3, r2
 8002e16:	89fa      	ldrh	r2, [r7, #14]
 8002e18:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8002e1a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002e1e:	3302      	adds	r3, #2
 8002e20:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002e24:	2300      	movs	r3, #0
 8002e26:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8002e2a:	e029      	b.n	8002e80 <io_holding_reg_type_save+0x138>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002e2c:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8002e30:	4930      	ldr	r1, [pc, #192]	@ (8002ef4 <io_holding_reg_type_save+0x1ac>)
 8002e32:	4613      	mov	r3, r2
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	4413      	add	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a2e      	ldr	r2, [pc, #184]	@ (8002ef8 <io_holding_reg_type_save+0x1b0>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d118      	bne.n	8002e76 <io_holding_reg_type_save+0x12e>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 8002e44:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002e48:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 8002e4a:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8002e4e:	4929      	ldr	r1, [pc, #164]	@ (8002ef4 <io_holding_reg_type_save+0x1ac>)
 8002e50:	4613      	mov	r3, r2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	4413      	add	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	330a      	adds	r3, #10
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8002e60:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002e64:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002e66:	4413      	add	r3, r2
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8002e6c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002e70:	3304      	adds	r3, #4
 8002e72:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002e76:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8002e80:	4b1e      	ldr	r3, [pc, #120]	@ (8002efc <io_holding_reg_type_save+0x1b4>)
 8002e82:	881b      	ldrh	r3, [r3, #0]
 8002e84:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d3cf      	bcc.n	8002e2c <io_holding_reg_type_save+0xe4>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002e8c:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8002e90:	88fb      	ldrh	r3, [r7, #6]
 8002e92:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff f944 	bl	8002122 <EEPROM_WriteBlock>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	f083 0301 	eor.w	r3, r3, #1
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <io_holding_reg_type_save+0x162>
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	e01c      	b.n	8002ee4 <io_holding_reg_type_save+0x19c>
	baseAddress += offset;
 8002eaa:	88fa      	ldrh	r2, [r7, #6]
 8002eac:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002eb0:	4413      	add	r3, r2
 8002eb2:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002eb4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002eb8:	4619      	mov	r1, r3
 8002eba:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002ebc:	f002 fcc6 	bl	800584c <modbus_crc16>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002ec4:	f107 010c 	add.w	r1, r7, #12
 8002ec8:	88fb      	ldrh	r3, [r7, #6]
 8002eca:	2202      	movs	r2, #2
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff f928 	bl	8002122 <EEPROM_WriteBlock>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	f083 0301 	eor.w	r3, r3, #1
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <io_holding_reg_type_save+0x19a>
 8002ede:	2300      	movs	r3, #0
 8002ee0:	e000      	b.n	8002ee4 <io_holding_reg_type_save+0x19c>

	return true;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	46b5      	mov	sp, r6
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3764      	adds	r7, #100	@ 0x64
 8002eea:	46bd      	mov	sp, r7
 8002eec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ef0:	0801a3e4 	.word	0x0801a3e4
 8002ef4:	20000c50 	.word	0x20000c50
 8002ef8:	08002c35 	.word	0x08002c35
 8002efc:	20000dd0 	.word	0x20000dd0

08002f00 <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 8002f00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f04:	b0ad      	sub	sp, #180	@ 0xb4
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	4603      	mov	r3, r0
 8002f0a:	80fb      	strh	r3, [r7, #6]
 8002f0c:	466b      	mov	r3, sp
 8002f0e:	461e      	mov	r6, r3
	char msg[64];
	sprintf(msg, "loading from base address %d", baseAddress);
 8002f10:	88fa      	ldrh	r2, [r7, #6]
 8002f12:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f16:	4977      	ldr	r1, [pc, #476]	@ (80030f4 <io_holding_reg_type_load+0x1f4>)
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f015 f82f 	bl	8017f7c <siprintf>
	usb_serial_println(msg);
 8002f1e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002f22:	4618      	mov	r0, r3
 8002f24:	f001 fd92 	bl	8004a4c <usb_serial_println>

	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 8002f28:	230c      	movs	r3, #12
 8002f2a:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
	uint8_t buffer[dataLen];
 8002f2e:	f8b7 10ac 	ldrh.w	r1, [r7, #172]	@ 0xac
 8002f32:	460b      	mov	r3, r1
 8002f34:	3b01      	subs	r3, #1
 8002f36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002f3a:	b28b      	uxth	r3, r1
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	4698      	mov	r8, r3
 8002f40:	4691      	mov	r9, r2
 8002f42:	f04f 0200 	mov.w	r2, #0
 8002f46:	f04f 0300 	mov.w	r3, #0
 8002f4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f56:	b28b      	uxth	r3, r1
 8002f58:	2200      	movs	r2, #0
 8002f5a:	461c      	mov	r4, r3
 8002f5c:	4615      	mov	r5, r2
 8002f5e:	f04f 0200 	mov.w	r2, #0
 8002f62:	f04f 0300 	mov.w	r3, #0
 8002f66:	00eb      	lsls	r3, r5, #3
 8002f68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f6c:	00e2      	lsls	r2, r4, #3
 8002f6e:	460b      	mov	r3, r1
 8002f70:	3307      	adds	r3, #7
 8002f72:	08db      	lsrs	r3, r3, #3
 8002f74:	00db      	lsls	r3, r3, #3
 8002f76:	ebad 0d03 	sub.w	sp, sp, r3
 8002f7a:	466b      	mov	r3, sp
 8002f7c:	3300      	adds	r3, #0
 8002f7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

	uint16_t offset = 0;
 8002f82:	2300      	movs	r3, #0
 8002f84:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002f88:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	@ 0xac
 8002f8c:	88fb      	ldrh	r3, [r7, #6]
 8002f8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7ff f8dd 	bl	8002152 <EEPROM_LoadBlock>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	f083 0301 	eor.w	r3, r3, #1
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d004      	beq.n	8002fae <io_holding_reg_type_load+0xae>
		usb_serial_println("error1");
 8002fa4:	4854      	ldr	r0, [pc, #336]	@ (80030f8 <io_holding_reg_type_load+0x1f8>)
 8002fa6:	f001 fd51 	bl	8004a4c <usb_serial_println>
		return false;
 8002faa:	2300      	movs	r3, #0
 8002fac:	e09c      	b.n	80030e8 <io_holding_reg_type_load+0x1e8>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8002fae:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8002fb2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002fb6:	4413      	add	r3, r2
 8002fb8:	881b      	ldrh	r3, [r3, #0]
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 8002fc0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d90f      	bls.n	8002fe8 <io_holding_reg_type_load+0xe8>
		char errormsg[64];
		sprintf(errormsg, "error2 - temp reg count = %d", temp_reg_count);
 8002fc8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002fcc:	461a      	mov	r2, r3
 8002fce:	f107 030c 	add.w	r3, r7, #12
 8002fd2:	494a      	ldr	r1, [pc, #296]	@ (80030fc <io_holding_reg_type_load+0x1fc>)
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f014 ffd1 	bl	8017f7c <siprintf>
		usb_serial_println(errormsg);
 8002fda:	f107 030c 	add.w	r3, r7, #12
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f001 fd34 	bl	8004a4c <usb_serial_println>
		return false;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	e07f      	b.n	80030e8 <io_holding_reg_type_load+0x1e8>
	}
	offset += sizeof(temp_reg_count);
 8002fe8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8002fec:	3302      	adds	r3, #2
 8002fee:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 8002ff2:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8002ff6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002ffa:	18d1      	adds	r1, r2, r3
 8002ffc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8003000:	009a      	lsls	r2, r3, #2
 8003002:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8003006:	4618      	mov	r0, r3
 8003008:	f015 f8b7 	bl	801817a <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 800300c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	b29a      	uxth	r2, r3
 8003014:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8003018:	4413      	add	r3, r2
 800301a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800301e:	88fa      	ldrh	r2, [r7, #6]
 8003020:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8003024:	4413      	add	r3, r2
 8003026:	b29b      	uxth	r3, r3
 8003028:	f107 014e 	add.w	r1, r7, #78	@ 0x4e
 800302c:	2202      	movs	r2, #2
 800302e:	4618      	mov	r0, r3
 8003030:	f7ff f88f 	bl	8002152 <EEPROM_LoadBlock>
 8003034:	4603      	mov	r3, r0
 8003036:	f083 0301 	eor.w	r3, r3, #1
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	d004      	beq.n	800304a <io_holding_reg_type_load+0x14a>
		usb_serial_println("error3");
 8003040:	482f      	ldr	r0, [pc, #188]	@ (8003100 <io_holding_reg_type_load+0x200>)
 8003042:	f001 fd03 	bl	8004a4c <usb_serial_println>
		return false;
 8003046:	2300      	movs	r3, #0
 8003048:	e04e      	b.n	80030e8 <io_holding_reg_type_load+0x1e8>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800304a:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800304e:	4619      	mov	r1, r3
 8003050:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8003054:	f002 fbfa 	bl	800584c <modbus_crc16>
 8003058:	4603      	mov	r3, r0
 800305a:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
	if (computed_crc != stored_crc) {
 800305e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003062:	f8b7 20a0 	ldrh.w	r2, [r7, #160]	@ 0xa0
 8003066:	429a      	cmp	r2, r3
 8003068:	d004      	beq.n	8003074 <io_holding_reg_type_load+0x174>
		usb_serial_println("error4");
 800306a:	4826      	ldr	r0, [pc, #152]	@ (8003104 <io_holding_reg_type_load+0x204>)
 800306c:	f001 fcee 	bl	8004a4c <usb_serial_println>
		return false;
 8003070:	2300      	movs	r3, #0
 8003072:	e039      	b.n	80030e8 <io_holding_reg_type_load+0x1e8>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003074:	2300      	movs	r3, #0
 8003076:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 800307a:	e02b      	b.n	80030d4 <io_holding_reg_type_load+0x1d4>
		uint16_t index = temp_records[i].index;
 800307c:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	33b0      	adds	r3, #176	@ 0xb0
 8003084:	443b      	add	r3, r7
 8003086:	f833 3c60 	ldrh.w	r3, [r3, #-96]
 800308a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 800308e:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8003092:	491d      	ldr	r1, [pc, #116]	@ (8003108 <io_holding_reg_type_load+0x208>)
 8003094:	4613      	mov	r3, r2
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	4413      	add	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a1a      	ldr	r2, [pc, #104]	@ (800310c <io_holding_reg_type_load+0x20c>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d111      	bne.n	80030ca <io_holding_reg_type_load+0x1ca>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 80030a6:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 80030aa:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	33b0      	adds	r3, #176	@ 0xb0
 80030b2:	443b      	add	r3, r7
 80030b4:	f813 0c5e 	ldrb.w	r0, [r3, #-94]
 80030b8:	4913      	ldr	r1, [pc, #76]	@ (8003108 <io_holding_reg_type_load+0x208>)
 80030ba:	4613      	mov	r3, r2
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	4413      	add	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	440b      	add	r3, r1
 80030c4:	330a      	adds	r3, #10
 80030c6:	4602      	mov	r2, r0
 80030c8:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80030ca:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 80030ce:	3301      	adds	r3, #1
 80030d0:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 80030d4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80030d8:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	@ 0xae
 80030dc:	429a      	cmp	r2, r3
 80030de:	d3cd      	bcc.n	800307c <io_holding_reg_type_load+0x17c>
		}
	}

	usb_serial_println("load finished mode");
 80030e0:	480b      	ldr	r0, [pc, #44]	@ (8003110 <io_holding_reg_type_load+0x210>)
 80030e2:	f001 fcb3 	bl	8004a4c <usb_serial_println>

	return true;
 80030e6:	2301      	movs	r3, #1
 80030e8:	46b5      	mov	sp, r6
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	37b4      	adds	r7, #180	@ 0xb4
 80030ee:	46bd      	mov	sp, r7
 80030f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030f4:	0801a400 	.word	0x0801a400
 80030f8:	0801a420 	.word	0x0801a420
 80030fc:	0801a428 	.word	0x0801a428
 8003100:	0801a448 	.word	0x0801a448
 8003104:	0801a450 	.word	0x0801a450
 8003108:	20000c50 	.word	0x20000c50
 800310c:	08002c35 	.word	0x08002c35
 8003110:	0801a458 	.word	0x0801a458

08003114 <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	4603      	mov	r3, r0
 800311c:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800311e:	2300      	movs	r3, #0
 8003120:	81fb      	strh	r3, [r7, #14]
 8003122:	e017      	b.n	8003154 <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003124:	89fa      	ldrh	r2, [r7, #14]
 8003126:	4915      	ldr	r1, [pc, #84]	@ (800317c <io_holding_reg_type_clear+0x68>)
 8003128:	4613      	mov	r3, r2
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	4413      	add	r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	440b      	add	r3, r1
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a12      	ldr	r2, [pc, #72]	@ (8003180 <io_holding_reg_type_clear+0x6c>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d109      	bne.n	800314e <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 800313a:	89fa      	ldrh	r2, [r7, #14]
 800313c:	490f      	ldr	r1, [pc, #60]	@ (800317c <io_holding_reg_type_clear+0x68>)
 800313e:	4613      	mov	r3, r2
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	4413      	add	r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	440b      	add	r3, r1
 8003148:	330a      	adds	r3, #10
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800314e:	89fb      	ldrh	r3, [r7, #14]
 8003150:	3301      	adds	r3, #1
 8003152:	81fb      	strh	r3, [r7, #14]
 8003154:	4b0b      	ldr	r3, [pc, #44]	@ (8003184 <io_holding_reg_type_clear+0x70>)
 8003156:	881b      	ldrh	r3, [r3, #0]
 8003158:	89fa      	ldrh	r2, [r7, #14]
 800315a:	429a      	cmp	r2, r3
 800315c:	d3e2      	bcc.n	8003124 <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 800315e:	79fb      	ldrb	r3, [r7, #7]
 8003160:	f083 0301 	eor.w	r3, r3, #1
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 800316a:	f7fe f91b 	bl	80013a4 <automation_save_rules>
 800316e:	4603      	mov	r3, r0
 8003170:	e000      	b.n	8003174 <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003172:	2301      	movs	r3, #1
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20000c50 	.word	0x20000c50
 8003180:	08002c35 	.word	0x08002c35
 8003184:	20000dd0 	.word	0x20000dd0

08003188 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a13      	ldr	r2, [pc, #76]	@ (80031e4 <io_input_reg_add_channel+0x5c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d109      	bne.n	80031ae <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 800319a:	4b13      	ldr	r3, [pc, #76]	@ (80031e8 <io_input_reg_add_channel+0x60>)
 800319c:	881b      	ldrh	r3, [r3, #0]
 800319e:	2b03      	cmp	r3, #3
 80031a0:	d81a      	bhi.n	80031d8 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80031a2:	4b11      	ldr	r3, [pc, #68]	@ (80031e8 <io_input_reg_add_channel+0x60>)
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	3301      	adds	r3, #1
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	4b0f      	ldr	r3, [pc, #60]	@ (80031e8 <io_input_reg_add_channel+0x60>)
 80031ac:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80031ae:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <io_input_reg_add_channel+0x64>)
 80031b0:	881b      	ldrh	r3, [r3, #0]
 80031b2:	4619      	mov	r1, r3
 80031b4:	4a0e      	ldr	r2, [pc, #56]	@ (80031f0 <io_input_reg_add_channel+0x68>)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80031bc:	4b0b      	ldr	r3, [pc, #44]	@ (80031ec <io_input_reg_add_channel+0x64>)
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	4a0b      	ldr	r2, [pc, #44]	@ (80031f0 <io_input_reg_add_channel+0x68>)
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4413      	add	r3, r2
 80031c6:	683a      	ldr	r2, [r7, #0]
 80031c8:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 80031ca:	4b08      	ldr	r3, [pc, #32]	@ (80031ec <io_input_reg_add_channel+0x64>)
 80031cc:	881b      	ldrh	r3, [r3, #0]
 80031ce:	3301      	adds	r3, #1
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	4b06      	ldr	r3, [pc, #24]	@ (80031ec <io_input_reg_add_channel+0x64>)
 80031d4:	801a      	strh	r2, [r3, #0]
 80031d6:	e000      	b.n	80031da <io_input_reg_add_channel+0x52>
			return;
 80031d8:	bf00      	nop
}
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	08003235 	.word	0x08003235
 80031e8:	20000ed6 	.word	0x20000ed6
 80031ec:	20000ed4 	.word	0x20000ed4
 80031f0:	20000dd4 	.word	0x20000dd4

080031f4 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	4603      	mov	r3, r0
 80031fc:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80031fe:	4b0b      	ldr	r3, [pc, #44]	@ (800322c <io_input_reg_read+0x38>)
 8003200:	881b      	ldrh	r3, [r3, #0]
 8003202:	88fa      	ldrh	r2, [r7, #6]
 8003204:	429a      	cmp	r2, r3
 8003206:	d20c      	bcs.n	8003222 <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8003208:	88fb      	ldrh	r3, [r7, #6]
 800320a:	4a09      	ldr	r2, [pc, #36]	@ (8003230 <io_input_reg_read+0x3c>)
 800320c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8003210:	88fb      	ldrh	r3, [r7, #6]
 8003212:	4907      	ldr	r1, [pc, #28]	@ (8003230 <io_input_reg_read+0x3c>)
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	440b      	add	r3, r1
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	4618      	mov	r0, r3
 800321c:	4790      	blx	r2
 800321e:	4603      	mov	r3, r0
 8003220:	e000      	b.n	8003224 <io_input_reg_read+0x30>
	}
	return 0;
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	20000ed4 	.word	0x20000ed4
 8003230:	20000dd4 	.word	0x20000dd4

08003234 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8003234:	b580      	push	{r7, lr}
 8003236:	b08c      	sub	sp, #48	@ 0x30
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 800323c:	4b1d      	ldr	r3, [pc, #116]	@ (80032b4 <adc_read_func+0x80>)
 800323e:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8003240:	481c      	ldr	r0, [pc, #112]	@ (80032b4 <adc_read_func+0x80>)
 8003242:	f005 f9d5 	bl	80085f0 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8003246:	f107 030c 	add.w	r3, r7, #12
 800324a:	2220      	movs	r2, #32
 800324c:	2100      	movs	r1, #0
 800324e:	4618      	mov	r0, r3
 8003250:	f014 ff13 	bl	801807a <memset>
		sConfig.Channel = channel;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8003258:	2306      	movs	r3, #6
 800325a:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 800325c:	2304      	movs	r3, #4
 800325e:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8003260:	237f      	movs	r3, #127	@ 0x7f
 8003262:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8003264:	f107 030c 	add.w	r3, r7, #12
 8003268:	4619      	mov	r1, r3
 800326a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800326c:	f005 fada 	bl	8008824 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8003270:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003272:	f005 f901 	bl	8008478 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8003276:	2164      	movs	r1, #100	@ 0x64
 8003278:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800327a:	f005 f9ed 	bl	8008658 <HAL_ADC_PollForConversion>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d10f      	bne.n	80032a4 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8003284:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003286:	f005 fabf 	bl	8008808 <HAL_ADC_GetValue>
 800328a:	4602      	mov	r2, r0
 800328c:	4613      	mov	r3, r2
 800328e:	041b      	lsls	r3, r3, #16
 8003290:	1a9a      	subs	r2, r3, r2
 8003292:	4b09      	ldr	r3, [pc, #36]	@ (80032b8 <adc_read_func+0x84>)
 8003294:	fba3 1302 	umull	r1, r3, r3, r2
 8003298:	1ad2      	subs	r2, r2, r3
 800329a:	0852      	lsrs	r2, r2, #1
 800329c:	4413      	add	r3, r2
 800329e:	0adb      	lsrs	r3, r3, #11
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	e003      	b.n	80032ac <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 80032a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80032a6:	f005 f9a3 	bl	80085f0 <HAL_ADC_Stop>
#endif
	return 0;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3730      	adds	r7, #48	@ 0x30
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	20001094 	.word	0x20001094
 80032b8:	00100101 	.word	0x00100101

080032bc <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 80032c2:	f001 fcd5 	bl	8004c70 <modbus_master_is_busy>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d15a      	bne.n	8003382 <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 80032cc:	4b30      	ldr	r3, [pc, #192]	@ (8003390 <io_modbus_slave_poll_all+0xd4>)
 80032ce:	2201      	movs	r2, #1
 80032d0:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 80032d2:	4b30      	ldr	r3, [pc, #192]	@ (8003394 <io_modbus_slave_poll_all+0xd8>)
 80032d4:	881b      	ldrh	r3, [r3, #0]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d055      	beq.n	8003386 <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 80032da:	f002 fb4b 	bl	8005974 <get_ms>
 80032de:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 80032e0:	2300      	movs	r3, #0
 80032e2:	75fb      	strb	r3, [r7, #23]
 80032e4:	e046      	b.n	8003374 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 80032e6:	4b2c      	ldr	r3, [pc, #176]	@ (8003398 <io_modbus_slave_poll_all+0xdc>)
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	461a      	mov	r2, r3
 80032ec:	7dfb      	ldrb	r3, [r7, #23]
 80032ee:	4413      	add	r3, r2
 80032f0:	4a28      	ldr	r2, [pc, #160]	@ (8003394 <io_modbus_slave_poll_all+0xd8>)
 80032f2:	8812      	ldrh	r2, [r2, #0]
 80032f4:	fb93 f1f2 	sdiv	r1, r3, r2
 80032f8:	fb01 f202 	mul.w	r2, r1, r2
 80032fc:	1a9b      	subs	r3, r3, r2
 80032fe:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 8003300:	7bfa      	ldrb	r2, [r7, #15]
 8003302:	4613      	mov	r3, r2
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	4413      	add	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4a24      	ldr	r2, [pc, #144]	@ (800339c <io_modbus_slave_poll_all+0xe0>)
 800330c:	4413      	add	r3, r2
 800330e:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800331c:	d327      	bcc.n	800336e <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	7818      	ldrb	r0, [r3, #0]
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	7859      	ldrb	r1, [r3, #1]
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	885a      	ldrh	r2, [r3, #2]
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	3304      	adds	r3, #4
 800332e:	f001 fc3d 	bl	8004bac <modbus_master_request_read>
 8003332:	4603      	mov	r3, r0
 8003334:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d012      	beq.n	8003362 <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 800333c:	4b14      	ldr	r3, [pc, #80]	@ (8003390 <io_modbus_slave_poll_all+0xd4>)
 800333e:	2201      	movs	r2, #1
 8003340:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8003348:	7bfb      	ldrb	r3, [r7, #15]
 800334a:	3301      	adds	r3, #1
 800334c:	4a11      	ldr	r2, [pc, #68]	@ (8003394 <io_modbus_slave_poll_all+0xd8>)
 800334e:	8812      	ldrh	r2, [r2, #0]
 8003350:	fb93 f1f2 	sdiv	r1, r3, r2
 8003354:	fb01 f202 	mul.w	r2, r1, r2
 8003358:	1a9b      	subs	r3, r3, r2
 800335a:	b2da      	uxtb	r2, r3
 800335c:	4b0e      	ldr	r3, [pc, #56]	@ (8003398 <io_modbus_slave_poll_all+0xdc>)
 800335e:	701a      	strb	r2, [r3, #0]
				break;
 8003360:	e012      	b.n	8003388 <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 8003362:	4b0b      	ldr	r3, [pc, #44]	@ (8003390 <io_modbus_slave_poll_all+0xd4>)
 8003364:	2200      	movs	r2, #0
 8003366:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8003368:	480d      	ldr	r0, [pc, #52]	@ (80033a0 <io_modbus_slave_poll_all+0xe4>)
 800336a:	f001 fb6f 	bl	8004a4c <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 800336e:	7dfb      	ldrb	r3, [r7, #23]
 8003370:	3301      	adds	r3, #1
 8003372:	75fb      	strb	r3, [r7, #23]
 8003374:	7dfb      	ldrb	r3, [r7, #23]
 8003376:	b29a      	uxth	r2, r3
 8003378:	4b06      	ldr	r3, [pc, #24]	@ (8003394 <io_modbus_slave_poll_all+0xd8>)
 800337a:	881b      	ldrh	r3, [r3, #0]
 800337c:	429a      	cmp	r2, r3
 800337e:	d3b2      	bcc.n	80032e6 <io_modbus_slave_poll_all+0x2a>
 8003380:	e002      	b.n	8003388 <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 8003382:	bf00      	nop
 8003384:	e000      	b.n	8003388 <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 8003386:	bf00      	nop
			}
		}
	}
}
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	20000f0b 	.word	0x20000f0b
 8003394:	20000f08 	.word	0x20000f08
 8003398:	20000f0a 	.word	0x20000f0a
 800339c:	20000ed8 	.word	0x20000ed8
 80033a0:	0801a46c 	.word	0x0801a46c

080033a4 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	4603      	mov	r3, r0
 80033ac:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80033ae:	79fb      	ldrb	r3, [r7, #7]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d002      	beq.n	80033ba <io_virtual_add+0x16>
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d013      	beq.n	80033e0 <io_virtual_add+0x3c>
 80033b8:	e026      	b.n	8003408 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 80033ba:	4b1c      	ldr	r3, [pc, #112]	@ (800342c <io_virtual_add+0x88>)
 80033bc:	881b      	ldrh	r3, [r3, #0]
 80033be:	2b80      	cmp	r3, #128	@ 0x80
 80033c0:	d101      	bne.n	80033c6 <io_virtual_add+0x22>
				return false;
 80033c2:	2300      	movs	r3, #0
 80033c4:	e02d      	b.n	8003422 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 80033c6:	4b19      	ldr	r3, [pc, #100]	@ (800342c <io_virtual_add+0x88>)
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	461a      	mov	r2, r3
 80033cc:	4b18      	ldr	r3, [pc, #96]	@ (8003430 <io_virtual_add+0x8c>)
 80033ce:	2100      	movs	r1, #0
 80033d0:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 80033d2:	4b16      	ldr	r3, [pc, #88]	@ (800342c <io_virtual_add+0x88>)
 80033d4:	881b      	ldrh	r3, [r3, #0]
 80033d6:	3301      	adds	r3, #1
 80033d8:	b29a      	uxth	r2, r3
 80033da:	4b14      	ldr	r3, [pc, #80]	@ (800342c <io_virtual_add+0x88>)
 80033dc:	801a      	strh	r2, [r3, #0]
			break;
 80033de:	e015      	b.n	800340c <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 80033e0:	4b14      	ldr	r3, [pc, #80]	@ (8003434 <io_virtual_add+0x90>)
 80033e2:	881b      	ldrh	r3, [r3, #0]
 80033e4:	2b80      	cmp	r3, #128	@ 0x80
 80033e6:	d101      	bne.n	80033ec <io_virtual_add+0x48>
				return false;
 80033e8:	2300      	movs	r3, #0
 80033ea:	e01a      	b.n	8003422 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 80033ec:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <io_virtual_add+0x90>)
 80033ee:	881b      	ldrh	r3, [r3, #0]
 80033f0:	461a      	mov	r2, r3
 80033f2:	4b11      	ldr	r3, [pc, #68]	@ (8003438 <io_virtual_add+0x94>)
 80033f4:	2100      	movs	r1, #0
 80033f6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 80033fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003434 <io_virtual_add+0x90>)
 80033fc:	881b      	ldrh	r3, [r3, #0]
 80033fe:	3301      	adds	r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	4b0c      	ldr	r3, [pc, #48]	@ (8003434 <io_virtual_add+0x90>)
 8003404:	801a      	strh	r2, [r3, #0]
			break;
 8003406:	e001      	b.n	800340c <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003408:	2300      	movs	r3, #0
 800340a:	e00a      	b.n	8003422 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 800340c:	f7fd ffca 	bl	80013a4 <automation_save_rules>
 8003410:	4603      	mov	r3, r0
 8003412:	f083 0301 	eor.w	r3, r3, #1
 8003416:	b2db      	uxtb	r3, r3
 8003418:	2b00      	cmp	r3, #0
 800341a:	d001      	beq.n	8003420 <io_virtual_add+0x7c>
		return false;
 800341c:	2300      	movs	r3, #0
 800341e:	e000      	b.n	8003422 <io_virtual_add+0x7e>
	}

	return true;
 8003420:	2301      	movs	r3, #1
}
 8003422:	4618      	mov	r0, r3
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20000f8c 	.word	0x20000f8c
 8003430:	20000f0c 	.word	0x20000f0c
 8003434:	20001090 	.word	0x20001090
 8003438:	20000f90 	.word	0x20000f90

0800343c <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	4603      	mov	r3, r0
 8003444:	6039      	str	r1, [r7, #0]
 8003446:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <io_virtual_get_count+0x16>
 800344e:	2300      	movs	r3, #0
 8003450:	e012      	b.n	8003478 <io_virtual_get_count+0x3c>

	switch (type) {
 8003452:	79fb      	ldrb	r3, [r7, #7]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d002      	beq.n	800345e <io_virtual_get_count+0x22>
 8003458:	2b01      	cmp	r3, #1
 800345a:	d006      	beq.n	800346a <io_virtual_get_count+0x2e>
 800345c:	e00b      	b.n	8003476 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 800345e:	4b09      	ldr	r3, [pc, #36]	@ (8003484 <io_virtual_get_count+0x48>)
 8003460:	881a      	ldrh	r2, [r3, #0]
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	801a      	strh	r2, [r3, #0]
			return true;
 8003466:	2301      	movs	r3, #1
 8003468:	e006      	b.n	8003478 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 800346a:	4b07      	ldr	r3, [pc, #28]	@ (8003488 <io_virtual_get_count+0x4c>)
 800346c:	881a      	ldrh	r2, [r3, #0]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	801a      	strh	r2, [r3, #0]
			return true;
 8003472:	2301      	movs	r3, #1
 8003474:	e000      	b.n	8003478 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8003476:	2300      	movs	r3, #0
		}
	}
}
 8003478:	4618      	mov	r0, r3
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	20000f8c 	.word	0x20000f8c
 8003488:	20001090 	.word	0x20001090

0800348c <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	4603      	mov	r3, r0
 8003494:	603a      	str	r2, [r7, #0]
 8003496:	71fb      	strb	r3, [r7, #7]
 8003498:	460b      	mov	r3, r1
 800349a:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <io_virtual_read+0x1a>
 80034a2:	2300      	movs	r3, #0
 80034a4:	e024      	b.n	80034f0 <io_virtual_read+0x64>

	switch (type) {
 80034a6:	79fb      	ldrb	r3, [r7, #7]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d002      	beq.n	80034b2 <io_virtual_read+0x26>
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d00f      	beq.n	80034d0 <io_virtual_read+0x44>
 80034b0:	e01d      	b.n	80034ee <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 80034b2:	4b12      	ldr	r3, [pc, #72]	@ (80034fc <io_virtual_read+0x70>)
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	88ba      	ldrh	r2, [r7, #4]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d301      	bcc.n	80034c0 <io_virtual_read+0x34>
				return false;
 80034bc:	2300      	movs	r3, #0
 80034be:	e017      	b.n	80034f0 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 80034c0:	88bb      	ldrh	r3, [r7, #4]
 80034c2:	4a0f      	ldr	r2, [pc, #60]	@ (8003500 <io_virtual_read+0x74>)
 80034c4:	5cd3      	ldrb	r3, [r2, r3]
 80034c6:	461a      	mov	r2, r3
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	801a      	strh	r2, [r3, #0]
			return true;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e00f      	b.n	80034f0 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 80034d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003504 <io_virtual_read+0x78>)
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	88ba      	ldrh	r2, [r7, #4]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d301      	bcc.n	80034de <io_virtual_read+0x52>
				return false;
 80034da:	2300      	movs	r3, #0
 80034dc:	e008      	b.n	80034f0 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 80034de:	88bb      	ldrh	r3, [r7, #4]
 80034e0:	4a09      	ldr	r2, [pc, #36]	@ (8003508 <io_virtual_read+0x7c>)
 80034e2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	801a      	strh	r2, [r3, #0]
			return true;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e000      	b.n	80034f0 <io_virtual_read+0x64>
		}
		default: {
			return false;
 80034ee:	2300      	movs	r3, #0
		}
	}
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	20000f8c 	.word	0x20000f8c
 8003500:	20000f0c 	.word	0x20000f0c
 8003504:	20001090 	.word	0x20001090
 8003508:	20000f90 	.word	0x20000f90

0800350c <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	4603      	mov	r3, r0
 8003514:	71fb      	strb	r3, [r7, #7]
 8003516:	460b      	mov	r3, r1
 8003518:	80bb      	strh	r3, [r7, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 800351e:	79fb      	ldrb	r3, [r7, #7]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d002      	beq.n	800352a <io_virtual_write+0x1e>
 8003524:	2b01      	cmp	r3, #1
 8003526:	d013      	beq.n	8003550 <io_virtual_write+0x44>
 8003528:	e020      	b.n	800356c <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 800352a:	4b14      	ldr	r3, [pc, #80]	@ (800357c <io_virtual_write+0x70>)
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	88ba      	ldrh	r2, [r7, #4]
 8003530:	429a      	cmp	r2, r3
 8003532:	d301      	bcc.n	8003538 <io_virtual_write+0x2c>
				return false;
 8003534:	2300      	movs	r3, #0
 8003536:	e01a      	b.n	800356e <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8003538:	887b      	ldrh	r3, [r7, #2]
 800353a:	2b00      	cmp	r3, #0
 800353c:	bf14      	ite	ne
 800353e:	2301      	movne	r3, #1
 8003540:	2300      	moveq	r3, #0
 8003542:	b2da      	uxtb	r2, r3
 8003544:	88bb      	ldrh	r3, [r7, #4]
 8003546:	4611      	mov	r1, r2
 8003548:	4a0d      	ldr	r2, [pc, #52]	@ (8003580 <io_virtual_write+0x74>)
 800354a:	54d1      	strb	r1, [r2, r3]
			return true;
 800354c:	2301      	movs	r3, #1
 800354e:	e00e      	b.n	800356e <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8003550:	4b0c      	ldr	r3, [pc, #48]	@ (8003584 <io_virtual_write+0x78>)
 8003552:	881b      	ldrh	r3, [r3, #0]
 8003554:	88ba      	ldrh	r2, [r7, #4]
 8003556:	429a      	cmp	r2, r3
 8003558:	d301      	bcc.n	800355e <io_virtual_write+0x52>
				return false;
 800355a:	2300      	movs	r3, #0
 800355c:	e007      	b.n	800356e <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 800355e:	88bb      	ldrh	r3, [r7, #4]
 8003560:	4909      	ldr	r1, [pc, #36]	@ (8003588 <io_virtual_write+0x7c>)
 8003562:	887a      	ldrh	r2, [r7, #2]
 8003564:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8003568:	2301      	movs	r3, #1
 800356a:	e000      	b.n	800356e <io_virtual_write+0x62>
		}
		default: {
			return false;
 800356c:	2300      	movs	r3, #0
		}
	}
}
 800356e:	4618      	mov	r0, r3
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	20000f8c 	.word	0x20000f8c
 8003580:	20000f0c 	.word	0x20000f0c
 8003584:	20001090 	.word	0x20001090
 8003588:	20000f90 	.word	0x20000f90

0800358c <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 800358c:	b580      	push	{r7, lr}
 800358e:	b0e6      	sub	sp, #408	@ 0x198
 8003590:	af00      	add	r7, sp, #0
 8003592:	4602      	mov	r2, r0
 8003594:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003598:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 800359c:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 800359e:	2300      	movs	r3, #0
 80035a0:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 80035a4:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80035a8:	f107 0210 	add.w	r2, r7, #16
 80035ac:	4413      	add	r3, r2
 80035ae:	4a4c      	ldr	r2, [pc, #304]	@ (80036e0 <io_virtual_save+0x154>)
 80035b0:	8812      	ldrh	r2, [r2, #0]
 80035b2:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 80035b4:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80035b8:	3302      	adds	r3, #2
 80035ba:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 80035be:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80035c2:	f107 0210 	add.w	r2, r7, #16
 80035c6:	4413      	add	r3, r2
 80035c8:	4a45      	ldr	r2, [pc, #276]	@ (80036e0 <io_virtual_save+0x154>)
 80035ca:	8812      	ldrh	r2, [r2, #0]
 80035cc:	4945      	ldr	r1, [pc, #276]	@ (80036e4 <io_virtual_save+0x158>)
 80035ce:	4618      	mov	r0, r3
 80035d0:	f014 fdd3 	bl	801817a <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 80035d4:	4b42      	ldr	r3, [pc, #264]	@ (80036e0 <io_virtual_save+0x154>)
 80035d6:	881a      	ldrh	r2, [r3, #0]
 80035d8:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80035dc:	4413      	add	r3, r2
 80035de:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 80035e2:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80035e6:	f107 0210 	add.w	r2, r7, #16
 80035ea:	4413      	add	r3, r2
 80035ec:	4a3e      	ldr	r2, [pc, #248]	@ (80036e8 <io_virtual_save+0x15c>)
 80035ee:	8812      	ldrh	r2, [r2, #0]
 80035f0:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 80035f2:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80035f6:	3302      	adds	r3, #2
 80035f8:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 80035fc:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003600:	f107 0210 	add.w	r2, r7, #16
 8003604:	4413      	add	r3, r2
 8003606:	4a38      	ldr	r2, [pc, #224]	@ (80036e8 <io_virtual_save+0x15c>)
 8003608:	8812      	ldrh	r2, [r2, #0]
 800360a:	0052      	lsls	r2, r2, #1
 800360c:	4937      	ldr	r1, [pc, #220]	@ (80036ec <io_virtual_save+0x160>)
 800360e:	4618      	mov	r0, r3
 8003610:	f014 fdb3 	bl	801817a <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8003614:	4b34      	ldr	r3, [pc, #208]	@ (80036e8 <io_virtual_save+0x15c>)
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	b29a      	uxth	r2, r3
 800361c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003620:	4413      	add	r3, r2
 8003622:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003626:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 800362a:	f107 0110 	add.w	r1, r7, #16
 800362e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003632:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003636:	881b      	ldrh	r3, [r3, #0]
 8003638:	4618      	mov	r0, r3
 800363a:	f7fe fd72 	bl	8002122 <EEPROM_WriteBlock>
 800363e:	4603      	mov	r3, r0
 8003640:	f083 0301 	eor.w	r3, r3, #1
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <io_virtual_save+0xc2>
 800364a:	2300      	movs	r3, #0
 800364c:	e042      	b.n	80036d4 <io_virtual_save+0x148>
	baseAddress += offset;
 800364e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003652:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003656:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 800365a:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 800365e:	8811      	ldrh	r1, [r2, #0]
 8003660:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003664:	440a      	add	r2, r1
 8003666:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003668:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 800366c:	f107 0310 	add.w	r3, r7, #16
 8003670:	4611      	mov	r1, r2
 8003672:	4618      	mov	r0, r3
 8003674:	f002 f8ea 	bl	800584c <modbus_crc16>
 8003678:	4603      	mov	r3, r0
 800367a:	461a      	mov	r2, r3
 800367c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003680:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8003684:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003686:	f107 010e 	add.w	r1, r7, #14
 800368a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800368e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003692:	881b      	ldrh	r3, [r3, #0]
 8003694:	2202      	movs	r2, #2
 8003696:	4618      	mov	r0, r3
 8003698:	f7fe fd43 	bl	8002122 <EEPROM_WriteBlock>
 800369c:	4603      	mov	r3, r0
 800369e:	f083 0301 	eor.w	r3, r3, #1
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <io_virtual_save+0x120>
 80036a8:	2300      	movs	r3, #0
 80036aa:	e013      	b.n	80036d4 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 80036ac:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80036b0:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80036b4:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 80036b8:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 80036bc:	8812      	ldrh	r2, [r2, #0]
 80036be:	3202      	adds	r2, #2
 80036c0:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 80036c2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80036c6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80036ca:	881b      	ldrh	r3, [r3, #0]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7ff fb3b 	bl	8002d48 <io_holding_reg_type_save>
 80036d2:	4603      	mov	r3, r0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	20000f8c 	.word	0x20000f8c
 80036e4:	20000f0c 	.word	0x20000f0c
 80036e8:	20001090 	.word	0x20001090
 80036ec:	20000f90 	.word	0x20000f90

080036f0 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 80036f0:	b580      	push	{r7, lr}
 80036f2:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	4602      	mov	r2, r0
 80036fa:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80036fe:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003702:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8003704:	2300      	movs	r3, #0
 8003706:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 800370a:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 800370e:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8003712:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8003716:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 800371a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800371e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003722:	881b      	ldrh	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f7fe fd14 	bl	8002152 <EEPROM_LoadBlock>
 800372a:	4603      	mov	r3, r0
 800372c:	f083 0301 	eor.w	r3, r3, #1
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <io_virtual_load+0x4a>
 8003736:	2300      	movs	r3, #0
 8003738:	e0dd      	b.n	80038f6 <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 800373a:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800373e:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003742:	4413      	add	r3, r2
 8003744:	881b      	ldrh	r3, [r3, #0]
 8003746:	b29a      	uxth	r2, r3
 8003748:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800374c:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003750:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8003752:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003756:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800375a:	881b      	ldrh	r3, [r3, #0]
 800375c:	2b80      	cmp	r3, #128	@ 0x80
 800375e:	d901      	bls.n	8003764 <io_virtual_load+0x74>
 8003760:	2300      	movs	r3, #0
 8003762:	e0c8      	b.n	80038f6 <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 8003764:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003768:	3302      	adds	r3, #2
 800376a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 800376e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003772:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003776:	18d1      	adds	r1, r2, r3
 8003778:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800377c:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003780:	881b      	ldrh	r3, [r3, #0]
 8003782:	461a      	mov	r2, r3
 8003784:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003788:	4618      	mov	r0, r3
 800378a:	f014 fcf6 	bl	801817a <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 800378e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003792:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003796:	881a      	ldrh	r2, [r3, #0]
 8003798:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800379c:	4413      	add	r3, r2
 800379e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 80037a2:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80037a6:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80037aa:	4413      	add	r3, r2
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	b29a      	uxth	r2, r3
 80037b0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80037b4:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80037b8:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 80037ba:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80037be:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80037c2:	881b      	ldrh	r3, [r3, #0]
 80037c4:	2b80      	cmp	r3, #128	@ 0x80
 80037c6:	d901      	bls.n	80037cc <io_virtual_load+0xdc>
 80037c8:	2300      	movs	r3, #0
 80037ca:	e094      	b.n	80038f6 <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 80037cc:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80037d0:	3302      	adds	r3, #2
 80037d2:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 80037d6:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80037da:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80037de:	18d1      	adds	r1, r2, r3
 80037e0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80037e4:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80037e8:	881b      	ldrh	r3, [r3, #0]
 80037ea:	005a      	lsls	r2, r3, #1
 80037ec:	f107 030c 	add.w	r3, r7, #12
 80037f0:	4618      	mov	r0, r3
 80037f2:	f014 fcc2 	bl	801817a <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 80037f6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80037fa:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80037fe:	881b      	ldrh	r3, [r3, #0]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	b29a      	uxth	r2, r3
 8003804:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003808:	4413      	add	r3, r2
 800380a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 800380e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003812:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003816:	881a      	ldrh	r2, [r3, #0]
 8003818:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800381c:	4413      	add	r3, r2
 800381e:	b29b      	uxth	r3, r3
 8003820:	f107 010a 	add.w	r1, r7, #10
 8003824:	2202      	movs	r2, #2
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe fc93 	bl	8002152 <EEPROM_LoadBlock>
 800382c:	4603      	mov	r3, r0
 800382e:	f083 0301 	eor.w	r3, r3, #1
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <io_virtual_load+0x14c>
 8003838:	2300      	movs	r3, #0
 800383a:	e05c      	b.n	80038f6 <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 800383c:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003840:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8003844:	4611      	mov	r1, r2
 8003846:	4618      	mov	r0, r3
 8003848:	f002 f800 	bl	800584c <modbus_crc16>
 800384c:	4603      	mov	r3, r0
 800384e:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8003852:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003856:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 800385a:	881b      	ldrh	r3, [r3, #0]
 800385c:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8003860:	429a      	cmp	r2, r3
 8003862:	d001      	beq.n	8003868 <io_virtual_load+0x178>
 8003864:	2300      	movs	r3, #0
 8003866:	e046      	b.n	80038f6 <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8003868:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800386c:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003870:	881a      	ldrh	r2, [r3, #0]
 8003872:	4b23      	ldr	r3, [pc, #140]	@ (8003900 <io_virtual_load+0x210>)
 8003874:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003876:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800387a:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800387e:	881b      	ldrh	r3, [r3, #0]
 8003880:	461a      	mov	r2, r3
 8003882:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003886:	4619      	mov	r1, r3
 8003888:	481e      	ldr	r0, [pc, #120]	@ (8003904 <io_virtual_load+0x214>)
 800388a:	f014 fc76 	bl	801817a <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 800388e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003892:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003896:	881a      	ldrh	r2, [r3, #0]
 8003898:	4b1b      	ldr	r3, [pc, #108]	@ (8003908 <io_virtual_load+0x218>)
 800389a:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 800389c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80038a0:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80038a4:	881b      	ldrh	r3, [r3, #0]
 80038a6:	005a      	lsls	r2, r3, #1
 80038a8:	f107 030c 	add.w	r3, r7, #12
 80038ac:	4619      	mov	r1, r3
 80038ae:	4817      	ldr	r0, [pc, #92]	@ (800390c <io_virtual_load+0x21c>)
 80038b0:	f014 fc63 	bl	801817a <memcpy>

	baseAddress += offset;
 80038b4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80038b8:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80038bc:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 80038c0:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 80038c4:	8811      	ldrh	r1, [r2, #0]
 80038c6:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 80038ca:	440a      	add	r2, r1
 80038cc:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 80038ce:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80038d2:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80038d6:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 80038da:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 80038de:	8812      	ldrh	r2, [r2, #0]
 80038e0:	3202      	adds	r2, #2
 80038e2:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 80038e4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80038e8:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80038ec:	881b      	ldrh	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7ff fb06 	bl	8002f00 <io_holding_reg_type_load>
 80038f4:	4603      	mov	r3, r0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	20000f8c 	.word	0x20000f8c
 8003904:	20000f0c 	.word	0x20000f0c
 8003908:	20001090 	.word	0x20001090
 800390c:	20000f90 	.word	0x20000f90

08003910 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8003914:	4b0a      	ldr	r3, [pc, #40]	@ (8003940 <io_virtual_clear+0x30>)
 8003916:	2200      	movs	r2, #0
 8003918:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 800391a:	4b0a      	ldr	r3, [pc, #40]	@ (8003944 <io_virtual_clear+0x34>)
 800391c:	2200      	movs	r2, #0
 800391e:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003920:	2280      	movs	r2, #128	@ 0x80
 8003922:	2100      	movs	r1, #0
 8003924:	4808      	ldr	r0, [pc, #32]	@ (8003948 <io_virtual_clear+0x38>)
 8003926:	f014 fba8 	bl	801807a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 800392a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800392e:	2100      	movs	r1, #0
 8003930:	4806      	ldr	r0, [pc, #24]	@ (800394c <io_virtual_clear+0x3c>)
 8003932:	f014 fba2 	bl	801807a <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 8003936:	f7fd fd35 	bl	80013a4 <automation_save_rules>
 800393a:	4603      	mov	r3, r0
}
 800393c:	4618      	mov	r0, r3
 800393e:	bd80      	pop	{r7, pc}
 8003940:	20000f8c 	.word	0x20000f8c
 8003944:	20001090 	.word	0x20001090
 8003948:	20000f0c 	.word	0x20000f0c
 800394c:	20000f90 	.word	0x20000f90

08003950 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 800395a:	4b0d      	ldr	r3, [pc, #52]	@ (8003990 <io_virtual_factory_reset+0x40>)
 800395c:	2200      	movs	r2, #0
 800395e:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003960:	4b0c      	ldr	r3, [pc, #48]	@ (8003994 <io_virtual_factory_reset+0x44>)
 8003962:	2200      	movs	r2, #0
 8003964:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003966:	2280      	movs	r2, #128	@ 0x80
 8003968:	2100      	movs	r1, #0
 800396a:	480b      	ldr	r0, [pc, #44]	@ (8003998 <io_virtual_factory_reset+0x48>)
 800396c:	f014 fb85 	bl	801807a <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003970:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003974:	2100      	movs	r1, #0
 8003976:	4809      	ldr	r0, [pc, #36]	@ (800399c <io_virtual_factory_reset+0x4c>)
 8003978:	f014 fb7f 	bl	801807a <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 800397c:	88fb      	ldrh	r3, [r7, #6]
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff fe04 	bl	800358c <io_virtual_save>
}
 8003984:	bf00      	nop
 8003986:	4618      	mov	r0, r3
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	20000f8c 	.word	0x20000f8c
 8003994:	20001090 	.word	0x20001090
 8003998:	20000f0c 	.word	0x20000f0c
 800399c:	20000f90 	.word	0x20000f90

080039a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b096      	sub	sp, #88	@ 0x58
 80039a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80039a6:	f004 f8d6 	bl	8007b56 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80039aa:	f000 f9d1 	bl	8003d50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80039ae:	f000 fbd5 	bl	800415c <MX_GPIO_Init>
  MX_DMA_Init();
 80039b2:	f000 fba1 	bl	80040f8 <MX_DMA_Init>
  MX_I2C1_Init();
 80039b6:	f000 fad3 	bl	8003f60 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80039ba:	f000 fb4f 	bl	800405c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80039be:	f000 fa13 	bl	8003de8 <MX_ADC1_Init>
  MX_DAC1_Init();
 80039c2:	f000 fa89 	bl	8003ed8 <MX_DAC1_Init>
  MX_USB_Device_Init();
 80039c6:	f013 f881 	bl	8016acc <MX_USB_Device_Init>
  MX_SPI1_Init();
 80039ca:	f000 fb09 	bl	8003fe0 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80039ce:	f00e fb5d 	bl	801208c <MX_FATFS_Init>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <main+0x3c>
    Error_Handler();
 80039d8:	f000 fc7a 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80039dc:	f7fd fe98 	bl	8001710 <display_Setup>
	display_Boot();
 80039e0:	f7fd fe9c 	bl	800171c <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 80039e4:	48bf      	ldr	r0, [pc, #764]	@ (8003ce4 <main+0x344>)
 80039e6:	f7fe fbc7 	bl	8002178 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 80039ea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80039ee:	f004 f923 	bl	8007c38 <HAL_Delay>
	SD_Detect();
 80039f2:	f003 faed 	bl	8006fd0 <SD_Detect>
	SD_Log("System booting");
 80039f6:	48bc      	ldr	r0, [pc, #752]	@ (8003ce8 <main+0x348>)
 80039f8:	f003 faf2 	bl	8006fe0 <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 80039fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a00:	48ba      	ldr	r0, [pc, #744]	@ (8003cec <main+0x34c>)
 8003a02:	f006 fda5 	bl	800a550 <HAL_GPIO_ReadPin>
 8003a06:	4603      	mov	r3, r0
 8003a08:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 8003a0c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d144      	bne.n	8003a9e <main+0xfe>
		uint32_t heldTime = 0;
 8003a14:	2300      	movs	r3, #0
 8003a16:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 8003a18:	48b5      	ldr	r0, [pc, #724]	@ (8003cf0 <main+0x350>)
 8003a1a:	f003 fae1 	bl	8006fe0 <SD_Log>
		display_FactoryResetPage(0); // main
 8003a1e:	2000      	movs	r0, #0
 8003a20:	f7fe fa2c 	bl	8001e7c <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8003a24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a28:	48b0      	ldr	r0, [pc, #704]	@ (8003cec <main+0x34c>)
 8003a2a:	f006 fd91 	bl	800a550 <HAL_GPIO_ReadPin>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d128      	bne.n	8003a86 <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8003a34:	2032      	movs	r0, #50	@ 0x32
 8003a36:	f004 f8ff 	bl	8007c38 <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 8003a3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a3c:	3332      	adds	r3, #50	@ 0x32
 8003a3e:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8003a40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a42:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d9ec      	bls.n	8003a24 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 8003a4a:	f7fd fd47 	bl	80014dc <automation_factory_reset>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	f083 0301 	eor.w	r3, r3, #1
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00a      	beq.n	8003a70 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 8003a5a:	2002      	movs	r0, #2
 8003a5c:	f7fe fa0e 	bl	8001e7c <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8003a60:	48a4      	ldr	r0, [pc, #656]	@ (8003cf4 <main+0x354>)
 8003a62:	f003 fabd 	bl	8006fe0 <SD_Log>
						HAL_Delay(4000);
 8003a66:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003a6a:	f004 f8e5 	bl	8007c38 <HAL_Delay>

						// Continue with boot...
						break;
 8003a6e:	e014      	b.n	8003a9a <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 8003a70:	2001      	movs	r0, #1
 8003a72:	f7fe fa03 	bl	8001e7c <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 8003a76:	48a0      	ldr	r0, [pc, #640]	@ (8003cf8 <main+0x358>)
 8003a78:	f003 fab2 	bl	8006fe0 <SD_Log>
						HAL_Delay(4000);
 8003a7c:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003a80:	f004 f8da 	bl	8007c38 <HAL_Delay>

						// Continue with boot
						break;
 8003a84:	e009      	b.n	8003a9a <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 8003a86:	2003      	movs	r0, #3
 8003a88:	f7fe f9f8 	bl	8001e7c <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 8003a8c:	489b      	ldr	r0, [pc, #620]	@ (8003cfc <main+0x35c>)
 8003a8e:	f003 faa7 	bl	8006fe0 <SD_Log>
				HAL_Delay(4000);
 8003a92:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003a96:	f004 f8cf 	bl	8007c38 <HAL_Delay>
				break;
			}

		}

		display_Boot();
 8003a9a:	f7fd fe3f 	bl	800171c <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8003a9e:	2001      	movs	r0, #1
 8003aa0:	f001 f8f2 	bl	8004c88 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8003aa4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003aa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003aac:	f002 ff6e 	bl	800698c <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 8003ab0:	488c      	ldr	r0, [pc, #560]	@ (8003ce4 <main+0x344>)
 8003ab2:	f7fe fc2f 	bl	8002314 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8003ab6:	4a92      	ldr	r2, [pc, #584]	@ (8003d00 <main+0x360>)
 8003ab8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003abc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ac0:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8003ac4:	4a8f      	ldr	r2, [pc, #572]	@ (8003d04 <main+0x364>)
 8003ac6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003aca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ace:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8003ad2:	4a8d      	ldr	r2, [pc, #564]	@ (8003d08 <main+0x368>)
 8003ad4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003ad8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003adc:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8003ae0:	4a8a      	ldr	r2, [pc, #552]	@ (8003d0c <main+0x36c>)
 8003ae2:	f107 0320 	add.w	r3, r7, #32
 8003ae6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003aea:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8003aee:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003af2:	4619      	mov	r1, r3
 8003af4:	4886      	ldr	r0, [pc, #536]	@ (8003d10 <main+0x370>)
 8003af6:	f7fe fea3 	bl	8002840 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8003afa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003afe:	4619      	mov	r1, r3
 8003b00:	4883      	ldr	r0, [pc, #524]	@ (8003d10 <main+0x370>)
 8003b02:	f7fe fe9d 	bl	8002840 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8003b06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4880      	ldr	r0, [pc, #512]	@ (8003d10 <main+0x370>)
 8003b0e:	f7fe fe97 	bl	8002840 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8003b12:	f107 0320 	add.w	r3, r7, #32
 8003b16:	4619      	mov	r1, r3
 8003b18:	487d      	ldr	r0, [pc, #500]	@ (8003d10 <main+0x370>)
 8003b1a:	f7fe fe91 	bl	8002840 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8003b1e:	4a7d      	ldr	r2, [pc, #500]	@ (8003d14 <main+0x374>)
 8003b20:	f107 0318 	add.w	r3, r7, #24
 8003b24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b28:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003b2c:	4a7a      	ldr	r2, [pc, #488]	@ (8003d18 <main+0x378>)
 8003b2e:	f107 0310 	add.w	r3, r7, #16
 8003b32:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b36:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8003b3a:	4a78      	ldr	r2, [pc, #480]	@ (8003d1c <main+0x37c>)
 8003b3c:	f107 0308 	add.w	r3, r7, #8
 8003b40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b44:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003b48:	4a75      	ldr	r2, [pc, #468]	@ (8003d20 <main+0x380>)
 8003b4a:	463b      	mov	r3, r7
 8003b4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b50:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8003b54:	f107 0318 	add.w	r3, r7, #24
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4872      	ldr	r0, [pc, #456]	@ (8003d24 <main+0x384>)
 8003b5c:	f7fe ff38 	bl	80029d0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8003b60:	f107 0310 	add.w	r3, r7, #16
 8003b64:	4619      	mov	r1, r3
 8003b66:	486f      	ldr	r0, [pc, #444]	@ (8003d24 <main+0x384>)
 8003b68:	f7fe ff32 	bl	80029d0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003b6c:	f107 0308 	add.w	r3, r7, #8
 8003b70:	4619      	mov	r1, r3
 8003b72:	486c      	ldr	r0, [pc, #432]	@ (8003d24 <main+0x384>)
 8003b74:	f7fe ff2c 	bl	80029d0 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8003b78:	463b      	mov	r3, r7
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4869      	ldr	r0, [pc, #420]	@ (8003d24 <main+0x384>)
 8003b7e:	f7fe ff27 	bl	80029d0 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8003b82:	2200      	movs	r2, #0
 8003b84:	2100      	movs	r1, #0
 8003b86:	4868      	ldr	r0, [pc, #416]	@ (8003d28 <main+0x388>)
 8003b88:	f7fe ff8c 	bl	8002aa4 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	2110      	movs	r1, #16
 8003b90:	4865      	ldr	r0, [pc, #404]	@ (8003d28 <main+0x388>)
 8003b92:	f7fe ff87 	bl	8002aa4 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 8003b96:	4965      	ldr	r1, [pc, #404]	@ (8003d2c <main+0x38c>)
 8003b98:	4865      	ldr	r0, [pc, #404]	@ (8003d30 <main+0x390>)
 8003b9a:	f7ff faf5 	bl	8003188 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8003b9e:	4965      	ldr	r1, [pc, #404]	@ (8003d34 <main+0x394>)
 8003ba0:	4863      	ldr	r0, [pc, #396]	@ (8003d30 <main+0x390>)
 8003ba2:	f7ff faf1 	bl	8003188 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 8003ba6:	4964      	ldr	r1, [pc, #400]	@ (8003d38 <main+0x398>)
 8003ba8:	4861      	ldr	r0, [pc, #388]	@ (8003d30 <main+0x390>)
 8003baa:	f7ff faed 	bl	8003188 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8003bae:	4963      	ldr	r1, [pc, #396]	@ (8003d3c <main+0x39c>)
 8003bb0:	485f      	ldr	r0, [pc, #380]	@ (8003d30 <main+0x390>)
 8003bb2:	f7ff fae9 	bl	8003188 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 8003bb6:	494b      	ldr	r1, [pc, #300]	@ (8003ce4 <main+0x344>)
 8003bb8:	4861      	ldr	r0, [pc, #388]	@ (8003d40 <main+0x3a0>)
 8003bba:	f7ff fae5 	bl	8003188 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8003bbe:	4949      	ldr	r1, [pc, #292]	@ (8003ce4 <main+0x344>)
 8003bc0:	4860      	ldr	r0, [pc, #384]	@ (8003d44 <main+0x3a4>)
 8003bc2:	f7ff fae1 	bl	8003188 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8003bc6:	f7fd fafb 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003bca:	2201      	movs	r2, #1
 8003bcc:	2140      	movs	r1, #64	@ 0x40
 8003bce:	485e      	ldr	r0, [pc, #376]	@ (8003d48 <main+0x3a8>)
 8003bd0:	f006 fcd6 	bl	800a580 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003bd4:	203c      	movs	r0, #60	@ 0x3c
 8003bd6:	f004 f82f 	bl	8007c38 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8003bda:	2200      	movs	r2, #0
 8003bdc:	2140      	movs	r1, #64	@ 0x40
 8003bde:	485a      	ldr	r0, [pc, #360]	@ (8003d48 <main+0x3a8>)
 8003be0:	f006 fcce 	bl	800a580 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003be4:	203c      	movs	r0, #60	@ 0x3c
 8003be6:	f004 f827 	bl	8007c38 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003bea:	2201      	movs	r2, #1
 8003bec:	2140      	movs	r1, #64	@ 0x40
 8003bee:	4856      	ldr	r0, [pc, #344]	@ (8003d48 <main+0x3a8>)
 8003bf0:	f006 fcc6 	bl	800a580 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003bf4:	203c      	movs	r0, #60	@ 0x3c
 8003bf6:	f004 f81f 	bl	8007c38 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	2140      	movs	r1, #64	@ 0x40
 8003bfe:	4852      	ldr	r0, [pc, #328]	@ (8003d48 <main+0x3a8>)
 8003c00:	f006 fcbe 	bl	800a580 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8003c04:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8003c08:	f004 f816 	bl	8007c38 <HAL_Delay>

	SD_Log("System boot complete");
 8003c0c:	484f      	ldr	r0, [pc, #316]	@ (8003d4c <main+0x3ac>)
 8003c0e:	f003 f9e7 	bl	8006fe0 <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8003c12:	f7fd fdad 	bl	8001770 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003c16:	2300      	movs	r3, #0
 8003c18:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8003c24:	f003 fffc 	bl	8007c20 <HAL_GetTick>
 8003c28:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 8003c2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8003c30:	f002 ffc2 	bl	8006bb8 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8003c34:	f003 f814 	bl	8006c60 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8003c38:	f7ff fb40 	bl	80032bc <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 8003c3c:	f000 fffe 	bl	8004c3c <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003c40:	f7fd fac4 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8003c44:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003c48:	483f      	ldr	r0, [pc, #252]	@ (8003d48 <main+0x3a8>)
 8003c4a:	f006 fc81 	bl	800a550 <HAL_GPIO_ReadPin>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 8003c54:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d113      	bne.n	8003c84 <main+0x2e4>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8003c5c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d116      	bne.n	8003c92 <main+0x2f2>
 8003c64:	f003 ffdc 	bl	8007c20 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b32      	cmp	r3, #50	@ 0x32
 8003c70:	d90f      	bls.n	8003c92 <main+0x2f2>
			  display_BtnPress();
 8003c72:	f7fe f999 	bl	8001fa8 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8003c76:	f003 ffd3 	bl	8007c20 <HAL_GetTick>
 8003c7a:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8003c82:	e006      	b.n	8003c92 <main+0x2f2>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8003c84:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d102      	bne.n	8003c92 <main+0x2f2>
		  btn1status = 0;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8003c92:	f003 ffc5 	bl	8007c20 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ca0:	d205      	bcs.n	8003cae <main+0x30e>
 8003ca2:	f003 ffbd 	bl	8007c20 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d906      	bls.n	8003cbc <main+0x31c>
		  lastTimeTick = HAL_GetTick();
 8003cae:	f003 ffb7 	bl	8007c20 <HAL_GetTick>
 8003cb2:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 8003cb8:	f7fd fd5a 	bl	8001770 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8003cbc:	f003 ffb0 	bl	8007c20 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d805      	bhi.n	8003cda <main+0x33a>
 8003cce:	f003 ffa7 	bl	8007c20 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d9a7      	bls.n	8003c2a <main+0x28a>
		  display_setPage(0);
 8003cda:	2000      	movs	r0, #0
 8003cdc:	f7fe f97e 	bl	8001fdc <display_setPage>
  {
 8003ce0:	e7a3      	b.n	8003c2a <main+0x28a>
 8003ce2:	bf00      	nop
 8003ce4:	20001114 	.word	0x20001114
 8003ce8:	0801a478 	.word	0x0801a478
 8003cec:	48000400 	.word	0x48000400
 8003cf0:	0801a488 	.word	0x0801a488
 8003cf4:	0801a4a8 	.word	0x0801a4a8
 8003cf8:	0801a4c0 	.word	0x0801a4c0
 8003cfc:	0801a4dc 	.word	0x0801a4dc
 8003d00:	0801a514 	.word	0x0801a514
 8003d04:	0801a51c 	.word	0x0801a51c
 8003d08:	0801a524 	.word	0x0801a524
 8003d0c:	0801a52c 	.word	0x0801a52c
 8003d10:	080029a9 	.word	0x080029a9
 8003d14:	0801a534 	.word	0x0801a534
 8003d18:	0801a53c 	.word	0x0801a53c
 8003d1c:	0801a544 	.word	0x0801a544
 8003d20:	0801a54c 	.word	0x0801a54c
 8003d24:	08002a7d 	.word	0x08002a7d
 8003d28:	08002c35 	.word	0x08002c35
 8003d2c:	04300002 	.word	0x04300002
 8003d30:	08003235 	.word	0x08003235
 8003d34:	08600004 	.word	0x08600004
 8003d38:	2e300800 	.word	0x2e300800
 8003d3c:	3ac04000 	.word	0x3ac04000
 8003d40:	0800234d 	.word	0x0800234d
 8003d44:	0800238d 	.word	0x0800238d
 8003d48:	48000800 	.word	0x48000800
 8003d4c:	0801a4fc 	.word	0x0801a4fc

08003d50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b094      	sub	sp, #80	@ 0x50
 8003d54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d56:	f107 0318 	add.w	r3, r7, #24
 8003d5a:	2238      	movs	r2, #56	@ 0x38
 8003d5c:	2100      	movs	r1, #0
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f014 f98b 	bl	801807a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d64:	1d3b      	adds	r3, r7, #4
 8003d66:	2200      	movs	r2, #0
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	605a      	str	r2, [r3, #4]
 8003d6c:	609a      	str	r2, [r3, #8]
 8003d6e:	60da      	str	r2, [r3, #12]
 8003d70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d72:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003d76:	f009 f86b 	bl	800ce50 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003d7e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d82:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003d84:	2340      	movs	r3, #64	@ 0x40
 8003d86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d88:	2302      	movs	r3, #2
 8003d8a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003d90:	2301      	movs	r3, #1
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8003d94:	230c      	movs	r3, #12
 8003d96:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003d98:	2302      	movs	r3, #2
 8003d9a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8003d9c:	2304      	movs	r3, #4
 8003d9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003da0:	2302      	movs	r3, #2
 8003da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003da4:	f107 0318 	add.w	r3, r7, #24
 8003da8:	4618      	mov	r0, r3
 8003daa:	f009 f905 	bl	800cfb8 <HAL_RCC_OscConfig>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8003db4:	f000 fa8c 	bl	80042d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003db8:	230f      	movs	r3, #15
 8003dba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003dcc:	1d3b      	adds	r3, r7, #4
 8003dce:	2100      	movs	r1, #0
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f009 fc03 	bl	800d5dc <HAL_RCC_ClockConfig>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003ddc:	f000 fa78 	bl	80042d0 <Error_Handler>
  }
}
 8003de0:	bf00      	nop
 8003de2:	3750      	adds	r7, #80	@ 0x50
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b08c      	sub	sp, #48	@ 0x30
 8003dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8003dee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003df2:	2200      	movs	r2, #0
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	605a      	str	r2, [r3, #4]
 8003df8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003dfa:	1d3b      	adds	r3, r7, #4
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	2100      	movs	r1, #0
 8003e00:	4618      	mov	r0, r3
 8003e02:	f014 f93a 	bl	801807a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003e06:	4b32      	ldr	r3, [pc, #200]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e08:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003e0c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003e0e:	4b30      	ldr	r3, [pc, #192]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e10:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e14:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003e16:	4b2e      	ldr	r3, [pc, #184]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e1c:	4b2c      	ldr	r3, [pc, #176]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003e22:	4b2b      	ldr	r3, [pc, #172]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003e28:	4b29      	ldr	r3, [pc, #164]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003e2e:	4b28      	ldr	r3, [pc, #160]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e30:	2204      	movs	r2, #4
 8003e32:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003e34:	4b26      	ldr	r3, [pc, #152]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003e3a:	4b25      	ldr	r3, [pc, #148]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003e40:	4b23      	ldr	r3, [pc, #140]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e42:	2201      	movs	r2, #1
 8003e44:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003e46:	4b22      	ldr	r3, [pc, #136]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e4e:	4b20      	ldr	r3, [pc, #128]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003e54:	4b1e      	ldr	r3, [pc, #120]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003e62:	4b1b      	ldr	r3, [pc, #108]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003e68:	4b19      	ldr	r3, [pc, #100]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003e70:	4817      	ldr	r0, [pc, #92]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e72:	f004 f97d 	bl	8008170 <HAL_ADC_Init>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d001      	beq.n	8003e80 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003e7c:	f000 fa28 	bl	80042d0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003e80:	2300      	movs	r3, #0
 8003e82:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003e84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e88:	4619      	mov	r1, r3
 8003e8a:	4811      	ldr	r0, [pc, #68]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003e8c:	f005 fa82 	bl	8009394 <HAL_ADCEx_MultiModeConfigChannel>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003e96:	f000 fa1b 	bl	80042d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed4 <MX_ADC1_Init+0xec>)
 8003e9c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003e9e:	2306      	movs	r3, #6
 8003ea0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003ea6:	237f      	movs	r3, #127	@ 0x7f
 8003ea8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003eaa:	2304      	movs	r3, #4
 8003eac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003eb2:	1d3b      	adds	r3, r7, #4
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	4806      	ldr	r0, [pc, #24]	@ (8003ed0 <MX_ADC1_Init+0xe8>)
 8003eb8:	f004 fcb4 	bl	8008824 <HAL_ADC_ConfigChannel>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003ec2:	f000 fa05 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003ec6:	bf00      	nop
 8003ec8:	3730      	adds	r7, #48	@ 0x30
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	20001094 	.word	0x20001094
 8003ed4:	04300002 	.word	0x04300002

08003ed8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b08c      	sub	sp, #48	@ 0x30
 8003edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003ede:	463b      	mov	r3, r7
 8003ee0:	2230      	movs	r2, #48	@ 0x30
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f014 f8c8 	bl	801807a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8003eea:	4b1b      	ldr	r3, [pc, #108]	@ (8003f58 <MX_DAC1_Init+0x80>)
 8003eec:	4a1b      	ldr	r2, [pc, #108]	@ (8003f5c <MX_DAC1_Init+0x84>)
 8003eee:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003ef0:	4819      	ldr	r0, [pc, #100]	@ (8003f58 <MX_DAC1_Init+0x80>)
 8003ef2:	f005 fc02 	bl	80096fa <HAL_DAC_Init>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003efc:	f000 f9e8 	bl	80042d0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003f00:	2302      	movs	r3, #2
 8003f02:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003f04:	2300      	movs	r3, #0
 8003f06:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003f10:	2300      	movs	r3, #0
 8003f12:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003f14:	2300      	movs	r3, #0
 8003f16:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003f20:	2300      	movs	r3, #0
 8003f22:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003f24:	463b      	mov	r3, r7
 8003f26:	2200      	movs	r2, #0
 8003f28:	4619      	mov	r1, r3
 8003f2a:	480b      	ldr	r0, [pc, #44]	@ (8003f58 <MX_DAC1_Init+0x80>)
 8003f2c:	f005 fca2 	bl	8009874 <HAL_DAC_ConfigChannel>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8003f36:	f000 f9cb 	bl	80042d0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003f3a:	463b      	mov	r3, r7
 8003f3c:	2210      	movs	r2, #16
 8003f3e:	4619      	mov	r1, r3
 8003f40:	4805      	ldr	r0, [pc, #20]	@ (8003f58 <MX_DAC1_Init+0x80>)
 8003f42:	f005 fc97 	bl	8009874 <HAL_DAC_ConfigChannel>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8003f4c:	f000 f9c0 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003f50:	bf00      	nop
 8003f52:	3730      	adds	r7, #48	@ 0x30
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	20001100 	.word	0x20001100
 8003f5c:	50000800 	.word	0x50000800

08003f60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003f64:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f66:	4a1c      	ldr	r2, [pc, #112]	@ (8003fd8 <MX_I2C1_Init+0x78>)
 8003f68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8003f6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8003fdc <MX_I2C1_Init+0x7c>)
 8003f6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003f70:	4b18      	ldr	r3, [pc, #96]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f76:	4b17      	ldr	r3, [pc, #92]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f78:	2201      	movs	r2, #1
 8003f7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f7c:	4b15      	ldr	r3, [pc, #84]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003f82:	4b14      	ldr	r3, [pc, #80]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003f88:	4b12      	ldr	r3, [pc, #72]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f8e:	4b11      	ldr	r3, [pc, #68]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f94:	4b0f      	ldr	r3, [pc, #60]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f9a:	480e      	ldr	r0, [pc, #56]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003f9c:	f006 fb08 	bl	800a5b0 <HAL_I2C_Init>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003fa6:	f000 f993 	bl	80042d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003faa:	2100      	movs	r1, #0
 8003fac:	4809      	ldr	r0, [pc, #36]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003fae:	f007 f9b7 	bl	800b320 <HAL_I2CEx_ConfigAnalogFilter>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d001      	beq.n	8003fbc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003fb8:	f000 f98a 	bl	80042d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	4805      	ldr	r0, [pc, #20]	@ (8003fd4 <MX_I2C1_Init+0x74>)
 8003fc0:	f007 f9f9 	bl	800b3b6 <HAL_I2CEx_ConfigDigitalFilter>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003fca:	f000 f981 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003fce:	bf00      	nop
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	20001114 	.word	0x20001114
 8003fd8:	40005400 	.word	0x40005400
 8003fdc:	00300617 	.word	0x00300617

08003fe0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8004054 <MX_SPI1_Init+0x74>)
 8003fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8004058 <MX_SPI1_Init+0x78>)
 8003fe8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003fea:	4b1a      	ldr	r3, [pc, #104]	@ (8004054 <MX_SPI1_Init+0x74>)
 8003fec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003ff0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003ff2:	4b18      	ldr	r3, [pc, #96]	@ (8004054 <MX_SPI1_Init+0x74>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ff8:	4b16      	ldr	r3, [pc, #88]	@ (8004054 <MX_SPI1_Init+0x74>)
 8003ffa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003ffe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004000:	4b14      	ldr	r3, [pc, #80]	@ (8004054 <MX_SPI1_Init+0x74>)
 8004002:	2200      	movs	r2, #0
 8004004:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004006:	4b13      	ldr	r3, [pc, #76]	@ (8004054 <MX_SPI1_Init+0x74>)
 8004008:	2200      	movs	r2, #0
 800400a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800400c:	4b11      	ldr	r3, [pc, #68]	@ (8004054 <MX_SPI1_Init+0x74>)
 800400e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004012:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004014:	4b0f      	ldr	r3, [pc, #60]	@ (8004054 <MX_SPI1_Init+0x74>)
 8004016:	2228      	movs	r2, #40	@ 0x28
 8004018:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800401a:	4b0e      	ldr	r3, [pc, #56]	@ (8004054 <MX_SPI1_Init+0x74>)
 800401c:	2200      	movs	r2, #0
 800401e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004020:	4b0c      	ldr	r3, [pc, #48]	@ (8004054 <MX_SPI1_Init+0x74>)
 8004022:	2200      	movs	r2, #0
 8004024:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004026:	4b0b      	ldr	r3, [pc, #44]	@ (8004054 <MX_SPI1_Init+0x74>)
 8004028:	2200      	movs	r2, #0
 800402a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800402c:	4b09      	ldr	r3, [pc, #36]	@ (8004054 <MX_SPI1_Init+0x74>)
 800402e:	2207      	movs	r2, #7
 8004030:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004032:	4b08      	ldr	r3, [pc, #32]	@ (8004054 <MX_SPI1_Init+0x74>)
 8004034:	2200      	movs	r2, #0
 8004036:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004038:	4b06      	ldr	r3, [pc, #24]	@ (8004054 <MX_SPI1_Init+0x74>)
 800403a:	2208      	movs	r2, #8
 800403c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800403e:	4805      	ldr	r0, [pc, #20]	@ (8004054 <MX_SPI1_Init+0x74>)
 8004040:	f009 fed8 	bl	800ddf4 <HAL_SPI_Init>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800404a:	f000 f941 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800404e:	bf00      	nop
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	20001168 	.word	0x20001168
 8004058:	40013000 	.word	0x40013000

0800405c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004060:	4b23      	ldr	r3, [pc, #140]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 8004062:	4a24      	ldr	r2, [pc, #144]	@ (80040f4 <MX_USART1_UART_Init+0x98>)
 8004064:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004066:	4b22      	ldr	r3, [pc, #136]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 8004068:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800406c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800406e:	4b20      	ldr	r3, [pc, #128]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 8004070:	2200      	movs	r2, #0
 8004072:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8004074:	4b1e      	ldr	r3, [pc, #120]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 8004076:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800407a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800407c:	4b1c      	ldr	r3, [pc, #112]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 800407e:	2200      	movs	r2, #0
 8004080:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004082:	4b1b      	ldr	r3, [pc, #108]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 8004084:	220c      	movs	r2, #12
 8004086:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004088:	4b19      	ldr	r3, [pc, #100]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 800408a:	2200      	movs	r2, #0
 800408c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800408e:	4b18      	ldr	r3, [pc, #96]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 8004090:	2200      	movs	r2, #0
 8004092:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004094:	4b16      	ldr	r3, [pc, #88]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 8004096:	2200      	movs	r2, #0
 8004098:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800409a:	4b15      	ldr	r3, [pc, #84]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 800409c:	2200      	movs	r2, #0
 800409e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80040a0:	4b13      	ldr	r3, [pc, #76]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 80040a2:	2200      	movs	r2, #0
 80040a4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80040a6:	4812      	ldr	r0, [pc, #72]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 80040a8:	f00a fc48 	bl	800e93c <HAL_UART_Init>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d001      	beq.n	80040b6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80040b2:	f000 f90d 	bl	80042d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80040b6:	2100      	movs	r1, #0
 80040b8:	480d      	ldr	r0, [pc, #52]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 80040ba:	f00c f830 	bl	801011e <HAL_UARTEx_SetTxFifoThreshold>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80040c4:	f000 f904 	bl	80042d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80040c8:	2100      	movs	r1, #0
 80040ca:	4809      	ldr	r0, [pc, #36]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 80040cc:	f00c f865 	bl	801019a <HAL_UARTEx_SetRxFifoThreshold>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80040d6:	f000 f8fb 	bl	80042d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80040da:	4805      	ldr	r0, [pc, #20]	@ (80040f0 <MX_USART1_UART_Init+0x94>)
 80040dc:	f00b ffe6 	bl	80100ac <HAL_UARTEx_DisableFifoMode>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80040e6:	f000 f8f3 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80040ea:	bf00      	nop
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	200011cc 	.word	0x200011cc
 80040f4:	40013800 	.word	0x40013800

080040f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80040fe:	4b16      	ldr	r3, [pc, #88]	@ (8004158 <MX_DMA_Init+0x60>)
 8004100:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004102:	4a15      	ldr	r2, [pc, #84]	@ (8004158 <MX_DMA_Init+0x60>)
 8004104:	f043 0304 	orr.w	r3, r3, #4
 8004108:	6493      	str	r3, [r2, #72]	@ 0x48
 800410a:	4b13      	ldr	r3, [pc, #76]	@ (8004158 <MX_DMA_Init+0x60>)
 800410c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800410e:	f003 0304 	and.w	r3, r3, #4
 8004112:	607b      	str	r3, [r7, #4]
 8004114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004116:	4b10      	ldr	r3, [pc, #64]	@ (8004158 <MX_DMA_Init+0x60>)
 8004118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800411a:	4a0f      	ldr	r2, [pc, #60]	@ (8004158 <MX_DMA_Init+0x60>)
 800411c:	f043 0301 	orr.w	r3, r3, #1
 8004120:	6493      	str	r3, [r2, #72]	@ 0x48
 8004122:	4b0d      	ldr	r3, [pc, #52]	@ (8004158 <MX_DMA_Init+0x60>)
 8004124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	603b      	str	r3, [r7, #0]
 800412c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800412e:	2200      	movs	r2, #0
 8004130:	2100      	movs	r1, #0
 8004132:	200b      	movs	r0, #11
 8004134:	f005 faad 	bl	8009692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004138:	200b      	movs	r0, #11
 800413a:	f005 fac4 	bl	80096c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800413e:	2200      	movs	r2, #0
 8004140:	2100      	movs	r1, #0
 8004142:	200c      	movs	r0, #12
 8004144:	f005 faa5 	bl	8009692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004148:	200c      	movs	r0, #12
 800414a:	f005 fabc 	bl	80096c6 <HAL_NVIC_EnableIRQ>

}
 800414e:	bf00      	nop
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	40021000 	.word	0x40021000

0800415c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b088      	sub	sp, #32
 8004160:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004162:	f107 030c 	add.w	r3, r7, #12
 8004166:	2200      	movs	r2, #0
 8004168:	601a      	str	r2, [r3, #0]
 800416a:	605a      	str	r2, [r3, #4]
 800416c:	609a      	str	r2, [r3, #8]
 800416e:	60da      	str	r2, [r3, #12]
 8004170:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004172:	4b54      	ldr	r3, [pc, #336]	@ (80042c4 <MX_GPIO_Init+0x168>)
 8004174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004176:	4a53      	ldr	r2, [pc, #332]	@ (80042c4 <MX_GPIO_Init+0x168>)
 8004178:	f043 0304 	orr.w	r3, r3, #4
 800417c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800417e:	4b51      	ldr	r3, [pc, #324]	@ (80042c4 <MX_GPIO_Init+0x168>)
 8004180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004182:	f003 0304 	and.w	r3, r3, #4
 8004186:	60bb      	str	r3, [r7, #8]
 8004188:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800418a:	4b4e      	ldr	r3, [pc, #312]	@ (80042c4 <MX_GPIO_Init+0x168>)
 800418c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800418e:	4a4d      	ldr	r2, [pc, #308]	@ (80042c4 <MX_GPIO_Init+0x168>)
 8004190:	f043 0301 	orr.w	r3, r3, #1
 8004194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004196:	4b4b      	ldr	r3, [pc, #300]	@ (80042c4 <MX_GPIO_Init+0x168>)
 8004198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	607b      	str	r3, [r7, #4]
 80041a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80041a2:	4b48      	ldr	r3, [pc, #288]	@ (80042c4 <MX_GPIO_Init+0x168>)
 80041a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041a6:	4a47      	ldr	r2, [pc, #284]	@ (80042c4 <MX_GPIO_Init+0x168>)
 80041a8:	f043 0302 	orr.w	r3, r3, #2
 80041ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041ae:	4b45      	ldr	r3, [pc, #276]	@ (80042c4 <MX_GPIO_Init+0x168>)
 80041b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	603b      	str	r3, [r7, #0]
 80041b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80041ba:	2200      	movs	r2, #0
 80041bc:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 80041c0:	4841      	ldr	r0, [pc, #260]	@ (80042c8 <MX_GPIO_Init+0x16c>)
 80041c2:	f006 f9dd 	bl	800a580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 80041c6:	2200      	movs	r2, #0
 80041c8:	2107      	movs	r1, #7
 80041ca:	4840      	ldr	r0, [pc, #256]	@ (80042cc <MX_GPIO_Init+0x170>)
 80041cc:	f006 f9d8 	bl	800a580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 80041d0:	2200      	movs	r2, #0
 80041d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80041d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041da:	f006 f9d1 	bl	800a580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80041de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80041e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041e4:	2300      	movs	r3, #0
 80041e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80041e8:	2302      	movs	r3, #2
 80041ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80041ec:	f107 030c 	add.w	r3, r7, #12
 80041f0:	4619      	mov	r1, r3
 80041f2:	4835      	ldr	r0, [pc, #212]	@ (80042c8 <MX_GPIO_Init+0x16c>)
 80041f4:	f006 f82a 	bl	800a24c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 80041f8:	230c      	movs	r3, #12
 80041fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041fc:	2300      	movs	r3, #0
 80041fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004200:	2300      	movs	r3, #0
 8004202:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004204:	f107 030c 	add.w	r3, r7, #12
 8004208:	4619      	mov	r1, r3
 800420a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800420e:	f006 f81d 	bl	800a24c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 8004212:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8004216:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004218:	2301      	movs	r3, #1
 800421a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800421c:	2300      	movs	r3, #0
 800421e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004220:	2300      	movs	r3, #0
 8004222:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004224:	f107 030c 	add.w	r3, r7, #12
 8004228:	4619      	mov	r1, r3
 800422a:	4827      	ldr	r0, [pc, #156]	@ (80042c8 <MX_GPIO_Init+0x16c>)
 800422c:	f006 f80e 	bl	800a24c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8004230:	2307      	movs	r3, #7
 8004232:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004234:	2301      	movs	r3, #1
 8004236:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800423c:	2300      	movs	r3, #0
 800423e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004240:	f107 030c 	add.w	r3, r7, #12
 8004244:	4619      	mov	r1, r3
 8004246:	4821      	ldr	r0, [pc, #132]	@ (80042cc <MX_GPIO_Init+0x170>)
 8004248:	f006 f800 	bl	800a24c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 800424c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8004250:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004252:	2300      	movs	r3, #0
 8004254:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004256:	2300      	movs	r3, #0
 8004258:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800425a:	f107 030c 	add.w	r3, r7, #12
 800425e:	4619      	mov	r1, r3
 8004260:	481a      	ldr	r0, [pc, #104]	@ (80042cc <MX_GPIO_Init+0x170>)
 8004262:	f005 fff3 	bl	800a24c <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8004266:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800426a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800426c:	2301      	movs	r3, #1
 800426e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004270:	2300      	movs	r3, #0
 8004272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004274:	2300      	movs	r3, #0
 8004276:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004278:	f107 030c 	add.w	r3, r7, #12
 800427c:	4619      	mov	r1, r3
 800427e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004282:	f005 ffe3 	bl	800a24c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8004286:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800428a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800428c:	2300      	movs	r3, #0
 800428e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004290:	2301      	movs	r3, #1
 8004292:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8004294:	f107 030c 	add.w	r3, r7, #12
 8004298:	4619      	mov	r1, r3
 800429a:	480b      	ldr	r0, [pc, #44]	@ (80042c8 <MX_GPIO_Init+0x16c>)
 800429c:	f005 ffd6 	bl	800a24c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 80042a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80042a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042a6:	2300      	movs	r3, #0
 80042a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80042aa:	2302      	movs	r3, #2
 80042ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 80042ae:	f107 030c 	add.w	r3, r7, #12
 80042b2:	4619      	mov	r1, r3
 80042b4:	4805      	ldr	r0, [pc, #20]	@ (80042cc <MX_GPIO_Init+0x170>)
 80042b6:	f005 ffc9 	bl	800a24c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80042ba:	bf00      	nop
 80042bc:	3720      	adds	r7, #32
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	40021000 	.word	0x40021000
 80042c8:	48000800 	.word	0x48000800
 80042cc:	48000400 	.word	0x48000400

080042d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042d4:	b672      	cpsid	i
}
 80042d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80042d8:	bf00      	nop
 80042da:	e7fd      	b.n	80042d8 <Error_Handler+0x8>

080042dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004320 <HAL_MspInit+0x44>)
 80042e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e6:	4a0e      	ldr	r2, [pc, #56]	@ (8004320 <HAL_MspInit+0x44>)
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80042ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004320 <HAL_MspInit+0x44>)
 80042f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	607b      	str	r3, [r7, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042fa:	4b09      	ldr	r3, [pc, #36]	@ (8004320 <HAL_MspInit+0x44>)
 80042fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fe:	4a08      	ldr	r2, [pc, #32]	@ (8004320 <HAL_MspInit+0x44>)
 8004300:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004304:	6593      	str	r3, [r2, #88]	@ 0x58
 8004306:	4b06      	ldr	r3, [pc, #24]	@ (8004320 <HAL_MspInit+0x44>)
 8004308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800430e:	603b      	str	r3, [r7, #0]
 8004310:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004312:	f008 fe41 	bl	800cf98 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004316:	bf00      	nop
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	40021000 	.word	0x40021000

08004324 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b09c      	sub	sp, #112	@ 0x70
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800432c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]
 8004334:	605a      	str	r2, [r3, #4]
 8004336:	609a      	str	r2, [r3, #8]
 8004338:	60da      	str	r2, [r3, #12]
 800433a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800433c:	f107 0318 	add.w	r3, r7, #24
 8004340:	2244      	movs	r2, #68	@ 0x44
 8004342:	2100      	movs	r1, #0
 8004344:	4618      	mov	r0, r3
 8004346:	f013 fe98 	bl	801807a <memset>
  if(hadc->Instance==ADC1)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004352:	d14d      	bne.n	80043f0 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004354:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004358:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800435a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800435e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004360:	f107 0318 	add.w	r3, r7, #24
 8004364:	4618      	mov	r0, r3
 8004366:	f009 fb55 	bl	800da14 <HAL_RCCEx_PeriphCLKConfig>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004370:	f7ff ffae 	bl	80042d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004374:	4b20      	ldr	r3, [pc, #128]	@ (80043f8 <HAL_ADC_MspInit+0xd4>)
 8004376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004378:	4a1f      	ldr	r2, [pc, #124]	@ (80043f8 <HAL_ADC_MspInit+0xd4>)
 800437a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800437e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004380:	4b1d      	ldr	r3, [pc, #116]	@ (80043f8 <HAL_ADC_MspInit+0xd4>)
 8004382:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004384:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800438c:	4b1a      	ldr	r3, [pc, #104]	@ (80043f8 <HAL_ADC_MspInit+0xd4>)
 800438e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004390:	4a19      	ldr	r2, [pc, #100]	@ (80043f8 <HAL_ADC_MspInit+0xd4>)
 8004392:	f043 0301 	orr.w	r3, r3, #1
 8004396:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004398:	4b17      	ldr	r3, [pc, #92]	@ (80043f8 <HAL_ADC_MspInit+0xd4>)
 800439a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	613b      	str	r3, [r7, #16]
 80043a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043a4:	4b14      	ldr	r3, [pc, #80]	@ (80043f8 <HAL_ADC_MspInit+0xd4>)
 80043a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a8:	4a13      	ldr	r2, [pc, #76]	@ (80043f8 <HAL_ADC_MspInit+0xd4>)
 80043aa:	f043 0302 	orr.w	r3, r3, #2
 80043ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043b0:	4b11      	ldr	r3, [pc, #68]	@ (80043f8 <HAL_ADC_MspInit+0xd4>)
 80043b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043b4:	f003 0302 	and.w	r3, r3, #2
 80043b8:	60fb      	str	r3, [r7, #12]
 80043ba:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 80043bc:	2303      	movs	r3, #3
 80043be:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80043c0:	2303      	movs	r3, #3
 80043c2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c4:	2300      	movs	r3, #0
 80043c6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043c8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80043cc:	4619      	mov	r1, r3
 80043ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80043d2:	f005 ff3b 	bl	800a24c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 80043d6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80043da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80043dc:	2303      	movs	r3, #3
 80043de:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e0:	2300      	movs	r3, #0
 80043e2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043e4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80043e8:	4619      	mov	r1, r3
 80043ea:	4804      	ldr	r0, [pc, #16]	@ (80043fc <HAL_ADC_MspInit+0xd8>)
 80043ec:	f005 ff2e 	bl	800a24c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80043f0:	bf00      	nop
 80043f2:	3770      	adds	r7, #112	@ 0x70
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40021000 	.word	0x40021000
 80043fc:	48000400 	.word	0x48000400

08004400 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08a      	sub	sp, #40	@ 0x28
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004408:	f107 0314 	add.w	r3, r7, #20
 800440c:	2200      	movs	r2, #0
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	605a      	str	r2, [r3, #4]
 8004412:	609a      	str	r2, [r3, #8]
 8004414:	60da      	str	r2, [r3, #12]
 8004416:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a15      	ldr	r2, [pc, #84]	@ (8004474 <HAL_DAC_MspInit+0x74>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d124      	bne.n	800446c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004422:	4b15      	ldr	r3, [pc, #84]	@ (8004478 <HAL_DAC_MspInit+0x78>)
 8004424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004426:	4a14      	ldr	r2, [pc, #80]	@ (8004478 <HAL_DAC_MspInit+0x78>)
 8004428:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800442c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800442e:	4b12      	ldr	r3, [pc, #72]	@ (8004478 <HAL_DAC_MspInit+0x78>)
 8004430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004432:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004436:	613b      	str	r3, [r7, #16]
 8004438:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800443a:	4b0f      	ldr	r3, [pc, #60]	@ (8004478 <HAL_DAC_MspInit+0x78>)
 800443c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800443e:	4a0e      	ldr	r2, [pc, #56]	@ (8004478 <HAL_DAC_MspInit+0x78>)
 8004440:	f043 0301 	orr.w	r3, r3, #1
 8004444:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004446:	4b0c      	ldr	r3, [pc, #48]	@ (8004478 <HAL_DAC_MspInit+0x78>)
 8004448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8004452:	2330      	movs	r3, #48	@ 0x30
 8004454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004456:	2303      	movs	r3, #3
 8004458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800445a:	2300      	movs	r3, #0
 800445c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800445e:	f107 0314 	add.w	r3, r7, #20
 8004462:	4619      	mov	r1, r3
 8004464:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004468:	f005 fef0 	bl	800a24c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800446c:	bf00      	nop
 800446e:	3728      	adds	r7, #40	@ 0x28
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	50000800 	.word	0x50000800
 8004478:	40021000 	.word	0x40021000

0800447c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b09c      	sub	sp, #112	@ 0x70
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004484:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	605a      	str	r2, [r3, #4]
 800448e:	609a      	str	r2, [r3, #8]
 8004490:	60da      	str	r2, [r3, #12]
 8004492:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004494:	f107 0318 	add.w	r3, r7, #24
 8004498:	2244      	movs	r2, #68	@ 0x44
 800449a:	2100      	movs	r1, #0
 800449c:	4618      	mov	r0, r3
 800449e:	f013 fdec 	bl	801807a <memset>
  if(hi2c->Instance==I2C1)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a2d      	ldr	r2, [pc, #180]	@ (800455c <HAL_I2C_MspInit+0xe0>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d153      	bne.n	8004554 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80044ac:	2340      	movs	r3, #64	@ 0x40
 80044ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80044b0:	2300      	movs	r3, #0
 80044b2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044b4:	f107 0318 	add.w	r3, r7, #24
 80044b8:	4618      	mov	r0, r3
 80044ba:	f009 faab 	bl	800da14 <HAL_RCCEx_PeriphCLKConfig>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80044c4:	f7ff ff04 	bl	80042d0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044c8:	4b25      	ldr	r3, [pc, #148]	@ (8004560 <HAL_I2C_MspInit+0xe4>)
 80044ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044cc:	4a24      	ldr	r2, [pc, #144]	@ (8004560 <HAL_I2C_MspInit+0xe4>)
 80044ce:	f043 0301 	orr.w	r3, r3, #1
 80044d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044d4:	4b22      	ldr	r3, [pc, #136]	@ (8004560 <HAL_I2C_MspInit+0xe4>)
 80044d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	617b      	str	r3, [r7, #20]
 80044de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004560 <HAL_I2C_MspInit+0xe4>)
 80044e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004560 <HAL_I2C_MspInit+0xe4>)
 80044e6:	f043 0302 	orr.w	r3, r3, #2
 80044ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044ec:	4b1c      	ldr	r3, [pc, #112]	@ (8004560 <HAL_I2C_MspInit+0xe4>)
 80044ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	613b      	str	r3, [r7, #16]
 80044f6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80044f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044fe:	2312      	movs	r3, #18
 8004500:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004502:	2300      	movs	r3, #0
 8004504:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004506:	2300      	movs	r3, #0
 8004508:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800450a:	2304      	movs	r3, #4
 800450c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800450e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004512:	4619      	mov	r1, r3
 8004514:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004518:	f005 fe98 	bl	800a24c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800451c:	2380      	movs	r3, #128	@ 0x80
 800451e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004520:	2312      	movs	r3, #18
 8004522:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004524:	2300      	movs	r3, #0
 8004526:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004528:	2300      	movs	r3, #0
 800452a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800452c:	2304      	movs	r3, #4
 800452e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004530:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004534:	4619      	mov	r1, r3
 8004536:	480b      	ldr	r0, [pc, #44]	@ (8004564 <HAL_I2C_MspInit+0xe8>)
 8004538:	f005 fe88 	bl	800a24c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800453c:	4b08      	ldr	r3, [pc, #32]	@ (8004560 <HAL_I2C_MspInit+0xe4>)
 800453e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004540:	4a07      	ldr	r2, [pc, #28]	@ (8004560 <HAL_I2C_MspInit+0xe4>)
 8004542:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004546:	6593      	str	r3, [r2, #88]	@ 0x58
 8004548:	4b05      	ldr	r3, [pc, #20]	@ (8004560 <HAL_I2C_MspInit+0xe4>)
 800454a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004550:	60fb      	str	r3, [r7, #12]
 8004552:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004554:	bf00      	nop
 8004556:	3770      	adds	r7, #112	@ 0x70
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	40005400 	.word	0x40005400
 8004560:	40021000 	.word	0x40021000
 8004564:	48000400 	.word	0x48000400

08004568 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b08a      	sub	sp, #40	@ 0x28
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004570:	f107 0314 	add.w	r3, r7, #20
 8004574:	2200      	movs	r2, #0
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	605a      	str	r2, [r3, #4]
 800457a:	609a      	str	r2, [r3, #8]
 800457c:	60da      	str	r2, [r3, #12]
 800457e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a25      	ldr	r2, [pc, #148]	@ (800461c <HAL_SPI_MspInit+0xb4>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d144      	bne.n	8004614 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800458a:	4b25      	ldr	r3, [pc, #148]	@ (8004620 <HAL_SPI_MspInit+0xb8>)
 800458c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800458e:	4a24      	ldr	r2, [pc, #144]	@ (8004620 <HAL_SPI_MspInit+0xb8>)
 8004590:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004594:	6613      	str	r3, [r2, #96]	@ 0x60
 8004596:	4b22      	ldr	r3, [pc, #136]	@ (8004620 <HAL_SPI_MspInit+0xb8>)
 8004598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800459a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800459e:	613b      	str	r3, [r7, #16]
 80045a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004620 <HAL_SPI_MspInit+0xb8>)
 80045a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004620 <HAL_SPI_MspInit+0xb8>)
 80045a8:	f043 0301 	orr.w	r3, r3, #1
 80045ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045ae:	4b1c      	ldr	r3, [pc, #112]	@ (8004620 <HAL_SPI_MspInit+0xb8>)
 80045b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	60fb      	str	r3, [r7, #12]
 80045b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045ba:	4b19      	ldr	r3, [pc, #100]	@ (8004620 <HAL_SPI_MspInit+0xb8>)
 80045bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045be:	4a18      	ldr	r2, [pc, #96]	@ (8004620 <HAL_SPI_MspInit+0xb8>)
 80045c0:	f043 0302 	orr.w	r3, r3, #2
 80045c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045c6:	4b16      	ldr	r3, [pc, #88]	@ (8004620 <HAL_SPI_MspInit+0xb8>)
 80045c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	60bb      	str	r3, [r7, #8]
 80045d0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80045d2:	23c0      	movs	r3, #192	@ 0xc0
 80045d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045d6:	2302      	movs	r3, #2
 80045d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045da:	2300      	movs	r3, #0
 80045dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045de:	2300      	movs	r3, #0
 80045e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80045e2:	2305      	movs	r3, #5
 80045e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045e6:	f107 0314 	add.w	r3, r7, #20
 80045ea:	4619      	mov	r1, r3
 80045ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045f0:	f005 fe2c 	bl	800a24c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80045f4:	2308      	movs	r3, #8
 80045f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045f8:	2302      	movs	r3, #2
 80045fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045fc:	2300      	movs	r3, #0
 80045fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004600:	2300      	movs	r3, #0
 8004602:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004604:	2305      	movs	r3, #5
 8004606:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004608:	f107 0314 	add.w	r3, r7, #20
 800460c:	4619      	mov	r1, r3
 800460e:	4805      	ldr	r0, [pc, #20]	@ (8004624 <HAL_SPI_MspInit+0xbc>)
 8004610:	f005 fe1c 	bl	800a24c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004614:	bf00      	nop
 8004616:	3728      	adds	r7, #40	@ 0x28
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40013000 	.word	0x40013000
 8004620:	40021000 	.word	0x40021000
 8004624:	48000400 	.word	0x48000400

08004628 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b09a      	sub	sp, #104	@ 0x68
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004630:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004634:	2200      	movs	r2, #0
 8004636:	601a      	str	r2, [r3, #0]
 8004638:	605a      	str	r2, [r3, #4]
 800463a:	609a      	str	r2, [r3, #8]
 800463c:	60da      	str	r2, [r3, #12]
 800463e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004640:	f107 0310 	add.w	r3, r7, #16
 8004644:	2244      	movs	r2, #68	@ 0x44
 8004646:	2100      	movs	r1, #0
 8004648:	4618      	mov	r0, r3
 800464a:	f013 fd16 	bl	801807a <memset>
  if(huart->Instance==USART1)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a4d      	ldr	r2, [pc, #308]	@ (8004788 <HAL_UART_MspInit+0x160>)
 8004654:	4293      	cmp	r3, r2
 8004656:	f040 8093 	bne.w	8004780 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800465a:	2301      	movs	r3, #1
 800465c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800465e:	2300      	movs	r3, #0
 8004660:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004662:	f107 0310 	add.w	r3, r7, #16
 8004666:	4618      	mov	r0, r3
 8004668:	f009 f9d4 	bl	800da14 <HAL_RCCEx_PeriphCLKConfig>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004672:	f7ff fe2d 	bl	80042d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004676:	4b45      	ldr	r3, [pc, #276]	@ (800478c <HAL_UART_MspInit+0x164>)
 8004678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800467a:	4a44      	ldr	r2, [pc, #272]	@ (800478c <HAL_UART_MspInit+0x164>)
 800467c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004680:	6613      	str	r3, [r2, #96]	@ 0x60
 8004682:	4b42      	ldr	r3, [pc, #264]	@ (800478c <HAL_UART_MspInit+0x164>)
 8004684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004686:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800468e:	4b3f      	ldr	r3, [pc, #252]	@ (800478c <HAL_UART_MspInit+0x164>)
 8004690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004692:	4a3e      	ldr	r2, [pc, #248]	@ (800478c <HAL_UART_MspInit+0x164>)
 8004694:	f043 0301 	orr.w	r3, r3, #1
 8004698:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800469a:	4b3c      	ldr	r3, [pc, #240]	@ (800478c <HAL_UART_MspInit+0x164>)
 800469c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	60bb      	str	r3, [r7, #8]
 80046a4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 80046a6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80046aa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ac:	2302      	movs	r3, #2
 80046ae:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046b0:	2300      	movs	r3, #0
 80046b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046b4:	2300      	movs	r3, #0
 80046b6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80046b8:	2307      	movs	r3, #7
 80046ba:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80046c0:	4619      	mov	r1, r3
 80046c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046c6:	f005 fdc1 	bl	800a24c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80046ca:	4b31      	ldr	r3, [pc, #196]	@ (8004790 <HAL_UART_MspInit+0x168>)
 80046cc:	4a31      	ldr	r2, [pc, #196]	@ (8004794 <HAL_UART_MspInit+0x16c>)
 80046ce:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80046d0:	4b2f      	ldr	r3, [pc, #188]	@ (8004790 <HAL_UART_MspInit+0x168>)
 80046d2:	2218      	movs	r2, #24
 80046d4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046d6:	4b2e      	ldr	r3, [pc, #184]	@ (8004790 <HAL_UART_MspInit+0x168>)
 80046d8:	2200      	movs	r2, #0
 80046da:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046dc:	4b2c      	ldr	r3, [pc, #176]	@ (8004790 <HAL_UART_MspInit+0x168>)
 80046de:	2200      	movs	r2, #0
 80046e0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80046e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004790 <HAL_UART_MspInit+0x168>)
 80046e4:	2280      	movs	r2, #128	@ 0x80
 80046e6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046e8:	4b29      	ldr	r3, [pc, #164]	@ (8004790 <HAL_UART_MspInit+0x168>)
 80046ea:	2200      	movs	r2, #0
 80046ec:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046ee:	4b28      	ldr	r3, [pc, #160]	@ (8004790 <HAL_UART_MspInit+0x168>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80046f4:	4b26      	ldr	r3, [pc, #152]	@ (8004790 <HAL_UART_MspInit+0x168>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80046fa:	4b25      	ldr	r3, [pc, #148]	@ (8004790 <HAL_UART_MspInit+0x168>)
 80046fc:	2200      	movs	r2, #0
 80046fe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004700:	4823      	ldr	r0, [pc, #140]	@ (8004790 <HAL_UART_MspInit+0x168>)
 8004702:	f005 fa71 	bl	8009be8 <HAL_DMA_Init>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d001      	beq.n	8004710 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 800470c:	f7ff fde0 	bl	80042d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a1f      	ldr	r2, [pc, #124]	@ (8004790 <HAL_UART_MspInit+0x168>)
 8004714:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004718:	4a1d      	ldr	r2, [pc, #116]	@ (8004790 <HAL_UART_MspInit+0x168>)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800471e:	4b1e      	ldr	r3, [pc, #120]	@ (8004798 <HAL_UART_MspInit+0x170>)
 8004720:	4a1e      	ldr	r2, [pc, #120]	@ (800479c <HAL_UART_MspInit+0x174>)
 8004722:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004724:	4b1c      	ldr	r3, [pc, #112]	@ (8004798 <HAL_UART_MspInit+0x170>)
 8004726:	2219      	movs	r2, #25
 8004728:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800472a:	4b1b      	ldr	r3, [pc, #108]	@ (8004798 <HAL_UART_MspInit+0x170>)
 800472c:	2210      	movs	r2, #16
 800472e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004730:	4b19      	ldr	r3, [pc, #100]	@ (8004798 <HAL_UART_MspInit+0x170>)
 8004732:	2200      	movs	r2, #0
 8004734:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004736:	4b18      	ldr	r3, [pc, #96]	@ (8004798 <HAL_UART_MspInit+0x170>)
 8004738:	2280      	movs	r2, #128	@ 0x80
 800473a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800473c:	4b16      	ldr	r3, [pc, #88]	@ (8004798 <HAL_UART_MspInit+0x170>)
 800473e:	2200      	movs	r2, #0
 8004740:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004742:	4b15      	ldr	r3, [pc, #84]	@ (8004798 <HAL_UART_MspInit+0x170>)
 8004744:	2200      	movs	r2, #0
 8004746:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004748:	4b13      	ldr	r3, [pc, #76]	@ (8004798 <HAL_UART_MspInit+0x170>)
 800474a:	2200      	movs	r2, #0
 800474c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800474e:	4b12      	ldr	r3, [pc, #72]	@ (8004798 <HAL_UART_MspInit+0x170>)
 8004750:	2200      	movs	r2, #0
 8004752:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004754:	4810      	ldr	r0, [pc, #64]	@ (8004798 <HAL_UART_MspInit+0x170>)
 8004756:	f005 fa47 	bl	8009be8 <HAL_DMA_Init>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d001      	beq.n	8004764 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8004760:	f7ff fdb6 	bl	80042d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	4a0c      	ldr	r2, [pc, #48]	@ (8004798 <HAL_UART_MspInit+0x170>)
 8004768:	67da      	str	r2, [r3, #124]	@ 0x7c
 800476a:	4a0b      	ldr	r2, [pc, #44]	@ (8004798 <HAL_UART_MspInit+0x170>)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004770:	2200      	movs	r2, #0
 8004772:	2100      	movs	r1, #0
 8004774:	2025      	movs	r0, #37	@ 0x25
 8004776:	f004 ff8c 	bl	8009692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800477a:	2025      	movs	r0, #37	@ 0x25
 800477c:	f004 ffa3 	bl	80096c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004780:	bf00      	nop
 8004782:	3768      	adds	r7, #104	@ 0x68
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	40013800 	.word	0x40013800
 800478c:	40021000 	.word	0x40021000
 8004790:	20001260 	.word	0x20001260
 8004794:	40020008 	.word	0x40020008
 8004798:	200012c0 	.word	0x200012c0
 800479c:	4002001c 	.word	0x4002001c

080047a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80047a0:	b480      	push	{r7}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80047a4:	bf00      	nop
 80047a6:	e7fd      	b.n	80047a4 <NMI_Handler+0x4>

080047a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047ac:	bf00      	nop
 80047ae:	e7fd      	b.n	80047ac <HardFault_Handler+0x4>

080047b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80047b0:	b480      	push	{r7}
 80047b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80047b4:	bf00      	nop
 80047b6:	e7fd      	b.n	80047b4 <MemManage_Handler+0x4>

080047b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80047bc:	bf00      	nop
 80047be:	e7fd      	b.n	80047bc <BusFault_Handler+0x4>

080047c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80047c0:	b480      	push	{r7}
 80047c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047c4:	bf00      	nop
 80047c6:	e7fd      	b.n	80047c4 <UsageFault_Handler+0x4>

080047c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80047cc:	bf00      	nop
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr

080047d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80047d6:	b480      	push	{r7}
 80047d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047da:	bf00      	nop
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047e4:	b480      	push	{r7}
 80047e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047e8:	bf00      	nop
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047f6:	f003 fa01 	bl	8007bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047fa:	bf00      	nop
 80047fc:	bd80      	pop	{r7, pc}
	...

08004800 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004804:	4802      	ldr	r0, [pc, #8]	@ (8004810 <DMA1_Channel1_IRQHandler+0x10>)
 8004806:	f005 fbd2 	bl	8009fae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800480a:	bf00      	nop
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	20001260 	.word	0x20001260

08004814 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004818:	4802      	ldr	r0, [pc, #8]	@ (8004824 <DMA1_Channel2_IRQHandler+0x10>)
 800481a:	f005 fbc8 	bl	8009fae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800481e:	bf00      	nop
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	200012c0 	.word	0x200012c0

08004828 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800482c:	4802      	ldr	r0, [pc, #8]	@ (8004838 <USB_LP_IRQHandler+0x10>)
 800482e:	f006 fefe 	bl	800b62e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004832:	bf00      	nop
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	20003810 	.word	0x20003810

0800483c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004840:	480c      	ldr	r0, [pc, #48]	@ (8004874 <USART1_IRQHandler+0x38>)
 8004842:	f00a f94b 	bl	800eadc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8004846:	4b0b      	ldr	r3, [pc, #44]	@ (8004874 <USART1_IRQHandler+0x38>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	69db      	ldr	r3, [r3, #28]
 800484c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004850:	2b40      	cmp	r3, #64	@ 0x40
 8004852:	d10d      	bne.n	8004870 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8004854:	4b07      	ldr	r3, [pc, #28]	@ (8004874 <USART1_IRQHandler+0x38>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2240      	movs	r2, #64	@ 0x40
 800485a:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800485c:	4b05      	ldr	r3, [pc, #20]	@ (8004874 <USART1_IRQHandler+0x38>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	4b04      	ldr	r3, [pc, #16]	@ (8004874 <USART1_IRQHandler+0x38>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800486a:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 800486c:	f002 f986 	bl	8006b7c <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8004870:	bf00      	nop
 8004872:	bd80      	pop	{r7, pc}
 8004874:	200011cc 	.word	0x200011cc

08004878 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  return 1;
 800487c:	2301      	movs	r3, #1
}
 800487e:	4618      	mov	r0, r3
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <_kill>:

int _kill(int pid, int sig)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b082      	sub	sp, #8
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004892:	f013 fc45 	bl	8018120 <__errno>
 8004896:	4603      	mov	r3, r0
 8004898:	2216      	movs	r2, #22
 800489a:	601a      	str	r2, [r3, #0]
  return -1;
 800489c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3708      	adds	r7, #8
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <_exit>:

void _exit (int status)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80048b0:	f04f 31ff 	mov.w	r1, #4294967295
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f7ff ffe7 	bl	8004888 <_kill>
  while (1) {}    /* Make sure we hang here */
 80048ba:	bf00      	nop
 80048bc:	e7fd      	b.n	80048ba <_exit+0x12>

080048be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80048be:	b580      	push	{r7, lr}
 80048c0:	b086      	sub	sp, #24
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	60f8      	str	r0, [r7, #12]
 80048c6:	60b9      	str	r1, [r7, #8]
 80048c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048ca:	2300      	movs	r3, #0
 80048cc:	617b      	str	r3, [r7, #20]
 80048ce:	e00a      	b.n	80048e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80048d0:	f3af 8000 	nop.w
 80048d4:	4601      	mov	r1, r0
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	1c5a      	adds	r2, r3, #1
 80048da:	60ba      	str	r2, [r7, #8]
 80048dc:	b2ca      	uxtb	r2, r1
 80048de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	3301      	adds	r3, #1
 80048e4:	617b      	str	r3, [r7, #20]
 80048e6:	697a      	ldr	r2, [r7, #20]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	429a      	cmp	r2, r3
 80048ec:	dbf0      	blt.n	80048d0 <_read+0x12>
  }

  return len;
 80048ee:	687b      	ldr	r3, [r7, #4]
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3718      	adds	r7, #24
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004904:	2300      	movs	r3, #0
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	e009      	b.n	800491e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	1c5a      	adds	r2, r3, #1
 800490e:	60ba      	str	r2, [r7, #8]
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	3301      	adds	r3, #1
 800491c:	617b      	str	r3, [r7, #20]
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	429a      	cmp	r2, r3
 8004924:	dbf1      	blt.n	800490a <_write+0x12>
  }
  return len;
 8004926:	687b      	ldr	r3, [r7, #4]
}
 8004928:	4618      	mov	r0, r3
 800492a:	3718      	adds	r7, #24
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <_close>:

int _close(int file)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004938:	f04f 33ff 	mov.w	r3, #4294967295
}
 800493c:	4618      	mov	r0, r3
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004958:	605a      	str	r2, [r3, #4]
  return 0;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <_isatty>:

int _isatty(int file)
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004970:	2301      	movs	r3, #1
}
 8004972:	4618      	mov	r0, r3
 8004974:	370c      	adds	r7, #12
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800497e:	b480      	push	{r7}
 8004980:	b085      	sub	sp, #20
 8004982:	af00      	add	r7, sp, #0
 8004984:	60f8      	str	r0, [r7, #12]
 8004986:	60b9      	str	r1, [r7, #8]
 8004988:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3714      	adds	r7, #20
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80049a0:	4a14      	ldr	r2, [pc, #80]	@ (80049f4 <_sbrk+0x5c>)
 80049a2:	4b15      	ldr	r3, [pc, #84]	@ (80049f8 <_sbrk+0x60>)
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80049ac:	4b13      	ldr	r3, [pc, #76]	@ (80049fc <_sbrk+0x64>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d102      	bne.n	80049ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80049b4:	4b11      	ldr	r3, [pc, #68]	@ (80049fc <_sbrk+0x64>)
 80049b6:	4a12      	ldr	r2, [pc, #72]	@ (8004a00 <_sbrk+0x68>)
 80049b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80049ba:	4b10      	ldr	r3, [pc, #64]	@ (80049fc <_sbrk+0x64>)
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4413      	add	r3, r2
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d207      	bcs.n	80049d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80049c8:	f013 fbaa 	bl	8018120 <__errno>
 80049cc:	4603      	mov	r3, r0
 80049ce:	220c      	movs	r2, #12
 80049d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80049d2:	f04f 33ff 	mov.w	r3, #4294967295
 80049d6:	e009      	b.n	80049ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80049d8:	4b08      	ldr	r3, [pc, #32]	@ (80049fc <_sbrk+0x64>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80049de:	4b07      	ldr	r3, [pc, #28]	@ (80049fc <_sbrk+0x64>)
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4413      	add	r3, r2
 80049e6:	4a05      	ldr	r2, [pc, #20]	@ (80049fc <_sbrk+0x64>)
 80049e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80049ea:	68fb      	ldr	r3, [r7, #12]
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3718      	adds	r7, #24
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	20008000 	.word	0x20008000
 80049f8:	00000400 	.word	0x00000400
 80049fc:	20001320 	.word	0x20001320
 8004a00:	20003e58 	.word	0x20003e58

08004a04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004a04:	b480      	push	{r7}
 8004a06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004a08:	4b06      	ldr	r3, [pc, #24]	@ (8004a24 <SystemInit+0x20>)
 8004a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0e:	4a05      	ldr	r2, [pc, #20]	@ (8004a24 <SystemInit+0x20>)
 8004a10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004a14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004a18:	bf00      	nop
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	e000ed00 	.word	0xe000ed00

08004a28 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f7fb fc45 	bl	80002c0 <strlen>
 8004a36:	4603      	mov	r3, r0
 8004a38:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8004a3a:	89fb      	ldrh	r3, [r7, #14]
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f012 f902 	bl	8016c48 <CDC_Transmit_FS>
}
 8004a44:	bf00      	nop
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b0a2      	sub	sp, #136	@ 0x88
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8004a54:	f107 0008 	add.w	r0, r7, #8
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a06      	ldr	r2, [pc, #24]	@ (8004a74 <usb_serial_println+0x28>)
 8004a5c:	2180      	movs	r1, #128	@ 0x80
 8004a5e:	f013 fa57 	bl	8017f10 <sniprintf>
	usb_serial_print(buffer);
 8004a62:	f107 0308 	add.w	r3, r7, #8
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7ff ffde 	bl	8004a28 <usb_serial_print>
}
 8004a6c:	bf00      	nop
 8004a6e:	3788      	adds	r7, #136	@ 0x88
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	0801a554 	.word	0x0801a554

08004a78 <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	4603      	mov	r3, r0
 8004a80:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8004a82:	79fb      	ldrb	r3, [r7, #7]
 8004a84:	2b03      	cmp	r3, #3
 8004a86:	d813      	bhi.n	8004ab0 <get_function_code+0x38>
 8004a88:	a201      	add	r2, pc, #4	@ (adr r2, 8004a90 <get_function_code+0x18>)
 8004a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a8e:	bf00      	nop
 8004a90:	08004aa1 	.word	0x08004aa1
 8004a94:	08004aa5 	.word	0x08004aa5
 8004a98:	08004aa9 	.word	0x08004aa9
 8004a9c:	08004aad 	.word	0x08004aad
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e006      	b.n	8004ab2 <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	e004      	b.n	8004ab2 <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e002      	b.n	8004ab2 <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 8004aac:	2304      	movs	r3, #4
 8004aae:	e000      	b.n	8004ab2 <get_function_code+0x3a>
		default: return 0x00;
 8004ab0:	2300      	movs	r3, #0
	}
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop

08004ac0 <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8004acc:	4b36      	ldr	r3, [pc, #216]	@ (8004ba8 <modbus_master_handle_frame+0xe8>)
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	f083 0301 	eor.w	r3, r3, #1
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d15a      	bne.n	8004b90 <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 8004ada:	887b      	ldrh	r3, [r7, #2]
 8004adc:	2b04      	cmp	r3, #4
 8004ade:	d959      	bls.n	8004b94 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	785b      	ldrb	r3, [r3, #1]
 8004aea:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8004aec:	4b2e      	ldr	r3, [pc, #184]	@ (8004ba8 <modbus_master_handle_frame+0xe8>)
 8004aee:	785b      	ldrb	r3, [r3, #1]
 8004af0:	7bfa      	ldrb	r2, [r7, #15]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d150      	bne.n	8004b98 <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8004af6:	887b      	ldrh	r3, [r7, #2]
 8004af8:	3b01      	subs	r3, #1
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	4413      	add	r3, r2
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	b21b      	sxth	r3, r3
 8004b02:	021b      	lsls	r3, r3, #8
 8004b04:	b21a      	sxth	r2, r3
 8004b06:	887b      	ldrh	r3, [r7, #2]
 8004b08:	3b02      	subs	r3, #2
 8004b0a:	6879      	ldr	r1, [r7, #4]
 8004b0c:	440b      	add	r3, r1
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	b21b      	sxth	r3, r3
 8004b12:	4313      	orrs	r3, r2
 8004b14:	b21b      	sxth	r3, r3
 8004b16:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8004b18:	887b      	ldrh	r3, [r7, #2]
 8004b1a:	3b02      	subs	r3, #2
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	4619      	mov	r1, r3
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f000 fe93 	bl	800584c <modbus_crc16>
 8004b26:	4603      	mov	r3, r0
 8004b28:	461a      	mov	r2, r3
 8004b2a:	89bb      	ldrh	r3, [r7, #12]
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d135      	bne.n	8004b9c <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8004b30:	4b1d      	ldr	r3, [pc, #116]	@ (8004ba8 <modbus_master_handle_frame+0xe8>)
 8004b32:	789b      	ldrb	r3, [r3, #2]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7ff ff9f 	bl	8004a78 <get_function_code>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8004b3e:	7bba      	ldrb	r2, [r7, #14]
 8004b40:	7afb      	ldrb	r3, [r7, #11]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d12c      	bne.n	8004ba0 <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 8004b46:	4b18      	ldr	r3, [pc, #96]	@ (8004ba8 <modbus_master_handle_frame+0xe8>)
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d103      	bne.n	8004b56 <modbus_master_handle_frame+0x96>
		current_request.active = false;
 8004b4e:	4b16      	ldr	r3, [pc, #88]	@ (8004ba8 <modbus_master_handle_frame+0xe8>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	701a      	strb	r2, [r3, #0]
		return;
 8004b54:	e025      	b.n	8004ba2 <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 8004b56:	887b      	ldrh	r3, [r7, #2]
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d915      	bls.n	8004b88 <modbus_master_handle_frame+0xc8>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	3302      	adds	r3, #2
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d910      	bls.n	8004b88 <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	3303      	adds	r3, #3
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	b21b      	sxth	r3, r3
 8004b6e:	021b      	lsls	r3, r3, #8
 8004b70:	b21a      	sxth	r2, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	3304      	adds	r3, #4
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	b21b      	sxth	r3, r3
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	b21b      	sxth	r3, r3
 8004b7e:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 8004b80:	4b09      	ldr	r3, [pc, #36]	@ (8004ba8 <modbus_master_handle_frame+0xe8>)
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	893a      	ldrh	r2, [r7, #8]
 8004b86:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 8004b88:	4b07      	ldr	r3, [pc, #28]	@ (8004ba8 <modbus_master_handle_frame+0xe8>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	701a      	strb	r2, [r3, #0]
 8004b8e:	e008      	b.n	8004ba2 <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 8004b90:	bf00      	nop
 8004b92:	e006      	b.n	8004ba2 <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 8004b94:	bf00      	nop
 8004b96:	e004      	b.n	8004ba2 <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 8004b98:	bf00      	nop
 8004b9a:	e002      	b.n	8004ba2 <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8004b9c:	bf00      	nop
 8004b9e:	e000      	b.n	8004ba2 <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 8004ba0:	bf00      	nop
}
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	20001324 	.word	0x20001324

08004bac <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	603b      	str	r3, [r7, #0]
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	71fb      	strb	r3, [r7, #7]
 8004bb8:	460b      	mov	r3, r1
 8004bba:	71bb      	strb	r3, [r7, #6]
 8004bbc:	4613      	mov	r3, r2
 8004bbe:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 8004bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8004c38 <modbus_master_request_read+0x8c>)
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <modbus_master_request_read+0x20>
 8004bc8:	2300      	movs	r3, #0
 8004bca:	e030      	b.n	8004c2e <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8004bcc:	79bb      	ldrb	r3, [r7, #6]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f7ff ff52 	bl	8004a78 <get_function_code>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 8004bd8:	79fb      	ldrb	r3, [r7, #7]
 8004bda:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8004bdc:	7dfb      	ldrb	r3, [r7, #23]
 8004bde:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 8004be0:	88bb      	ldrh	r3, [r7, #4]
 8004be2:	0a1b      	lsrs	r3, r3, #8
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 8004bea:	88bb      	ldrh	r3, [r7, #4]
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8004bf8:	f107 030c 	add.w	r3, r7, #12
 8004bfc:	2108      	movs	r1, #8
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fe62 	bl	80058c8 <modbus_send_response>

	current_request.active = true;
 8004c04:	4b0c      	ldr	r3, [pc, #48]	@ (8004c38 <modbus_master_request_read+0x8c>)
 8004c06:	2201      	movs	r2, #1
 8004c08:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 8004c0a:	4a0b      	ldr	r2, [pc, #44]	@ (8004c38 <modbus_master_request_read+0x8c>)
 8004c0c:	79fb      	ldrb	r3, [r7, #7]
 8004c0e:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8004c10:	4a09      	ldr	r2, [pc, #36]	@ (8004c38 <modbus_master_request_read+0x8c>)
 8004c12:	79bb      	ldrb	r3, [r7, #6]
 8004c14:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 8004c16:	4a08      	ldr	r2, [pc, #32]	@ (8004c38 <modbus_master_request_read+0x8c>)
 8004c18:	88bb      	ldrh	r3, [r7, #4]
 8004c1a:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8004c1c:	4a06      	ldr	r2, [pc, #24]	@ (8004c38 <modbus_master_request_read+0x8c>)
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 8004c22:	f000 fea7 	bl	8005974 <get_ms>
 8004c26:	4603      	mov	r3, r0
 8004c28:	4a03      	ldr	r2, [pc, #12]	@ (8004c38 <modbus_master_request_read+0x8c>)
 8004c2a:	6093      	str	r3, [r2, #8]

	return true;
 8004c2c:	2301      	movs	r3, #1
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3718      	adds	r7, #24
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	20001324 	.word	0x20001324

08004c3c <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 8004c42:	f000 fe97 	bl	8005974 <get_ms>
 8004c46:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 8004c48:	4b08      	ldr	r3, [pc, #32]	@ (8004c6c <modbus_master_poll_timeout+0x30>)
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d008      	beq.n	8004c62 <modbus_master_poll_timeout+0x26>
 8004c50:	4b06      	ldr	r3, [pc, #24]	@ (8004c6c <modbus_master_poll_timeout+0x30>)
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2bc8      	cmp	r3, #200	@ 0xc8
 8004c5a:	d902      	bls.n	8004c62 <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 8004c5c:	4b03      	ldr	r3, [pc, #12]	@ (8004c6c <modbus_master_poll_timeout+0x30>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	701a      	strb	r2, [r3, #0]
	}
}
 8004c62:	bf00      	nop
 8004c64:	3708      	adds	r7, #8
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	20001324 	.word	0x20001324

08004c70 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 8004c70:	b480      	push	{r7}
 8004c72:	af00      	add	r7, sp, #0
	return current_request.active;
 8004c74:	4b03      	ldr	r3, [pc, #12]	@ (8004c84 <modbus_master_is_busy+0x14>)
 8004c76:	781b      	ldrb	r3, [r3, #0]
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	20001324 	.word	0x20001324

08004c88 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	4603      	mov	r3, r0
 8004c90:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8004c92:	4a04      	ldr	r2, [pc, #16]	@ (8004ca4 <modbus_Setup+0x1c>)
 8004c94:	79fb      	ldrb	r3, [r7, #7]
 8004c96:	7013      	strb	r3, [r2, #0]
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	20001334 	.word	0x20001334

08004ca8 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b0e0      	sub	sp, #384	@ 0x180
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004cb2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004cb6:	6018      	str	r0, [r3, #0]
 8004cb8:	460a      	mov	r2, r1
 8004cba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004cbe:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004cc2:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8004cc4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004cc8:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004ccc:	881b      	ldrh	r3, [r3, #0]
 8004cce:	2b05      	cmp	r3, #5
 8004cd0:	f240 85a5 	bls.w	800581e <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 8004cd4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004cd8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8004ce4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ce8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	785b      	ldrb	r3, [r3, #1]
 8004cf0:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8004cf4:	4bcb      	ldr	r3, [pc, #812]	@ (8005024 <modbus_slave_handle_frame+0x37c>)
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	f040 8590 	bne.w	8005822 <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8004d02:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d06:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004d0a:	881b      	ldrh	r3, [r3, #0]
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004d12:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004d16:	6812      	ldr	r2, [r2, #0]
 8004d18:	4413      	add	r3, r2
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	b21b      	sxth	r3, r3
 8004d1e:	021b      	lsls	r3, r3, #8
 8004d20:	b21a      	sxth	r2, r3
 8004d22:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d26:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004d2a:	881b      	ldrh	r3, [r3, #0]
 8004d2c:	3b02      	subs	r3, #2
 8004d2e:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004d32:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004d36:	6809      	ldr	r1, [r1, #0]
 8004d38:	440b      	add	r3, r1
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	b21b      	sxth	r3, r3
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	b21b      	sxth	r3, r3
 8004d42:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8004d46:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d4a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004d4e:	881b      	ldrh	r3, [r3, #0]
 8004d50:	3b02      	subs	r3, #2
 8004d52:	b29a      	uxth	r2, r3
 8004d54:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d58:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004d5c:	4611      	mov	r1, r2
 8004d5e:	6818      	ldr	r0, [r3, #0]
 8004d60:	f000 fd74 	bl	800584c <modbus_crc16>
 8004d64:	4603      	mov	r3, r0
 8004d66:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8004d6a:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8004d6e:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8004d72:	429a      	cmp	r2, r3
 8004d74:	f040 8557 	bne.w	8005826 <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8004d78:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	2b0f      	cmp	r3, #15
 8004d80:	f200 853f 	bhi.w	8005802 <modbus_slave_handle_frame+0xb5a>
 8004d84:	a201      	add	r2, pc, #4	@ (adr r2, 8004d8c <modbus_slave_handle_frame+0xe4>)
 8004d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8a:	bf00      	nop
 8004d8c:	08004dcd 	.word	0x08004dcd
 8004d90:	08004f75 	.word	0x08004f75
 8004d94:	08005129 	.word	0x08005129
 8004d98:	08005293 	.word	0x08005293
 8004d9c:	08005409 	.word	0x08005409
 8004da0:	080054b5 	.word	0x080054b5
 8004da4:	08005803 	.word	0x08005803
 8004da8:	08005803 	.word	0x08005803
 8004dac:	08005803 	.word	0x08005803
 8004db0:	08005803 	.word	0x08005803
 8004db4:	08005803 	.word	0x08005803
 8004db8:	08005803 	.word	0x08005803
 8004dbc:	08005803 	.word	0x08005803
 8004dc0:	08005803 	.word	0x08005803
 8004dc4:	0800554d 	.word	0x0800554d
 8004dc8:	080056c1 	.word	0x080056c1
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004dcc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004dd0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	3302      	adds	r3, #2
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	b21b      	sxth	r3, r3
 8004ddc:	021b      	lsls	r3, r3, #8
 8004dde:	b21a      	sxth	r2, r3
 8004de0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004de4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3303      	adds	r3, #3
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	b21b      	sxth	r3, r3
 8004df0:	4313      	orrs	r3, r2
 8004df2:	b21b      	sxth	r3, r3
 8004df4:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004df8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004dfc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	3304      	adds	r3, #4
 8004e04:	781b      	ldrb	r3, [r3, #0]
 8004e06:	b21b      	sxth	r3, r3
 8004e08:	021b      	lsls	r3, r3, #8
 8004e0a:	b21a      	sxth	r2, r3
 8004e0c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004e10:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	3305      	adds	r3, #5
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	b21b      	sxth	r3, r3
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	b21b      	sxth	r3, r3
 8004e20:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8004e24:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d003      	beq.n	8004e34 <modbus_slave_handle_frame+0x18c>
 8004e2c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004e30:	2b20      	cmp	r3, #32
 8004e32:	d909      	bls.n	8004e48 <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004e34:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004e38:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004e3c:	2203      	movs	r2, #3
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 fd6c 	bl	800591c <modbus_send_exception>
				return;
 8004e44:	f000 bcf0 	b.w	8005828 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8004e48:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8004e4c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004e50:	4413      	add	r3, r2
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	3b01      	subs	r3, #1
 8004e56:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004e5a:	4b73      	ldr	r3, [pc, #460]	@ (8005028 <modbus_slave_handle_frame+0x380>)
 8004e5c:	881b      	ldrh	r3, [r3, #0]
 8004e5e:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d309      	bcc.n	8004e7a <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004e66:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004e6a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004e6e:	2202      	movs	r2, #2
 8004e70:	4618      	mov	r0, r3
 8004e72:	f000 fd53 	bl	800591c <modbus_send_exception>
				return;
 8004e76:	f000 bcd7 	b.w	8005828 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004e7a:	4b6a      	ldr	r3, [pc, #424]	@ (8005024 <modbus_slave_handle_frame+0x37c>)
 8004e7c:	781a      	ldrb	r2, [r3, #0]
 8004e7e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004e82:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004e86:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004e88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004e8c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004e90:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004e94:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8004e96:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004e9a:	3307      	adds	r3, #7
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	da00      	bge.n	8004ea2 <modbus_slave_handle_frame+0x1fa>
 8004ea0:	3307      	adds	r3, #7
 8004ea2:	10db      	asrs	r3, r3, #3
 8004ea4:	b2da      	uxtb	r2, r3
 8004ea6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004eaa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004eae:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004ec8:	e044      	b.n	8004f54 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8004eca:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7fd fd0a 	bl	80028e8 <io_coil_read>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8004eda:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d10b      	bne.n	8004efa <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004ee2:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eec:	b25a      	sxtb	r2, r3
 8004eee:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	b25b      	sxtb	r3, r3
 8004ef6:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8004efa:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004efe:	3301      	adds	r3, #1
 8004f00:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8004f04:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	d006      	beq.n	8004f1a <modbus_slave_handle_frame+0x272>
 8004f0c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004f10:	3b01      	subs	r3, #1
 8004f12:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d112      	bne.n	8004f40 <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8004f1a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004f1e:	1c5a      	adds	r2, r3, #1
 8004f20:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8004f24:	4619      	mov	r1, r3
 8004f26:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f2a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f2e:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8004f32:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8004f34:	2300      	movs	r3, #0
 8004f36:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8004f40:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004f44:	3301      	adds	r3, #1
 8004f46:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8004f4a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004f4e:	3301      	adds	r3, #1
 8004f50:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004f54:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004f58:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	dbb4      	blt.n	8004eca <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8004f60:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8004f64:	f107 030c 	add.w	r3, r7, #12
 8004f68:	4611      	mov	r1, r2
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 fcac 	bl	80058c8 <modbus_send_response>
 8004f70:	f000 bc5a 	b.w	8005828 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004f74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	3302      	adds	r3, #2
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	b21b      	sxth	r3, r3
 8004f84:	021b      	lsls	r3, r3, #8
 8004f86:	b21a      	sxth	r2, r3
 8004f88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	3303      	adds	r3, #3
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	b21b      	sxth	r3, r3
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	b21b      	sxth	r3, r3
 8004f9c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8004fa0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004fa4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3304      	adds	r3, #4
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	b21b      	sxth	r3, r3
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	b21a      	sxth	r2, r3
 8004fb4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004fb8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3305      	adds	r3, #5
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	b21b      	sxth	r3, r3
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	b21b      	sxth	r3, r3
 8004fc8:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8004fcc:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <modbus_slave_handle_frame+0x334>
 8004fd4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004fd8:	2b04      	cmp	r3, #4
 8004fda:	d909      	bls.n	8004ff0 <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004fdc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004fe0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004fe4:	2203      	movs	r2, #3
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f000 fc98 	bl	800591c <modbus_send_exception>
				return;
 8004fec:	f000 bc1c 	b.w	8005828 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8004ff0:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8004ff4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004ff8:	4413      	add	r3, r2
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8005002:	4b0a      	ldr	r3, [pc, #40]	@ (800502c <modbus_slave_handle_frame+0x384>)
 8005004:	881b      	ldrh	r3, [r3, #0]
 8005006:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 800500a:	429a      	cmp	r2, r3
 800500c:	d310      	bcc.n	8005030 <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800500e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005012:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005016:	2202      	movs	r2, #2
 8005018:	4618      	mov	r0, r3
 800501a:	f000 fc7f 	bl	800591c <modbus_send_exception>
				return;
 800501e:	f000 bc03 	b.w	8005828 <modbus_slave_handle_frame+0xb80>
 8005022:	bf00      	nop
 8005024:	20001334 	.word	0x20001334
 8005028:	20000c28 	.word	0x20000c28
 800502c:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005030:	4bc3      	ldr	r3, [pc, #780]	@ (8005340 <modbus_slave_handle_frame+0x698>)
 8005032:	781a      	ldrb	r2, [r3, #0]
 8005034:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005038:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800503c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800503e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005042:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005046:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800504a:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 800504c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005050:	3307      	adds	r3, #7
 8005052:	2b00      	cmp	r3, #0
 8005054:	da00      	bge.n	8005058 <modbus_slave_handle_frame+0x3b0>
 8005056:	3307      	adds	r3, #7
 8005058:	10db      	asrs	r3, r3, #3
 800505a:	b2da      	uxtb	r2, r3
 800505c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005060:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005064:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005066:	2303      	movs	r3, #3
 8005068:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800506c:	2300      	movs	r3, #0
 800506e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8005072:	2300      	movs	r3, #0
 8005074:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8005078:	2300      	movs	r3, #0
 800507a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800507e:	e044      	b.n	800510a <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8005080:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005084:	4618      	mov	r0, r3
 8005086:	f7fd fcd9 	bl	8002a3c <io_discrete_in_read>
 800508a:	4603      	mov	r3, r0
 800508c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8005090:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8005094:	2b01      	cmp	r3, #1
 8005096:	d10b      	bne.n	80050b0 <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005098:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800509c:	2201      	movs	r2, #1
 800509e:	fa02 f303 	lsl.w	r3, r2, r3
 80050a2:	b25a      	sxtb	r2, r3
 80050a4:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 80050a8:	4313      	orrs	r3, r2
 80050aa:	b25b      	sxtb	r3, r3
 80050ac:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 80050b0:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80050b4:	3301      	adds	r3, #1
 80050b6:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 80050ba:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80050be:	2b08      	cmp	r3, #8
 80050c0:	d006      	beq.n	80050d0 <modbus_slave_handle_frame+0x428>
 80050c2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80050c6:	3b01      	subs	r3, #1
 80050c8:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d112      	bne.n	80050f6 <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80050d0:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80050d4:	1c5a      	adds	r2, r3, #1
 80050d6:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80050da:	4619      	mov	r1, r3
 80050dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050e0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80050e4:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80050e8:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80050ea:	2300      	movs	r3, #0
 80050ec:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80050f0:	2300      	movs	r3, #0
 80050f2:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80050f6:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80050fa:	3301      	adds	r3, #1
 80050fc:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8005100:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005104:	3301      	adds	r3, #1
 8005106:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800510a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800510e:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005112:	429a      	cmp	r2, r3
 8005114:	dbb4      	blt.n	8005080 <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8005116:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800511a:	f107 030c 	add.w	r3, r7, #12
 800511e:	4611      	mov	r1, r2
 8005120:	4618      	mov	r0, r3
 8005122:	f000 fbd1 	bl	80058c8 <modbus_send_response>
 8005126:	e37f      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8005128:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800512c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	3302      	adds	r3, #2
 8005134:	781b      	ldrb	r3, [r3, #0]
 8005136:	b21b      	sxth	r3, r3
 8005138:	021b      	lsls	r3, r3, #8
 800513a:	b21a      	sxth	r2, r3
 800513c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005140:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	3303      	adds	r3, #3
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	b21b      	sxth	r3, r3
 800514c:	4313      	orrs	r3, r2
 800514e:	b21b      	sxth	r3, r3
 8005150:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8005154:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005158:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	3304      	adds	r3, #4
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	b21b      	sxth	r3, r3
 8005164:	021b      	lsls	r3, r3, #8
 8005166:	b21a      	sxth	r2, r3
 8005168:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800516c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	3305      	adds	r3, #5
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	b21b      	sxth	r3, r3
 8005178:	4313      	orrs	r3, r2
 800517a:	b21b      	sxth	r3, r3
 800517c:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8005180:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005184:	2b00      	cmp	r3, #0
 8005186:	d005      	beq.n	8005194 <modbus_slave_handle_frame+0x4ec>
 8005188:	4b6e      	ldr	r3, [pc, #440]	@ (8005344 <modbus_slave_handle_frame+0x69c>)
 800518a:	881b      	ldrh	r3, [r3, #0]
 800518c:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8005190:	429a      	cmp	r2, r3
 8005192:	d908      	bls.n	80051a6 <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005194:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005198:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800519c:	2203      	movs	r2, #3
 800519e:	4618      	mov	r0, r3
 80051a0:	f000 fbbc 	bl	800591c <modbus_send_exception>
				return;
 80051a4:	e340      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80051a6:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 80051aa:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80051ae:	4413      	add	r3, r2
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	3b01      	subs	r3, #1
 80051b4:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 80051b8:	4b62      	ldr	r3, [pc, #392]	@ (8005344 <modbus_slave_handle_frame+0x69c>)
 80051ba:	881b      	ldrh	r3, [r3, #0]
 80051bc:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d308      	bcc.n	80051d6 <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80051c4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80051c8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80051cc:	2202      	movs	r2, #2
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 fba4 	bl	800591c <modbus_send_exception>
				return;
 80051d4:	e328      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80051d6:	4b5a      	ldr	r3, [pc, #360]	@ (8005340 <modbus_slave_handle_frame+0x698>)
 80051d8:	781a      	ldrb	r2, [r3, #0]
 80051da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80051e2:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80051e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051e8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80051ec:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80051f0:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 80051f2:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	005b      	lsls	r3, r3, #1
 80051fa:	b2da      	uxtb	r2, r3
 80051fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005200:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005204:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005206:	2303      	movs	r3, #3
 8005208:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800520c:	2300      	movs	r3, #0
 800520e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005212:	e02f      	b.n	8005274 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8005214:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005218:	4618      	mov	r0, r3
 800521a:	f7fd fca5 	bl	8002b68 <io_holding_reg_read>
 800521e:	4603      	mov	r3, r0
 8005220:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005224:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005228:	0a1b      	lsrs	r3, r3, #8
 800522a:	b299      	uxth	r1, r3
 800522c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005230:	1c5a      	adds	r2, r3, #1
 8005232:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005236:	461a      	mov	r2, r3
 8005238:	b2c9      	uxtb	r1, r1
 800523a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800523e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005242:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005244:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005248:	1c5a      	adds	r2, r3, #1
 800524a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800524e:	461a      	mov	r2, r3
 8005250:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005254:	b2d9      	uxtb	r1, r3
 8005256:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800525a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800525e:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005260:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005264:	3301      	adds	r3, #1
 8005266:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 800526a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800526e:	3301      	adds	r3, #1
 8005270:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005274:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005278:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800527c:	429a      	cmp	r2, r3
 800527e:	dbc9      	blt.n	8005214 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8005280:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8005284:	f107 030c 	add.w	r3, r7, #12
 8005288:	4611      	mov	r1, r2
 800528a:	4618      	mov	r0, r3
 800528c:	f000 fb1c 	bl	80058c8 <modbus_send_response>
 8005290:	e2ca      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005292:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005296:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	3302      	adds	r3, #2
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	b21b      	sxth	r3, r3
 80052a2:	021b      	lsls	r3, r3, #8
 80052a4:	b21a      	sxth	r2, r3
 80052a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052aa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	3303      	adds	r3, #3
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	b21b      	sxth	r3, r3
 80052b6:	4313      	orrs	r3, r2
 80052b8:	b21b      	sxth	r3, r3
 80052ba:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80052be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052c2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3304      	adds	r3, #4
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	b21b      	sxth	r3, r3
 80052ce:	021b      	lsls	r3, r3, #8
 80052d0:	b21a      	sxth	r2, r3
 80052d2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052d6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	3305      	adds	r3, #5
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	b21b      	sxth	r3, r3
 80052e2:	4313      	orrs	r3, r2
 80052e4:	b21b      	sxth	r3, r3
 80052e6:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 80052ea:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d005      	beq.n	80052fe <modbus_slave_handle_frame+0x656>
 80052f2:	4b15      	ldr	r3, [pc, #84]	@ (8005348 <modbus_slave_handle_frame+0x6a0>)
 80052f4:	881b      	ldrh	r3, [r3, #0]
 80052f6:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d908      	bls.n	8005310 <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80052fe:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005302:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005306:	2203      	movs	r2, #3
 8005308:	4618      	mov	r0, r3
 800530a:	f000 fb07 	bl	800591c <modbus_send_exception>
				return;
 800530e:	e28b      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005310:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8005314:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005318:	4413      	add	r3, r2
 800531a:	b29b      	uxth	r3, r3
 800531c:	3b01      	subs	r3, #1
 800531e:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8005322:	4b09      	ldr	r3, [pc, #36]	@ (8005348 <modbus_slave_handle_frame+0x6a0>)
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 800532a:	429a      	cmp	r2, r3
 800532c:	d30e      	bcc.n	800534c <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800532e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005332:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005336:	2202      	movs	r2, #2
 8005338:	4618      	mov	r0, r3
 800533a:	f000 faef 	bl	800591c <modbus_send_exception>
				return;
 800533e:	e273      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
 8005340:	20001334 	.word	0x20001334
 8005344:	20000dd0 	.word	0x20000dd0
 8005348:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 800534c:	4bb2      	ldr	r3, [pc, #712]	@ (8005618 <modbus_slave_handle_frame+0x970>)
 800534e:	781a      	ldrb	r2, [r3, #0]
 8005350:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005354:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005358:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800535a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800535e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005362:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005366:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8005368:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800536c:	b2db      	uxtb	r3, r3
 800536e:	005b      	lsls	r3, r3, #1
 8005370:	b2da      	uxtb	r2, r3
 8005372:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005376:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800537a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800537c:	2303      	movs	r3, #3
 800537e:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005382:	2300      	movs	r3, #0
 8005384:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005388:	e02f      	b.n	80053ea <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 800538a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800538e:	4618      	mov	r0, r3
 8005390:	f7fd ff30 	bl	80031f4 <io_input_reg_read>
 8005394:	4603      	mov	r3, r0
 8005396:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800539a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800539e:	0a1b      	lsrs	r3, r3, #8
 80053a0:	b299      	uxth	r1, r3
 80053a2:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80053a6:	1c5a      	adds	r2, r3, #1
 80053a8:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80053ac:	461a      	mov	r2, r3
 80053ae:	b2c9      	uxtb	r1, r1
 80053b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053b4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80053b8:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80053ba:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80053be:	1c5a      	adds	r2, r3, #1
 80053c0:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80053c4:	461a      	mov	r2, r3
 80053c6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80053ca:	b2d9      	uxtb	r1, r3
 80053cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053d0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80053d4:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80053d6:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80053da:	3301      	adds	r3, #1
 80053dc:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 80053e0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80053e4:	3301      	adds	r3, #1
 80053e6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80053ea:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80053ee:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80053f2:	429a      	cmp	r2, r3
 80053f4:	dbc9      	blt.n	800538a <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 80053f6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80053fa:	f107 030c 	add.w	r3, r7, #12
 80053fe:	4611      	mov	r1, r2
 8005400:	4618      	mov	r0, r3
 8005402:	f000 fa61 	bl	80058c8 <modbus_send_response>
 8005406:	e20f      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8005408:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800540c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	3302      	adds	r3, #2
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	b21b      	sxth	r3, r3
 8005418:	021b      	lsls	r3, r3, #8
 800541a:	b21a      	sxth	r2, r3
 800541c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005420:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3303      	adds	r3, #3
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	b21b      	sxth	r3, r3
 800542c:	4313      	orrs	r3, r2
 800542e:	b21b      	sxth	r3, r3
 8005430:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005434:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005438:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	3304      	adds	r3, #4
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	b21b      	sxth	r3, r3
 8005444:	021b      	lsls	r3, r3, #8
 8005446:	b21a      	sxth	r2, r3
 8005448:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800544c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	3305      	adds	r3, #5
 8005454:	781b      	ldrb	r3, [r3, #0]
 8005456:	b21b      	sxth	r3, r3
 8005458:	4313      	orrs	r3, r2
 800545a:	b21b      	sxth	r3, r3
 800545c:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005460:	4b6e      	ldr	r3, [pc, #440]	@ (800561c <modbus_slave_handle_frame+0x974>)
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8005468:	429a      	cmp	r2, r3
 800546a:	d308      	bcc.n	800547e <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800546c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005470:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005474:	2202      	movs	r2, #2
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fa50 	bl	800591c <modbus_send_exception>
				return;
 800547c:	e1d4      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800547e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005482:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8005486:	bf0c      	ite	eq
 8005488:	2301      	moveq	r3, #1
 800548a:	2300      	movne	r3, #0
 800548c:	b2db      	uxtb	r3, r3
 800548e:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8005492:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8005496:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 800549a:	4611      	mov	r1, r2
 800549c:	4618      	mov	r0, r3
 800549e:	f7fd fa43 	bl	8002928 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80054a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054a6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054aa:	2106      	movs	r1, #6
 80054ac:	6818      	ldr	r0, [r3, #0]
 80054ae:	f000 fa0b 	bl	80058c8 <modbus_send_response>
			break;
 80054b2:	e1b9      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 80054b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	3302      	adds	r3, #2
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	b21b      	sxth	r3, r3
 80054c4:	021b      	lsls	r3, r3, #8
 80054c6:	b21a      	sxth	r2, r3
 80054c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	3303      	adds	r3, #3
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	b21b      	sxth	r3, r3
 80054d8:	4313      	orrs	r3, r2
 80054da:	b21b      	sxth	r3, r3
 80054dc:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80054e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054e4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	3304      	adds	r3, #4
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	b21b      	sxth	r3, r3
 80054f0:	021b      	lsls	r3, r3, #8
 80054f2:	b21a      	sxth	r2, r3
 80054f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3305      	adds	r3, #5
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	b21b      	sxth	r3, r3
 8005504:	4313      	orrs	r3, r2
 8005506:	b21b      	sxth	r3, r3
 8005508:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 800550c:	4b44      	ldr	r3, [pc, #272]	@ (8005620 <modbus_slave_handle_frame+0x978>)
 800550e:	881b      	ldrh	r3, [r3, #0]
 8005510:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8005514:	429a      	cmp	r2, r3
 8005516:	d308      	bcc.n	800552a <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005518:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800551c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005520:	2202      	movs	r2, #2
 8005522:	4618      	mov	r0, r3
 8005524:	f000 f9fa 	bl	800591c <modbus_send_exception>
				return;
 8005528:	e17e      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800552a:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800552e:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8005532:	4611      	mov	r1, r2
 8005534:	4618      	mov	r0, r3
 8005536:	f7fd fb37 	bl	8002ba8 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800553a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800553e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005542:	2106      	movs	r1, #6
 8005544:	6818      	ldr	r0, [r3, #0]
 8005546:	f000 f9bf 	bl	80058c8 <modbus_send_response>
			break;
 800554a:	e16d      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800554c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005550:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3302      	adds	r3, #2
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	b21b      	sxth	r3, r3
 800555c:	021b      	lsls	r3, r3, #8
 800555e:	b21a      	sxth	r2, r3
 8005560:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005564:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	3303      	adds	r3, #3
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	b21b      	sxth	r3, r3
 8005570:	4313      	orrs	r3, r2
 8005572:	b21b      	sxth	r3, r3
 8005574:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005578:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800557c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	3304      	adds	r3, #4
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	b21b      	sxth	r3, r3
 8005588:	021b      	lsls	r3, r3, #8
 800558a:	b21a      	sxth	r2, r3
 800558c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005590:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	3305      	adds	r3, #5
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	b21b      	sxth	r3, r3
 800559c:	4313      	orrs	r3, r2
 800559e:	b21b      	sxth	r3, r3
 80055a0:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 80055a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055a8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	799b      	ldrb	r3, [r3, #6]
 80055b0:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 80055b4:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80055b8:	3307      	adds	r3, #7
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	da00      	bge.n	80055c0 <modbus_slave_handle_frame+0x918>
 80055be:	3307      	adds	r3, #7
 80055c0:	10db      	asrs	r3, r3, #3
 80055c2:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 80055c6:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80055ca:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80055ce:	4413      	add	r3, r2
 80055d0:	4a12      	ldr	r2, [pc, #72]	@ (800561c <modbus_slave_handle_frame+0x974>)
 80055d2:	8812      	ldrh	r2, [r2, #0]
 80055d4:	4293      	cmp	r3, r2
 80055d6:	dd08      	ble.n	80055ea <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80055d8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80055dc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80055e0:	2202      	movs	r2, #2
 80055e2:	4618      	mov	r0, r3
 80055e4:	f000 f99a 	bl	800591c <modbus_send_exception>
				return;
 80055e8:	e11e      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 80055ea:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d008      	beq.n	800560a <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80055f8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80055fc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005600:	2203      	movs	r2, #3
 8005602:	4618      	mov	r0, r3
 8005604:	f000 f98a 	bl	800591c <modbus_send_exception>
				return;
 8005608:	e10e      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 800560a:	2307      	movs	r3, #7
 800560c:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8005610:	2300      	movs	r3, #0
 8005612:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005616:	e044      	b.n	80056a2 <modbus_slave_handle_frame+0x9fa>
 8005618:	20001334 	.word	0x20001334
 800561c:	20000c28 	.word	0x20000c28
 8005620:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8005624:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005628:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800562c:	4413      	add	r3, r2
 800562e:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8005632:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005636:	08db      	lsrs	r3, r3, #3
 8005638:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 800563c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8005648:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 800564c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8005650:	4413      	add	r3, r2
 8005652:	461a      	mov	r2, r3
 8005654:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005658:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4413      	add	r3, r2
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	461a      	mov	r2, r3
 8005664:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8005668:	fa42 f303 	asr.w	r3, r2, r3
 800566c:	b2db      	uxtb	r3, r3
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8005676:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800567a:	2b00      	cmp	r3, #0
 800567c:	bf14      	ite	ne
 800567e:	2301      	movne	r3, #1
 8005680:	2300      	moveq	r3, #0
 8005682:	b2db      	uxtb	r3, r3
 8005684:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8005688:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 800568c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8005690:	4611      	mov	r1, r2
 8005692:	4618      	mov	r0, r3
 8005694:	f7fd f948 	bl	8002928 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8005698:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800569c:	3301      	adds	r3, #1
 800569e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80056a2:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 80056a6:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d3ba      	bcc.n	8005624 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80056ae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056b2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056b6:	2106      	movs	r1, #6
 80056b8:	6818      	ldr	r0, [r3, #0]
 80056ba:	f000 f905 	bl	80058c8 <modbus_send_response>
			break;
 80056be:	e0b3      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80056c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	3302      	adds	r3, #2
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	b21b      	sxth	r3, r3
 80056d0:	021b      	lsls	r3, r3, #8
 80056d2:	b21a      	sxth	r2, r3
 80056d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	3303      	adds	r3, #3
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	b21b      	sxth	r3, r3
 80056e4:	4313      	orrs	r3, r2
 80056e6:	b21b      	sxth	r3, r3
 80056e8:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 80056ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	3304      	adds	r3, #4
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	b21b      	sxth	r3, r3
 80056fc:	021b      	lsls	r3, r3, #8
 80056fe:	b21a      	sxth	r2, r3
 8005700:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005704:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3305      	adds	r3, #5
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	b21b      	sxth	r3, r3
 8005710:	4313      	orrs	r3, r2
 8005712:	b21b      	sxth	r3, r3
 8005714:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8005718:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800571c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	799b      	ldrb	r3, [r3, #6]
 8005724:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8005728:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 800572c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005730:	4413      	add	r3, r2
 8005732:	4a3f      	ldr	r2, [pc, #252]	@ (8005830 <modbus_slave_handle_frame+0xb88>)
 8005734:	8812      	ldrh	r2, [r2, #0]
 8005736:	4293      	cmp	r3, r2
 8005738:	dd08      	ble.n	800574c <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800573a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800573e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005742:	2202      	movs	r2, #2
 8005744:	4618      	mov	r0, r3
 8005746:	f000 f8e9 	bl	800591c <modbus_send_exception>
				return;
 800574a:	e06d      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 800574c:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8005750:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005754:	005b      	lsls	r3, r3, #1
 8005756:	429a      	cmp	r2, r3
 8005758:	d008      	beq.n	800576c <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800575a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800575e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005762:	2203      	movs	r2, #3
 8005764:	4618      	mov	r0, r3
 8005766:	f000 f8d9 	bl	800591c <modbus_send_exception>
				return;
 800576a:	e05d      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 800576c:	2307      	movs	r3, #7
 800576e:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005772:	2300      	movs	r3, #0
 8005774:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005778:	e034      	b.n	80057e4 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 800577a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800577e:	b29a      	uxth	r2, r3
 8005780:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8005784:	4413      	add	r3, r2
 8005786:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 800578a:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 800578e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005792:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005796:	6812      	ldr	r2, [r2, #0]
 8005798:	4413      	add	r3, r2
 800579a:	781b      	ldrb	r3, [r3, #0]
 800579c:	b21b      	sxth	r3, r3
 800579e:	021b      	lsls	r3, r3, #8
 80057a0:	b21a      	sxth	r2, r3
 80057a2:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80057a6:	3301      	adds	r3, #1
 80057a8:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80057ac:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80057b0:	6809      	ldr	r1, [r1, #0]
 80057b2:	440b      	add	r3, r1
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	b21b      	sxth	r3, r3
 80057b8:	4313      	orrs	r3, r2
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80057c0:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 80057c4:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 80057c8:	4611      	mov	r1, r2
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7fd f9ec 	bl	8002ba8 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 80057d0:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80057d4:	3302      	adds	r3, #2
 80057d6:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 80057da:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80057de:	3301      	adds	r3, #1
 80057e0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80057e4:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80057e8:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 80057ec:	429a      	cmp	r2, r3
 80057ee:	dbc4      	blt.n	800577a <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80057f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80057f8:	2106      	movs	r1, #6
 80057fa:	6818      	ldr	r0, [r3, #0]
 80057fc:	f000 f864 	bl	80058c8 <modbus_send_response>
			break;
 8005800:	e012      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8005802:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005806:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800580a:	881a      	ldrh	r2, [r3, #0]
 800580c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005810:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005814:	4611      	mov	r1, r2
 8005816:	6818      	ldr	r0, [r3, #0]
 8005818:	f000 f8b4 	bl	8005984 <modbus_vendor_handle_frame>
			break;
 800581c:	e004      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 800581e:	bf00      	nop
 8005820:	e002      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8005822:	bf00      	nop
 8005824:	e000      	b.n	8005828 <modbus_slave_handle_frame+0xb80>
		return;
 8005826:	bf00      	nop
		}
	}
}
 8005828:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	20000dd0 	.word	0x20000dd0

08005834 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8005834:	b480      	push	{r7}
 8005836:	af00      	add	r7, sp, #0
	return slave_address;
 8005838:	4b03      	ldr	r3, [pc, #12]	@ (8005848 <modbusGetSlaveAddress+0x14>)
 800583a:	781b      	ldrb	r3, [r3, #0]
}
 800583c:	4618      	mov	r0, r3
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop
 8005848:	20001334 	.word	0x20001334

0800584c <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 800584c:	b480      	push	{r7}
 800584e:	b085      	sub	sp, #20
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	460b      	mov	r3, r1
 8005856:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8005858:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800585c:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 800585e:	2300      	movs	r3, #0
 8005860:	81bb      	strh	r3, [r7, #12]
 8005862:	e026      	b.n	80058b2 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8005864:	89bb      	ldrh	r3, [r7, #12]
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	4413      	add	r3, r2
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	461a      	mov	r2, r3
 800586e:	89fb      	ldrh	r3, [r7, #14]
 8005870:	4053      	eors	r3, r2
 8005872:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8005874:	2300      	movs	r3, #0
 8005876:	72fb      	strb	r3, [r7, #11]
 8005878:	e015      	b.n	80058a6 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 800587a:	89fb      	ldrh	r3, [r7, #14]
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b00      	cmp	r3, #0
 8005882:	d00a      	beq.n	800589a <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8005884:	89fb      	ldrh	r3, [r7, #14]
 8005886:	085b      	lsrs	r3, r3, #1
 8005888:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 800588a:	89fb      	ldrh	r3, [r7, #14]
 800588c:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8005890:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8005894:	43db      	mvns	r3, r3
 8005896:	81fb      	strh	r3, [r7, #14]
 8005898:	e002      	b.n	80058a0 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 800589a:	89fb      	ldrh	r3, [r7, #14]
 800589c:	085b      	lsrs	r3, r3, #1
 800589e:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80058a0:	7afb      	ldrb	r3, [r7, #11]
 80058a2:	3301      	adds	r3, #1
 80058a4:	72fb      	strb	r3, [r7, #11]
 80058a6:	7afb      	ldrb	r3, [r7, #11]
 80058a8:	2b07      	cmp	r3, #7
 80058aa:	d9e6      	bls.n	800587a <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80058ac:	89bb      	ldrh	r3, [r7, #12]
 80058ae:	3301      	adds	r3, #1
 80058b0:	81bb      	strh	r3, [r7, #12]
 80058b2:	89ba      	ldrh	r2, [r7, #12]
 80058b4:	887b      	ldrh	r3, [r7, #2]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d3d4      	bcc.n	8005864 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 80058ba:	89fb      	ldrh	r3, [r7, #14]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3714      	adds	r7, #20
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	460b      	mov	r3, r1
 80058d2:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 80058d4:	887b      	ldrh	r3, [r7, #2]
 80058d6:	4619      	mov	r1, r3
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f7ff ffb7 	bl	800584c <modbus_crc16>
 80058de:	4603      	mov	r3, r0
 80058e0:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 80058e2:	887b      	ldrh	r3, [r7, #2]
 80058e4:	1c5a      	adds	r2, r3, #1
 80058e6:	807a      	strh	r2, [r7, #2]
 80058e8:	461a      	mov	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4413      	add	r3, r2
 80058ee:	89fa      	ldrh	r2, [r7, #14]
 80058f0:	b2d2      	uxtb	r2, r2
 80058f2:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 80058f4:	89fb      	ldrh	r3, [r7, #14]
 80058f6:	0a1b      	lsrs	r3, r3, #8
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	887b      	ldrh	r3, [r7, #2]
 80058fc:	1c59      	adds	r1, r3, #1
 80058fe:	8079      	strh	r1, [r7, #2]
 8005900:	4619      	mov	r1, r3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	440b      	add	r3, r1
 8005906:	b2d2      	uxtb	r2, r2
 8005908:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 800590a:	887b      	ldrh	r3, [r7, #2]
 800590c:	4619      	mov	r1, r3
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f001 f87e 	bl	8006a10 <RS485_Transmit>
}
 8005914:	bf00      	nop
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	4603      	mov	r3, r0
 8005924:	71fb      	strb	r3, [r7, #7]
 8005926:	460b      	mov	r3, r1
 8005928:	71bb      	strb	r3, [r7, #6]
 800592a:	4613      	mov	r3, r2
 800592c:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 800592e:	79fb      	ldrb	r3, [r7, #7]
 8005930:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8005932:	79bb      	ldrb	r3, [r7, #6]
 8005934:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005938:	b2db      	uxtb	r3, r3
 800593a:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 800593c:	797b      	ldrb	r3, [r7, #5]
 800593e:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8005940:	f107 0308 	add.w	r3, r7, #8
 8005944:	2103      	movs	r1, #3
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff ff80 	bl	800584c <modbus_crc16>
 800594c:	4603      	mov	r3, r0
 800594e:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8005950:	89fb      	ldrh	r3, [r7, #14]
 8005952:	b2db      	uxtb	r3, r3
 8005954:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8005956:	89fb      	ldrh	r3, [r7, #14]
 8005958:	0a1b      	lsrs	r3, r3, #8
 800595a:	b29b      	uxth	r3, r3
 800595c:	b2db      	uxtb	r3, r3
 800595e:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8005960:	f107 0308 	add.w	r3, r7, #8
 8005964:	2105      	movs	r1, #5
 8005966:	4618      	mov	r0, r3
 8005968:	f001 f852 	bl	8006a10 <RS485_Transmit>
}
 800596c:	bf00      	nop
 800596e:	3710      	adds	r7, #16
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <get_ms>:



uint32_t get_ms(void) {
 8005974:	b580      	push	{r7, lr}
 8005976:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8005978:	f002 f952 	bl	8007c20 <HAL_GetTick>
 800597c:	4603      	mov	r3, r0
}
 800597e:	4618      	mov	r0, r3
 8005980:	bd80      	pop	{r7, pc}
	...

08005984 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8005984:	b580      	push	{r7, lr}
 8005986:	b0f4      	sub	sp, #464	@ 0x1d0
 8005988:	af02      	add	r7, sp, #8
 800598a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800598e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005992:	6018      	str	r0, [r3, #0]
 8005994:	460a      	mov	r2, r1
 8005996:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800599a:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 800599e:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 80059a0:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80059a4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	785b      	ldrb	r3, [r3, #1]
 80059ac:	f887 31c2 	strb.w	r3, [r7, #450]	@ 0x1c2
	uint8_t slave_address = modbusGetSlaveAddress();
 80059b0:	f7ff ff40 	bl	8005834 <modbusGetSlaveAddress>
 80059b4:	4603      	mov	r3, r0
 80059b6:	f887 31c1 	strb.w	r3, [r7, #449]	@ 0x1c1

	switch (function) {
 80059ba:	f897 31c2 	ldrb.w	r3, [r7, #450]	@ 0x1c2
 80059be:	3b65      	subs	r3, #101	@ 0x65
 80059c0:	2b0c      	cmp	r3, #12
 80059c2:	f200 87a5 	bhi.w	8006910 <modbus_vendor_handle_frame+0xf8c>
 80059c6:	a201      	add	r2, pc, #4	@ (adr r2, 80059cc <modbus_vendor_handle_frame+0x48>)
 80059c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059cc:	08005a01 	.word	0x08005a01
 80059d0:	08005d8b 	.word	0x08005d8b
 80059d4:	08005df9 	.word	0x08005df9
 80059d8:	0800604b 	.word	0x0800604b
 80059dc:	0800610b 	.word	0x0800610b
 80059e0:	080061d1 	.word	0x080061d1
 80059e4:	08006353 	.word	0x08006353
 80059e8:	0800648b 	.word	0x0800648b
 80059ec:	0800658d 	.word	0x0800658d
 80059f0:	08006639 	.word	0x08006639
 80059f4:	08006731 	.word	0x08006731
 80059f8:	08006923 	.word	0x08006923
 80059fc:	08006833 	.word	0x08006833
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8005a00:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a04:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8005a08:	881b      	ldrh	r3, [r3, #0]
 8005a0a:	2b16      	cmp	r3, #22
 8005a0c:	d009      	beq.n	8005a22 <modbus_vendor_handle_frame+0x9e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a0e:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005a12:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005a16:	2203      	movs	r2, #3
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f7ff ff7f 	bl	800591c <modbus_send_exception>
				return;
 8005a1e:	f000 bf81 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8005a22:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a26:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	789b      	ldrb	r3, [r3, #2]
 8005a2e:	f887 316d 	strb.w	r3, [r7, #365]	@ 0x16d
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8005a32:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a36:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3303      	adds	r3, #3
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	b21b      	sxth	r3, r3
 8005a42:	021b      	lsls	r3, r3, #8
 8005a44:	b21a      	sxth	r2, r3
 8005a46:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a4a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	3304      	adds	r3, #4
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	b21b      	sxth	r3, r3
 8005a56:	4313      	orrs	r3, r2
 8005a58:	b21b      	sxth	r3, r3
 8005a5a:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
			uint8_t op1Raw = frame[5];
 8005a5e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a62:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	795b      	ldrb	r3, [r3, #5]
 8005a6a:	f887 3169 	strb.w	r3, [r7, #361]	@ 0x169
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8005a6e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a72:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	3306      	adds	r3, #6
 8005a7a:	781b      	ldrb	r3, [r3, #0]
 8005a7c:	b21b      	sxth	r3, r3
 8005a7e:	021b      	lsls	r3, r3, #8
 8005a80:	b21a      	sxth	r2, r3
 8005a82:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a86:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	3307      	adds	r3, #7
 8005a8e:	781b      	ldrb	r3, [r3, #0]
 8005a90:	b21b      	sxth	r3, r3
 8005a92:	4313      	orrs	r3, r2
 8005a94:	b21b      	sxth	r3, r3
 8005a96:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint8_t input_type2Raw = frame[8];
 8005a9a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a9e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	7a1b      	ldrb	r3, [r3, #8]
 8005aa6:	f887 3165 	strb.w	r3, [r7, #357]	@ 0x165
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8005aaa:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005aae:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3309      	adds	r3, #9
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	b21b      	sxth	r3, r3
 8005aba:	021b      	lsls	r3, r3, #8
 8005abc:	b21a      	sxth	r2, r3
 8005abe:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005ac2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	330a      	adds	r3, #10
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	b21b      	sxth	r3, r3
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	b21b      	sxth	r3, r3
 8005ad2:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
			uint8_t op2Raw = frame[11];
 8005ad6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005ada:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	7adb      	ldrb	r3, [r3, #11]
 8005ae2:	f887 3161 	strb.w	r3, [r7, #353]	@ 0x161
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8005ae6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005aea:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	330c      	adds	r3, #12
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	b21b      	sxth	r3, r3
 8005af6:	021b      	lsls	r3, r3, #8
 8005af8:	b21a      	sxth	r2, r3
 8005afa:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005afe:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	330d      	adds	r3, #13
 8005b06:	781b      	ldrb	r3, [r3, #0]
 8005b08:	b21b      	sxth	r3, r3
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	b21b      	sxth	r3, r3
 8005b0e:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint8_t joinRaw = frame[14];
 8005b12:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005b16:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	7b9b      	ldrb	r3, [r3, #14]
 8005b1e:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
			uint8_t output_typeRaw = frame[15];
 8005b22:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005b26:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	7bdb      	ldrb	r3, [r3, #15]
 8005b2e:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8005b32:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005b36:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	3310      	adds	r3, #16
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	b21b      	sxth	r3, r3
 8005b42:	021b      	lsls	r3, r3, #8
 8005b44:	b21a      	sxth	r2, r3
 8005b46:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005b4a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	3311      	adds	r3, #17
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	b21b      	sxth	r3, r3
 8005b56:	4313      	orrs	r3, r2
 8005b58:	b21b      	sxth	r3, r3
 8005b5a:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8005b5e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005b62:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	3312      	adds	r3, #18
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	b21b      	sxth	r3, r3
 8005b6e:	021b      	lsls	r3, r3, #8
 8005b70:	b21a      	sxth	r2, r3
 8005b72:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005b76:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	3313      	adds	r3, #19
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	b21b      	sxth	r3, r3
 8005b82:	4313      	orrs	r3, r2
 8005b84:	b21b      	sxth	r3, r3
 8005b86:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8005b8a:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00b      	beq.n	8005baa <modbus_vendor_handle_frame+0x226>
 8005b92:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 8005b96:	2b06      	cmp	r3, #6
 8005b98:	d807      	bhi.n	8005baa <modbus_vendor_handle_frame+0x226>
 8005b9a:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d003      	beq.n	8005baa <modbus_vendor_handle_frame+0x226>
 8005ba2:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8005ba6:	2b06      	cmp	r3, #6
 8005ba8:	d909      	bls.n	8005bbe <modbus_vendor_handle_frame+0x23a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005baa:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005bae:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005bb2:	2203      	movs	r2, #3
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7ff feb1 	bl	800591c <modbus_send_exception>
				return;
 8005bba:	f000 beb3 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8005bbe:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d011      	beq.n	8005bea <modbus_vendor_handle_frame+0x266>
 8005bc6:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d003      	beq.n	8005bd6 <modbus_vendor_handle_frame+0x252>
 8005bce:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 8005bd2:	2b06      	cmp	r3, #6
 8005bd4:	d909      	bls.n	8005bea <modbus_vendor_handle_frame+0x266>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005bd6:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005bda:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005bde:	2203      	movs	r2, #3
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7ff fe9b 	bl	800591c <modbus_send_exception>
				return;
 8005be6:	f000 be9d 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8005bea:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d003      	beq.n	8005bfa <modbus_vendor_handle_frame+0x276>
 8005bf2:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8005bf6:	2b06      	cmp	r3, #6
 8005bf8:	d909      	bls.n	8005c0e <modbus_vendor_handle_frame+0x28a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005bfa:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005bfe:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005c02:	2203      	movs	r2, #3
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7ff fe89 	bl	800591c <modbus_send_exception>
				return;
 8005c0a:	f000 be8b 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8005c0e:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d011      	beq.n	8005c3a <modbus_vendor_handle_frame+0x2b6>
 8005c16:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d003      	beq.n	8005c26 <modbus_vendor_handle_frame+0x2a2>
 8005c1e:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 8005c22:	2b06      	cmp	r3, #6
 8005c24:	d909      	bls.n	8005c3a <modbus_vendor_handle_frame+0x2b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005c26:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005c2a:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005c2e:	2203      	movs	r2, #3
 8005c30:	4618      	mov	r0, r3
 8005c32:	f7ff fe73 	bl	800591c <modbus_send_exception>
				return;
 8005c36:	f000 be75 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8005c3a:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d003      	beq.n	8005c4a <modbus_vendor_handle_frame+0x2c6>
 8005c42:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005c46:	2b03      	cmp	r3, #3
 8005c48:	d909      	bls.n	8005c5e <modbus_vendor_handle_frame+0x2da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005c4a:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005c4e:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005c52:	2203      	movs	r2, #3
 8005c54:	4618      	mov	r0, r3
 8005c56:	f7ff fe61 	bl	800591c <modbus_send_exception>
				return;
 8005c5a:	f000 be63 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8005c5e:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 8005c62:	3b01      	subs	r3, #1
 8005c64:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			RegisterType output_type = output_typeRaw - 1;
 8005c68:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
			ComparisonOp op1 = op1Raw - 1;
 8005c72:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8005c76:	3b01      	subs	r3, #1
 8005c78:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			LogicJoin join = joinRaw - 1;
 8005c7c:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005c80:	3b01      	subs	r3, #1
 8005c82:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154

			RegisterType input_type2 = 0;
 8005c86:	2300      	movs	r3, #0
 8005c88:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
			ComparisonOp op2 = 0;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
			if (joinRaw != 1) {
 8005c92:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d009      	beq.n	8005cae <modbus_vendor_handle_frame+0x32a>
				input_type2 = input_type2Raw - 1;
 8005c9a:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
				op2 = op2Raw - 1;
 8005ca4:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
			}


			LogicRule newRule = {
 8005cae:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8005cb2:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 8005cb6:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8005cba:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8005cbe:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8005cc2:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8005cc6:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005cca:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8005cce:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
 8005cd2:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8005cd6:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 8005cda:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8005cde:	f897 31c6 	ldrb.w	r3, [r7, #454]	@ 0x1c6
 8005ce2:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8005ce6:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005cea:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8005cee:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8005cf2:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 8005cf6:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8005cfa:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
 8005cfe:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8005d02:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8005d06:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8005d0a:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8005d0e:	2301      	movs	r3, #1
 8005d10:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			bool status = automation_add_rule(newRule);
 8005d14:	466b      	mov	r3, sp
 8005d16:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8005d1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005d1e:	6018      	str	r0, [r3, #0]
 8005d20:	3304      	adds	r3, #4
 8005d22:	8019      	strh	r1, [r3, #0]
 8005d24:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005d28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005d2a:	f7fb fa6f 	bl	800120c <automation_add_rule>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
			if (status == false) {
 8005d34:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005d38:	f083 0301 	eor.w	r3, r3, #1
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d002      	beq.n	8005d48 <modbus_vendor_handle_frame+0x3c4>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8005d42:	2300      	movs	r3, #0
 8005d44:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005d48:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005d4c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005d50:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8005d54:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005d56:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005d5a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005d5e:	2265      	movs	r2, #101	@ 0x65
 8005d60:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8005d62:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005d66:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005d6a:	f897 21c5 	ldrb.w	r2, [r7, #453]	@ 0x1c5
 8005d6e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005d70:	2303      	movs	r3, #3
 8005d72:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150

			modbus_send_response(responseData, responseLen);
 8005d76:	f8b7 2150 	ldrh.w	r2, [r7, #336]	@ 0x150
 8005d7a:	f107 0308 	add.w	r3, r7, #8
 8005d7e:	4611      	mov	r1, r2
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7ff fda1 	bl	80058c8 <modbus_send_response>
 8005d86:	f000 bdcd 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8005d8a:	f7fb fa7f 	bl	800128c <automation_get_rule_count>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			responseData[0] = slave_address; // the address of us
 8005d94:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005d98:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005d9c:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8005da0:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005da2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005da6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005daa:	2265      	movs	r2, #101	@ 0x65
 8005dac:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8005dae:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005db2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005db6:	2202      	movs	r2, #2
 8005db8:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8005dba:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005dbe:	0a1b      	lsrs	r3, r3, #8
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	b2da      	uxtb	r2, r3
 8005dc4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005dc8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005dcc:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8005dce:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005dd2:	b2da      	uxtb	r2, r3
 8005dd4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005dd8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005ddc:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8005dde:	2305      	movs	r3, #5
 8005de0:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e
			modbus_send_response(responseData, responseLen);
 8005de4:	f8b7 216e 	ldrh.w	r2, [r7, #366]	@ 0x16e
 8005de8:	f107 0308 	add.w	r3, r7, #8
 8005dec:	4611      	mov	r1, r2
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7ff fd6a 	bl	80058c8 <modbus_send_response>
			break;
 8005df4:	f000 bd96 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8005df8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005dfc:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8005e00:	881b      	ldrh	r3, [r3, #0]
 8005e02:	2b06      	cmp	r3, #6
 8005e04:	d009      	beq.n	8005e1a <modbus_vendor_handle_frame+0x496>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005e06:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005e0a:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005e0e:	2203      	movs	r2, #3
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7ff fd83 	bl	800591c <modbus_send_exception>
				return;
 8005e16:	f000 bd85 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8005e1a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005e1e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	3302      	adds	r3, #2
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	b21b      	sxth	r3, r3
 8005e2a:	021b      	lsls	r3, r3, #8
 8005e2c:	b21a      	sxth	r2, r3
 8005e2e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005e32:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	3303      	adds	r3, #3
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	b21b      	sxth	r3, r3
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	b21b      	sxth	r3, r3
 8005e42:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8005e46:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8005e4a:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8005e4e:	4611      	mov	r1, r2
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7fb fa27 	bl	80012a4 <automation_get_rule>
 8005e56:	4603      	mov	r3, r0
 8005e58:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
			if (status == false) {
 8005e5c:	f897 3189 	ldrb.w	r3, [r7, #393]	@ 0x189
 8005e60:	f083 0301 	eor.w	r3, r3, #1
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d009      	beq.n	8005e7e <modbus_vendor_handle_frame+0x4fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005e6a:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005e6e:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005e72:	2204      	movs	r2, #4
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7ff fd51 	bl	800591c <modbus_send_exception>
				return;
 8005e7a:	f000 bd53 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8005e7e:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8005e82:	3301      	adds	r3, #1
 8005e84:	f887 3188 	strb.w	r3, [r7, #392]	@ 0x188
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8005e88:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005e8c:	f8a7 3186 	strh.w	r3, [r7, #390]	@ 0x186
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8005e90:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8005e94:	3301      	adds	r3, #1
 8005e96:	f887 3185 	strb.w	r3, [r7, #389]	@ 0x185
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8005e9a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005e9e:	f8a7 3182 	strh.w	r3, [r7, #386]	@ 0x182
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8005ea2:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	f887 3181 	strb.w	r3, [r7, #385]	@ 0x181
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8005eac:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8005eb0:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8005eb4:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8005eb8:	3301      	adds	r3, #1
 8005eba:	f887 317d 	strb.w	r3, [r7, #381]	@ 0x17d
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8005ebe:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8005ec2:	f8a7 317a 	strh.w	r3, [r7, #378]	@ 0x17a
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8005ec6:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8005eca:	3301      	adds	r3, #1
 8005ecc:	f887 3179 	strb.w	r3, [r7, #377]	@ 0x179
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8005ed0:	f897 3131 	ldrb.w	r3, [r7, #305]	@ 0x131
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	f887 3178 	strb.w	r3, [r7, #376]	@ 0x178
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8005eda:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8005ede:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176
			uint16_t output_value = (uint16_t)rule.output_value;
 8005ee2:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8005ee6:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8005eea:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005eee:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005ef2:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8005ef6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8005ef8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005efc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f00:	2267      	movs	r2, #103	@ 0x67
 8005f02:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8005f04:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f08:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f0c:	f897 2188 	ldrb.w	r2, [r7, #392]	@ 0x188
 8005f10:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8005f12:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8005f16:	0a1b      	lsrs	r3, r3, #8
 8005f18:	b29b      	uxth	r3, r3
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f20:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f24:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8005f26:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f30:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f34:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8005f36:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f3a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f3e:	f897 2185 	ldrb.w	r2, [r7, #389]	@ 0x185
 8005f42:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8005f44:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8005f48:	0a1b      	lsrs	r3, r3, #8
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	b2da      	uxtb	r2, r3
 8005f4e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f52:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f56:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8005f58:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8005f5c:	b2da      	uxtb	r2, r3
 8005f5e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f62:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f66:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8005f68:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f6c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f70:	f897 2181 	ldrb.w	r2, [r7, #385]	@ 0x181
 8005f74:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8005f76:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005f7a:	0a1b      	lsrs	r3, r3, #8
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	b2da      	uxtb	r2, r3
 8005f80:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f84:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f88:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8005f8a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005f8e:	b2da      	uxtb	r2, r3
 8005f90:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f94:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f98:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8005f9a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f9e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005fa2:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 8005fa6:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8005fa8:	f8b7 317a 	ldrh.w	r3, [r7, #378]	@ 0x17a
 8005fac:	0a1b      	lsrs	r3, r3, #8
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	b2da      	uxtb	r2, r3
 8005fb2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005fb6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005fba:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8005fbc:	f8b7 317a 	ldrh.w	r3, [r7, #378]	@ 0x17a
 8005fc0:	b2da      	uxtb	r2, r3
 8005fc2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005fc6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005fca:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8005fcc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005fd0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005fd4:	f897 2179 	ldrb.w	r2, [r7, #377]	@ 0x179
 8005fd8:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8005fda:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005fde:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005fe2:	f897 2178 	ldrb.w	r2, [r7, #376]	@ 0x178
 8005fe6:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8005fe8:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8005fec:	0a1b      	lsrs	r3, r3, #8
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	b2da      	uxtb	r2, r3
 8005ff2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005ff6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005ffa:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8005ffc:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006000:	b2da      	uxtb	r2, r3
 8006002:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006006:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800600a:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 800600c:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8006010:	0a1b      	lsrs	r3, r3, #8
 8006012:	b29b      	uxth	r3, r3
 8006014:	b2da      	uxtb	r2, r3
 8006016:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800601a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800601e:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8006020:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8006024:	b2da      	uxtb	r2, r3
 8006026:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800602a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800602e:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8006030:	2314      	movs	r3, #20
 8006032:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			modbus_send_response(responseData, responseLen);
 8006036:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 800603a:	f107 0308 	add.w	r3, r7, #8
 800603e:	4611      	mov	r1, r2
 8006040:	4618      	mov	r0, r3
 8006042:	f7ff fc41 	bl	80058c8 <modbus_send_response>
 8006046:	f000 bc6d 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 800604a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800604e:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8006052:	881b      	ldrh	r3, [r3, #0]
 8006054:	2b06      	cmp	r3, #6
 8006056:	d009      	beq.n	800606c <modbus_vendor_handle_frame+0x6e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006058:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800605c:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006060:	2203      	movs	r2, #3
 8006062:	4618      	mov	r0, r3
 8006064:	f7ff fc5a 	bl	800591c <modbus_send_exception>
				return;
 8006068:	f000 bc5c 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 800606c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006070:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	3302      	adds	r3, #2
 8006078:	781b      	ldrb	r3, [r3, #0]
 800607a:	b21b      	sxth	r3, r3
 800607c:	021b      	lsls	r3, r3, #8
 800607e:	b21a      	sxth	r2, r3
 8006080:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006084:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	3303      	adds	r3, #3
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	b21b      	sxth	r3, r3
 8006090:	4313      	orrs	r3, r2
 8006092:	b21b      	sxth	r3, r3
 8006094:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			bool status = automation_delete_rule(ruleIndex);
 8006098:	f8b7 3190 	ldrh.w	r3, [r7, #400]	@ 0x190
 800609c:	4618      	mov	r0, r3
 800609e:	f7fb f92d 	bl	80012fc <automation_delete_rule>
 80060a2:	4603      	mov	r3, r0
 80060a4:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
			if (status == false) {
 80060a8:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 80060ac:	f083 0301 	eor.w	r3, r3, #1
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d009      	beq.n	80060ca <modbus_vendor_handle_frame+0x746>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80060b6:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80060ba:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80060be:	2204      	movs	r2, #4
 80060c0:	4618      	mov	r0, r3
 80060c2:	f7ff fc2b 	bl	800591c <modbus_send_exception>
				return;
 80060c6:	f000 bc2d 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80060ca:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80060ce:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80060d2:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 80060d6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 80060d8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80060dc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80060e0:	2268      	movs	r2, #104	@ 0x68
 80060e2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 80060e4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80060e8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80060ec:	2201      	movs	r2, #1
 80060ee:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80060f0:	2303      	movs	r3, #3
 80060f2:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			modbus_send_response(responseData, responseLen);
 80060f6:	f8b7 218c 	ldrh.w	r2, [r7, #396]	@ 0x18c
 80060fa:	f107 0308 	add.w	r3, r7, #8
 80060fe:	4611      	mov	r1, r2
 8006100:	4618      	mov	r0, r3
 8006102:	f7ff fbe1 	bl	80058c8 <modbus_send_response>
 8006106:	f000 bc0d 	b.w	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 800610a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800610e:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8006112:	881b      	ldrh	r3, [r3, #0]
 8006114:	2b06      	cmp	r3, #6
 8006116:	d008      	beq.n	800612a <modbus_vendor_handle_frame+0x7a6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006118:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800611c:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006120:	2203      	movs	r2, #3
 8006122:	4618      	mov	r0, r3
 8006124:	f7ff fbfa 	bl	800591c <modbus_send_exception>
				return;
 8006128:	e3fc      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 800612a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800612e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	3302      	adds	r3, #2
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d008      	beq.n	800614e <modbus_vendor_handle_frame+0x7ca>
 800613c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006140:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	3302      	adds	r3, #2
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	2b02      	cmp	r3, #2
 800614c:	d908      	bls.n	8006160 <modbus_vendor_handle_frame+0x7dc>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800614e:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006152:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006156:	2203      	movs	r2, #3
 8006158:	4618      	mov	r0, r3
 800615a:	f7ff fbdf 	bl	800591c <modbus_send_exception>
				return;
 800615e:	e3e1      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006160:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006164:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	3302      	adds	r3, #2
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	3b01      	subs	r3, #1
 8006170:	f887 3195 	strb.w	r3, [r7, #405]	@ 0x195

			bool status = io_virtual_add(registerType);
 8006174:	f897 3195 	ldrb.w	r3, [r7, #405]	@ 0x195
 8006178:	4618      	mov	r0, r3
 800617a:	f7fd f913 	bl	80033a4 <io_virtual_add>
 800617e:	4603      	mov	r3, r0
 8006180:	f887 3194 	strb.w	r3, [r7, #404]	@ 0x194
			if (status == false) {
 8006184:	f897 3194 	ldrb.w	r3, [r7, #404]	@ 0x194
 8006188:	f083 0301 	eor.w	r3, r3, #1
 800618c:	b2db      	uxtb	r3, r3
 800618e:	2b00      	cmp	r3, #0
 8006190:	d008      	beq.n	80061a4 <modbus_vendor_handle_frame+0x820>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006192:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006196:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800619a:	2204      	movs	r2, #4
 800619c:	4618      	mov	r0, r3
 800619e:	f7ff fbbd 	bl	800591c <modbus_send_exception>
				return;
 80061a2:	e3bf      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 80061a4:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80061a8:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 80061ac:	2369      	movs	r3, #105	@ 0x69
 80061ae:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			responseData[2] = 0x01; // status
 80061b2:	2301      	movs	r3, #1
 80061b4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

			uint16_t responseLen = 3;
 80061b8:	2303      	movs	r3, #3
 80061ba:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			modbus_send_response(responseData, responseLen);
 80061be:	f8b7 2192 	ldrh.w	r2, [r7, #402]	@ 0x192
 80061c2:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80061c6:	4611      	mov	r1, r2
 80061c8:	4618      	mov	r0, r3
 80061ca:	f7ff fb7d 	bl	80058c8 <modbus_send_response>
 80061ce:	e3a9      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 80061d0:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80061d4:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 80061d8:	881b      	ldrh	r3, [r3, #0]
 80061da:	2b07      	cmp	r3, #7
 80061dc:	d008      	beq.n	80061f0 <modbus_vendor_handle_frame+0x86c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80061de:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80061e2:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80061e6:	2203      	movs	r2, #3
 80061e8:	4618      	mov	r0, r3
 80061ea:	f7ff fb97 	bl	800591c <modbus_send_exception>
				return;
 80061ee:	e399      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80061f0:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80061f4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	3302      	adds	r3, #2
 80061fc:	781b      	ldrb	r3, [r3, #0]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d008      	beq.n	8006214 <modbus_vendor_handle_frame+0x890>
 8006202:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006206:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	3302      	adds	r3, #2
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	2b02      	cmp	r3, #2
 8006212:	d908      	bls.n	8006226 <modbus_vendor_handle_frame+0x8a2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006214:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006218:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800621c:	2203      	movs	r2, #3
 800621e:	4618      	mov	r0, r3
 8006220:	f7ff fb7c 	bl	800591c <modbus_send_exception>
				return;
 8006224:	e37e      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006226:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800622a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	3302      	adds	r3, #2
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	3b01      	subs	r3, #1
 8006236:	f887 319d 	strb.w	r3, [r7, #413]	@ 0x19d

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 800623a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800623e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	3303      	adds	r3, #3
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	b21b      	sxth	r3, r3
 800624a:	021b      	lsls	r3, r3, #8
 800624c:	b21a      	sxth	r2, r3
 800624e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006252:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	3304      	adds	r3, #4
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	b21b      	sxth	r3, r3
 800625e:	4313      	orrs	r3, r2
 8006260:	b21b      	sxth	r3, r3
 8006262:	f8a7 319a 	strh.w	r3, [r7, #410]	@ 0x19a

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8006266:	f507 728d 	add.w	r2, r7, #282	@ 0x11a
 800626a:	f8b7 119a 	ldrh.w	r1, [r7, #410]	@ 0x19a
 800626e:	f897 319d 	ldrb.w	r3, [r7, #413]	@ 0x19d
 8006272:	4618      	mov	r0, r3
 8006274:	f7fd f90a 	bl	800348c <io_virtual_read>
 8006278:	4603      	mov	r3, r0
 800627a:	f887 3199 	strb.w	r3, [r7, #409]	@ 0x199
			if (status == false) {
 800627e:	f897 3199 	ldrb.w	r3, [r7, #409]	@ 0x199
 8006282:	f083 0301 	eor.w	r3, r3, #1
 8006286:	b2db      	uxtb	r3, r3
 8006288:	2b00      	cmp	r3, #0
 800628a:	d008      	beq.n	800629e <modbus_vendor_handle_frame+0x91a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800628c:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006290:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006294:	2204      	movs	r2, #4
 8006296:	4618      	mov	r0, r3
 8006298:	f7ff fb40 	bl	800591c <modbus_send_exception>
				return;
 800629c:	e342      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 800629e:	f897 319d 	ldrb.w	r3, [r7, #413]	@ 0x19d
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d002      	beq.n	80062ac <modbus_vendor_handle_frame+0x928>
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d004      	beq.n	80062b4 <modbus_vendor_handle_frame+0x930>
 80062aa:	e007      	b.n	80062bc <modbus_vendor_handle_frame+0x938>
				case VIR_COIL:
					byteCount = 1;
 80062ac:	2301      	movs	r3, #1
 80062ae:	f887 31c4 	strb.w	r3, [r7, #452]	@ 0x1c4
					break;
 80062b2:	e003      	b.n	80062bc <modbus_vendor_handle_frame+0x938>
				case VIR_HOLDING:
					byteCount = 2;
 80062b4:	2302      	movs	r3, #2
 80062b6:	f887 31c4 	strb.w	r3, [r7, #452]	@ 0x1c4
					break;
 80062ba:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80062bc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80062c0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80062c4:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 80062c8:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 80062ca:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80062ce:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80062d2:	226a      	movs	r2, #106	@ 0x6a
 80062d4:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 80062d6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80062da:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80062de:	f897 21c4 	ldrb.w	r2, [r7, #452]	@ 0x1c4
 80062e2:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 80062e4:	f897 319d 	ldrb.w	r3, [r7, #413]	@ 0x19d
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d002      	beq.n	80062f2 <modbus_vendor_handle_frame+0x96e>
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d00e      	beq.n	800630e <modbus_vendor_handle_frame+0x98a>
 80062f0:	e020      	b.n	8006334 <modbus_vendor_handle_frame+0x9b0>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 80062f2:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	bf14      	ite	ne
 80062fa:	2301      	movne	r3, #1
 80062fc:	2300      	moveq	r3, #0
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	461a      	mov	r2, r3
 8006302:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006306:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800630a:	70da      	strb	r2, [r3, #3]
					break;
 800630c:	e012      	b.n	8006334 <modbus_vendor_handle_frame+0x9b0>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 800630e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8006312:	0a1b      	lsrs	r3, r3, #8
 8006314:	b29b      	uxth	r3, r3
 8006316:	b2da      	uxtb	r2, r3
 8006318:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800631c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006320:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8006322:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8006326:	b2da      	uxtb	r2, r3
 8006328:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800632c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006330:	711a      	strb	r2, [r3, #4]
					break;
 8006332:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8006334:	f897 31c4 	ldrb.w	r3, [r7, #452]	@ 0x1c4
 8006338:	b29b      	uxth	r3, r3
 800633a:	3303      	adds	r3, #3
 800633c:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

			modbus_send_response(responseData, responseLen);
 8006340:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8006344:	f107 0308 	add.w	r3, r7, #8
 8006348:	4611      	mov	r1, r2
 800634a:	4618      	mov	r0, r3
 800634c:	f7ff fabc 	bl	80058c8 <modbus_send_response>
 8006350:	e2e8      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8006352:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006356:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 800635a:	881b      	ldrh	r3, [r3, #0]
 800635c:	2b09      	cmp	r3, #9
 800635e:	d008      	beq.n	8006372 <modbus_vendor_handle_frame+0x9ee>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006360:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006364:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006368:	2203      	movs	r2, #3
 800636a:	4618      	mov	r0, r3
 800636c:	f7ff fad6 	bl	800591c <modbus_send_exception>
				return;
 8006370:	e2d8      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006372:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006376:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3302      	adds	r3, #2
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d008      	beq.n	8006396 <modbus_vendor_handle_frame+0xa12>
 8006384:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006388:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3302      	adds	r3, #2
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	2b02      	cmp	r3, #2
 8006394:	d908      	bls.n	80063a8 <modbus_vendor_handle_frame+0xa24>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006396:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800639a:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800639e:	2203      	movs	r2, #3
 80063a0:	4618      	mov	r0, r3
 80063a2:	f7ff fabb 	bl	800591c <modbus_send_exception>
				return;
 80063a6:	e2bd      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80063a8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80063ac:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	3302      	adds	r3, #2
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	3b01      	subs	r3, #1
 80063b8:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 80063bc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80063c0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	3303      	adds	r3, #3
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	b21b      	sxth	r3, r3
 80063cc:	021b      	lsls	r3, r3, #8
 80063ce:	b21a      	sxth	r2, r3
 80063d0:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80063d4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	3304      	adds	r3, #4
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	b21b      	sxth	r3, r3
 80063e0:	4313      	orrs	r3, r2
 80063e2:	b21b      	sxth	r3, r3
 80063e4:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4
			uint16_t value = (frame[5] << 8) | frame[6];
 80063e8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80063ec:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	3305      	adds	r3, #5
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	b21b      	sxth	r3, r3
 80063f8:	021b      	lsls	r3, r3, #8
 80063fa:	b21a      	sxth	r2, r3
 80063fc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006400:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3306      	adds	r3, #6
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	b21b      	sxth	r3, r3
 800640c:	4313      	orrs	r3, r2
 800640e:	b21b      	sxth	r3, r3
 8006410:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2


			bool status = io_virtual_write(registerType, address, value);
 8006414:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	@ 0x1a2
 8006418:	f8b7 11a4 	ldrh.w	r1, [r7, #420]	@ 0x1a4
 800641c:	f897 31a7 	ldrb.w	r3, [r7, #423]	@ 0x1a7
 8006420:	4618      	mov	r0, r3
 8006422:	f7fd f873 	bl	800350c <io_virtual_write>
 8006426:	4603      	mov	r3, r0
 8006428:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
			if (status == false) {
 800642c:	f897 31a1 	ldrb.w	r3, [r7, #417]	@ 0x1a1
 8006430:	f083 0301 	eor.w	r3, r3, #1
 8006434:	b2db      	uxtb	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d008      	beq.n	800644c <modbus_vendor_handle_frame+0xac8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800643a:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800643e:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006442:	2204      	movs	r2, #4
 8006444:	4618      	mov	r0, r3
 8006446:	f7ff fa69 	bl	800591c <modbus_send_exception>
				return;
 800644a:	e26b      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 800644c:	2303      	movs	r3, #3
 800644e:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006452:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006456:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800645a:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 800645e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8006460:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006464:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006468:	226b      	movs	r2, #107	@ 0x6b
 800646a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 800646c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006470:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006474:	2201      	movs	r2, #1
 8006476:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8006478:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 800647c:	f107 0308 	add.w	r3, r7, #8
 8006480:	4611      	mov	r1, r2
 8006482:	4618      	mov	r0, r3
 8006484:	f7ff fa20 	bl	80058c8 <modbus_send_response>
 8006488:	e24c      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 800648a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800648e:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8006492:	881b      	ldrh	r3, [r3, #0]
 8006494:	2b06      	cmp	r3, #6
 8006496:	d008      	beq.n	80064aa <modbus_vendor_handle_frame+0xb26>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006498:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800649c:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80064a0:	2203      	movs	r2, #3
 80064a2:	4618      	mov	r0, r3
 80064a4:	f7ff fa3a 	bl	800591c <modbus_send_exception>
				return;
 80064a8:	e23c      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80064aa:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80064ae:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3302      	adds	r3, #2
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d008      	beq.n	80064ce <modbus_vendor_handle_frame+0xb4a>
 80064bc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80064c0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	3302      	adds	r3, #2
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d908      	bls.n	80064e0 <modbus_vendor_handle_frame+0xb5c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80064ce:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80064d2:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80064d6:	2203      	movs	r2, #3
 80064d8:	4618      	mov	r0, r3
 80064da:	f7ff fa1f 	bl	800591c <modbus_send_exception>
				return;
 80064de:	e221      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80064e0:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80064e4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	3302      	adds	r3, #2
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	f887 31ab 	strb.w	r3, [r7, #427]	@ 0x1ab

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 80064f4:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80064f8:	f897 31ab 	ldrb.w	r3, [r7, #427]	@ 0x1ab
 80064fc:	4611      	mov	r1, r2
 80064fe:	4618      	mov	r0, r3
 8006500:	f7fc ff9c 	bl	800343c <io_virtual_get_count>
 8006504:	4603      	mov	r3, r0
 8006506:	f887 31aa 	strb.w	r3, [r7, #426]	@ 0x1aa
			if (status == false) {
 800650a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800650e:	f083 0301 	eor.w	r3, r3, #1
 8006512:	b2db      	uxtb	r3, r3
 8006514:	2b00      	cmp	r3, #0
 8006516:	d008      	beq.n	800652a <modbus_vendor_handle_frame+0xba6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006518:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800651c:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006520:	2204      	movs	r2, #4
 8006522:	4618      	mov	r0, r3
 8006524:	f7ff f9fa 	bl	800591c <modbus_send_exception>
				return;
 8006528:	e1fc      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800652a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800652e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006532:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8006536:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 8006538:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800653c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006540:	226c      	movs	r2, #108	@ 0x6c
 8006542:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8006544:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006548:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800654c:	2202      	movs	r2, #2
 800654e:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8006550:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006554:	0a1b      	lsrs	r3, r3, #8
 8006556:	b29b      	uxth	r3, r3
 8006558:	b2da      	uxtb	r2, r3
 800655a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800655e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006562:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8006564:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8006568:	b2da      	uxtb	r2, r3
 800656a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800656e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006572:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006574:	2305      	movs	r3, #5
 8006576:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8

			modbus_send_response(responseData, responseLen);
 800657a:	f8b7 21a8 	ldrh.w	r2, [r7, #424]	@ 0x1a8
 800657e:	f107 0308 	add.w	r3, r7, #8
 8006582:	4611      	mov	r1, r2
 8006584:	4618      	mov	r0, r3
 8006586:	f7ff f99f 	bl	80058c8 <modbus_send_response>
 800658a:	e1cb      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 800658c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006590:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8006594:	881b      	ldrh	r3, [r3, #0]
 8006596:	2b06      	cmp	r3, #6
 8006598:	d008      	beq.n	80065ac <modbus_vendor_handle_frame+0xc28>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800659a:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800659e:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80065a2:	2203      	movs	r2, #3
 80065a4:	4618      	mov	r0, r3
 80065a6:	f7ff f9b9 	bl	800591c <modbus_send_exception>
				return;
 80065aa:	e1bb      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 80065ac:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80065b0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	3302      	adds	r3, #2
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d108      	bne.n	80065d0 <modbus_vendor_handle_frame+0xc4c>
 80065be:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80065c2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	3303      	adds	r3, #3
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d008      	beq.n	80065e2 <modbus_vendor_handle_frame+0xc5e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80065d0:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80065d4:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80065d8:	2203      	movs	r2, #3
 80065da:	4618      	mov	r0, r3
 80065dc:	f7ff f99e 	bl	800591c <modbus_send_exception>
				return;
 80065e0:	e1a0      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}


			bool status = io_virtual_clear();
 80065e2:	f7fd f995 	bl	8003910 <io_virtual_clear>
 80065e6:	4603      	mov	r3, r0
 80065e8:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
			if (status == false) {
 80065ec:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 80065f0:	f083 0301 	eor.w	r3, r3, #1
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d008      	beq.n	800660c <modbus_vendor_handle_frame+0xc88>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80065fa:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80065fe:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006602:	2204      	movs	r2, #4
 8006604:	4618      	mov	r0, r3
 8006606:	f7ff f989 	bl	800591c <modbus_send_exception>
				return;
 800660a:	e18b      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 800660c:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006610:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8006614:	236d      	movs	r3, #109	@ 0x6d
 8006616:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			responseData[2] = 0x01; // status
 800661a:	2301      	movs	r3, #1
 800661c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			uint16_t responseLen = 3;
 8006620:	2303      	movs	r3, #3
 8006622:	f8a7 31ac 	strh.w	r3, [r7, #428]	@ 0x1ac

			modbus_send_response(responseData, responseLen);
 8006626:	f8b7 21ac 	ldrh.w	r2, [r7, #428]	@ 0x1ac
 800662a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800662e:	4611      	mov	r1, r2
 8006630:	4618      	mov	r0, r3
 8006632:	f7ff f949 	bl	80058c8 <modbus_send_response>
 8006636:	e175      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8006638:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800663c:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8006640:	881b      	ldrh	r3, [r3, #0]
 8006642:	2b0b      	cmp	r3, #11
 8006644:	d008      	beq.n	8006658 <modbus_vendor_handle_frame+0xcd4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006646:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800664a:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800664e:	2203      	movs	r2, #3
 8006650:	4618      	mov	r0, r3
 8006652:	f7ff f963 	bl	800591c <modbus_send_exception>
				return;
 8006656:	e165      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8006658:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800665c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	789b      	ldrb	r3, [r3, #2]
 8006664:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 8006668:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800666c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	78db      	ldrb	r3, [r3, #3]
 8006674:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 8006678:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800667c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	791b      	ldrb	r3, [r3, #4]
 8006684:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 8006688:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800668c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	795b      	ldrb	r3, [r3, #5]
 8006694:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 8006698:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800669c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	799b      	ldrb	r3, [r3, #6]
 80066a4:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 80066a8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80066ac:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	79db      	ldrb	r3, [r3, #7]
 80066b4:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 80066b8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80066bc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	7a1b      	ldrb	r3, [r3, #8]
 80066c4:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 80066c8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80066cc:	4618      	mov	r0, r3
 80066ce:	f000 fc0d 	bl	8006eec <DS3231_SetTime>
 80066d2:	4603      	mov	r3, r0
 80066d4:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
			if (status != HAL_OK) {
 80066d8:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d008      	beq.n	80066f2 <modbus_vendor_handle_frame+0xd6e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80066e0:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80066e4:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80066e8:	2204      	movs	r2, #4
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7ff f916 	bl	800591c <modbus_send_exception>
				return;
 80066f0:	e118      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80066f2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80066f6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80066fa:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 80066fe:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8006700:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006704:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006708:	226e      	movs	r2, #110	@ 0x6e
 800670a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800670c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006710:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006714:	2201      	movs	r2, #1
 8006716:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006718:	2303      	movs	r3, #3
 800671a:	f8a7 31b0 	strh.w	r3, [r7, #432]	@ 0x1b0

			modbus_send_response(responseData, responseLen);
 800671e:	f8b7 21b0 	ldrh.w	r2, [r7, #432]	@ 0x1b0
 8006722:	f107 0308 	add.w	r3, r7, #8
 8006726:	4611      	mov	r1, r2
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff f8cd 	bl	80058c8 <modbus_send_response>
 800672e:	e0f9      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006730:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006734:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	3302      	adds	r3, #2
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	b21b      	sxth	r3, r3
 8006740:	021b      	lsls	r3, r3, #8
 8006742:	b21a      	sxth	r2, r3
 8006744:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006748:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	3303      	adds	r3, #3
 8006750:	781b      	ldrb	r3, [r3, #0]
 8006752:	b21b      	sxth	r3, r3
 8006754:	4313      	orrs	r3, r2
 8006756:	b21b      	sxth	r3, r3
 8006758:	f8a7 31b8 	strh.w	r3, [r7, #440]	@ 0x1b8
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 800675c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006760:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	3304      	adds	r3, #4
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	3b01      	subs	r3, #1
 800676c:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8006770:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006774:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8006778:	881b      	ldrh	r3, [r3, #0]
 800677a:	2b07      	cmp	r3, #7
 800677c:	d008      	beq.n	8006790 <modbus_vendor_handle_frame+0xe0c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800677e:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006782:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006786:	2203      	movs	r2, #3
 8006788:	4618      	mov	r0, r3
 800678a:	f7ff f8c7 	bl	800591c <modbus_send_exception>
				return;
 800678e:	e0c9      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8006790:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006794:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	3304      	adds	r3, #4
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d008      	beq.n	80067b4 <modbus_vendor_handle_frame+0xe30>
 80067a2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80067a6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	3304      	adds	r3, #4
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d908      	bls.n	80067c6 <modbus_vendor_handle_frame+0xe42>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80067b4:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80067b8:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80067bc:	2203      	movs	r2, #3
 80067be:	4618      	mov	r0, r3
 80067c0:	f7ff f8ac 	bl	800591c <modbus_send_exception>
			    return;
 80067c4:	e0ae      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 80067c6:	f897 21b7 	ldrb.w	r2, [r7, #439]	@ 0x1b7
 80067ca:	f8b7 31b8 	ldrh.w	r3, [r7, #440]	@ 0x1b8
 80067ce:	4611      	mov	r1, r2
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7fc fa71 	bl	8002cb8 <io_holding_reg_set_mode>
 80067d6:	4603      	mov	r3, r0
 80067d8:	f083 0301 	eor.w	r3, r3, #1
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d008      	beq.n	80067f4 <modbus_vendor_handle_frame+0xe70>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80067e2:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80067e6:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80067ea:	2204      	movs	r2, #4
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7ff f895 	bl	800591c <modbus_send_exception>
				return;
 80067f2:	e097      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80067f4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80067f8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80067fc:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8006800:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8006802:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006806:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800680a:	226f      	movs	r2, #111	@ 0x6f
 800680c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800680e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006812:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006816:	2201      	movs	r2, #1
 8006818:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800681a:	2303      	movs	r3, #3
 800681c:	f8a7 31b4 	strh.w	r3, [r7, #436]	@ 0x1b4

			modbus_send_response(responseData, responseLen);
 8006820:	f8b7 21b4 	ldrh.w	r2, [r7, #436]	@ 0x1b4
 8006824:	f107 0308 	add.w	r3, r7, #8
 8006828:	4611      	mov	r1, r2
 800682a:	4618      	mov	r0, r3
 800682c:	f7ff f84c 	bl	80058c8 <modbus_send_response>
 8006830:	e078      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			// TODO
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006832:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006836:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	3302      	adds	r3, #2
 800683e:	781b      	ldrb	r3, [r3, #0]
 8006840:	b21b      	sxth	r3, r3
 8006842:	021b      	lsls	r3, r3, #8
 8006844:	b21a      	sxth	r2, r3
 8006846:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800684a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	3303      	adds	r3, #3
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	b21b      	sxth	r3, r3
 8006856:	4313      	orrs	r3, r2
 8006858:	b21b      	sxth	r3, r3
 800685a:	f8a7 31be 	strh.w	r3, [r7, #446]	@ 0x1be
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 800685e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006862:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	791b      	ldrb	r3, [r3, #4]
 800686a:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 800686e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006872:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8006876:	881b      	ldrh	r3, [r3, #0]
 8006878:	2b07      	cmp	r3, #7
 800687a:	d008      	beq.n	800688e <modbus_vendor_handle_frame+0xf0a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800687c:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006880:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006884:	2203      	movs	r2, #3
 8006886:	4618      	mov	r0, r3
 8006888:	f7ff f848 	bl	800591c <modbus_send_exception>
				return;
 800688c:	e04a      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 800688e:	f897 31bd 	ldrb.w	r3, [r7, #445]	@ 0x1bd
 8006892:	2b03      	cmp	r3, #3
 8006894:	d11a      	bne.n	80068cc <modbus_vendor_handle_frame+0xf48>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8006896:	f207 120b 	addw	r2, r7, #267	@ 0x10b
 800689a:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 800689e:	4611      	mov	r1, r2
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7fc fa2d 	bl	8002d00 <io_holding_reg_get_mode>
 80068a6:	4603      	mov	r3, r0
 80068a8:	f083 0301 	eor.w	r3, r3, #1
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d008      	beq.n	80068c4 <modbus_vendor_handle_frame+0xf40>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80068b2:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80068b6:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80068ba:	2204      	movs	r2, #4
 80068bc:	4618      	mov	r0, r3
 80068be:	f7ff f82d 	bl	800591c <modbus_send_exception>
				return;
 80068c2:	e02f      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
					return;
				}
				mode = (uint8_t)(regMode);
 80068c4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80068c8:	f887 31c3 	strb.w	r3, [r7, #451]	@ 0x1c3


			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80068cc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80068d0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80068d4:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 80068d8:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 80068da:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80068de:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80068e2:	2271      	movs	r2, #113	@ 0x71
 80068e4:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 80068e6:	f897 31c3 	ldrb.w	r3, [r7, #451]	@ 0x1c3
 80068ea:	3301      	adds	r3, #1
 80068ec:	b2da      	uxtb	r2, r3
 80068ee:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80068f2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80068f6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80068f8:	2303      	movs	r3, #3
 80068fa:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba

			modbus_send_response(responseData, responseLen);
 80068fe:	f8b7 21ba 	ldrh.w	r2, [r7, #442]	@ 0x1ba
 8006902:	f107 0308 	add.w	r3, r7, #8
 8006906:	4611      	mov	r1, r2
 8006908:	4618      	mov	r0, r3
 800690a:	f7fe ffdd 	bl	80058c8 <modbus_send_response>
 800690e:	e009      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8006910:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006914:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006918:	2201      	movs	r2, #1
 800691a:	4618      	mov	r0, r3
 800691c:	f7fe fffe 	bl	800591c <modbus_send_exception>
			break;
 8006920:	e000      	b.n	8006924 <modbus_vendor_handle_frame+0xfa0>
			break;
 8006922:	bf00      	nop
		}
	}
}
 8006924:	f507 77e4 	add.w	r7, r7, #456	@ 0x1c8
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 800692c:	b580      	push	{r7, lr}
 800692e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8006930:	4b07      	ldr	r3, [pc, #28]	@ (8006950 <RS485_SetTransmitMode+0x24>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a07      	ldr	r2, [pc, #28]	@ (8006954 <RS485_SetTransmitMode+0x28>)
 8006936:	8811      	ldrh	r1, [r2, #0]
 8006938:	2201      	movs	r2, #1
 800693a:	4618      	mov	r0, r3
 800693c:	f003 fe20 	bl	800a580 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8006940:	2201      	movs	r2, #1
 8006942:	2140      	movs	r1, #64	@ 0x40
 8006944:	4804      	ldr	r0, [pc, #16]	@ (8006958 <RS485_SetTransmitMode+0x2c>)
 8006946:	f003 fe1b 	bl	800a580 <HAL_GPIO_WritePin>
#endif
}
 800694a:	bf00      	nop
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop
 8006950:	20001338 	.word	0x20001338
 8006954:	2000133c 	.word	0x2000133c
 8006958:	48000800 	.word	0x48000800

0800695c <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 800695c:	b580      	push	{r7, lr}
 800695e:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8006960:	4b07      	ldr	r3, [pc, #28]	@ (8006980 <RS485_SetReceiveMode+0x24>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a07      	ldr	r2, [pc, #28]	@ (8006984 <RS485_SetReceiveMode+0x28>)
 8006966:	8811      	ldrh	r1, [r2, #0]
 8006968:	2200      	movs	r2, #0
 800696a:	4618      	mov	r0, r3
 800696c:	f003 fe08 	bl	800a580 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8006970:	2200      	movs	r2, #0
 8006972:	2140      	movs	r1, #64	@ 0x40
 8006974:	4804      	ldr	r0, [pc, #16]	@ (8006988 <RS485_SetReceiveMode+0x2c>)
 8006976:	f003 fe03 	bl	800a580 <HAL_GPIO_WritePin>
#endif
}
 800697a:	bf00      	nop
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	20001338 	.word	0x20001338
 8006984:	2000133c 	.word	0x2000133c
 8006988:	48000800 	.word	0x48000800

0800698c <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	460b      	mov	r3, r1
 8006996:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8006998:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 800699c:	2100      	movs	r1, #0
 800699e:	4813      	ldr	r0, [pc, #76]	@ (80069ec <RS485_Setup+0x60>)
 80069a0:	f011 fb6b 	bl	801807a <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80069a4:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80069a8:	2100      	movs	r1, #0
 80069aa:	4811      	ldr	r0, [pc, #68]	@ (80069f0 <RS485_Setup+0x64>)
 80069ac:	f011 fb65 	bl	801807a <memset>
	rs485_tx_frame_head = 0;
 80069b0:	4b10      	ldr	r3, [pc, #64]	@ (80069f4 <RS485_Setup+0x68>)
 80069b2:	2200      	movs	r2, #0
 80069b4:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 80069b6:	4b10      	ldr	r3, [pc, #64]	@ (80069f8 <RS485_Setup+0x6c>)
 80069b8:	2200      	movs	r2, #0
 80069ba:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80069bc:	4a0f      	ldr	r2, [pc, #60]	@ (80069fc <RS485_Setup+0x70>)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80069c2:	4a0f      	ldr	r2, [pc, #60]	@ (8006a00 <RS485_Setup+0x74>)
 80069c4:	887b      	ldrh	r3, [r7, #2]
 80069c6:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 80069c8:	f7fe ff34 	bl	8005834 <modbusGetSlaveAddress>
 80069cc:	4603      	mov	r3, r0
 80069ce:	461a      	mov	r2, r3
 80069d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006a04 <RS485_Setup+0x78>)
 80069d2:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 80069d4:	f7ff ffc2 	bl	800695c <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80069d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80069dc:	490a      	ldr	r1, [pc, #40]	@ (8006a08 <RS485_Setup+0x7c>)
 80069de:	480b      	ldr	r0, [pc, #44]	@ (8006a0c <RS485_Setup+0x80>)
 80069e0:	f009 fc19 	bl	8010216 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80069e4:	bf00      	nop
 80069e6:	3708      	adds	r7, #8
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	20001440 	.word	0x20001440
 80069f0:	20001c50 	.word	0x20001c50
 80069f4:	20002462 	.word	0x20002462
 80069f8:	20002463 	.word	0x20002463
 80069fc:	20001338 	.word	0x20001338
 8006a00:	2000133c 	.word	0x2000133c
 8006a04:	20002468 	.word	0x20002468
 8006a08:	20001340 	.word	0x20001340
 8006a0c:	200011cc 	.word	0x200011cc

08006a10 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	460b      	mov	r3, r1
 8006a1a:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8006a1c:	887b      	ldrh	r3, [r7, #2]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d03a      	beq.n	8006a98 <RS485_Transmit+0x88>
 8006a22:	887b      	ldrh	r3, [r7, #2]
 8006a24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a28:	d836      	bhi.n	8006a98 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8006a2a:	4b1d      	ldr	r3, [pc, #116]	@ (8006aa0 <RS485_Transmit+0x90>)
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	3301      	adds	r3, #1
 8006a32:	425a      	negs	r2, r3
 8006a34:	f003 0307 	and.w	r3, r3, #7
 8006a38:	f002 0207 	and.w	r2, r2, #7
 8006a3c:	bf58      	it	pl
 8006a3e:	4253      	negpl	r3, r2
 8006a40:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8006a42:	4b18      	ldr	r3, [pc, #96]	@ (8006aa4 <RS485_Transmit+0x94>)
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	7bfa      	ldrb	r2, [r7, #15]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d020      	beq.n	8006a90 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8006a4e:	4b14      	ldr	r3, [pc, #80]	@ (8006aa0 <RS485_Transmit+0x90>)
 8006a50:	781b      	ldrb	r3, [r3, #0]
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	461a      	mov	r2, r3
 8006a56:	4613      	mov	r3, r2
 8006a58:	01db      	lsls	r3, r3, #7
 8006a5a:	4413      	add	r3, r2
 8006a5c:	005b      	lsls	r3, r3, #1
 8006a5e:	4a12      	ldr	r2, [pc, #72]	@ (8006aa8 <RS485_Transmit+0x98>)
 8006a60:	4413      	add	r3, r2
 8006a62:	887a      	ldrh	r2, [r7, #2]
 8006a64:	6879      	ldr	r1, [r7, #4]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f011 fb87 	bl	801817a <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8006a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8006aa0 <RS485_Transmit+0x90>)
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	4619      	mov	r1, r3
 8006a74:	4a0c      	ldr	r2, [pc, #48]	@ (8006aa8 <RS485_Transmit+0x98>)
 8006a76:	460b      	mov	r3, r1
 8006a78:	01db      	lsls	r3, r3, #7
 8006a7a:	440b      	add	r3, r1
 8006a7c:	005b      	lsls	r3, r3, #1
 8006a7e:	4413      	add	r3, r2
 8006a80:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006a84:	887a      	ldrh	r2, [r7, #2]
 8006a86:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8006a88:	4a05      	ldr	r2, [pc, #20]	@ (8006aa0 <RS485_Transmit+0x90>)
 8006a8a:	7bfb      	ldrb	r3, [r7, #15]
 8006a8c:	7013      	strb	r3, [r2, #0]
 8006a8e:	e004      	b.n	8006a9a <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8006a90:	4806      	ldr	r0, [pc, #24]	@ (8006aac <RS485_Transmit+0x9c>)
 8006a92:	f7fd ffdb 	bl	8004a4c <usb_serial_println>
 8006a96:	e000      	b.n	8006a9a <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8006a98:	bf00      	nop
    }
}
 8006a9a:	3710      	adds	r7, #16
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	20002462 	.word	0x20002462
 8006aa4:	20002463 	.word	0x20002463
 8006aa8:	20001c50 	.word	0x20001c50
 8006aac:	0801a55c 	.word	0x0801a55c

08006ab0 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	460b      	mov	r3, r1
 8006aba:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a26      	ldr	r2, [pc, #152]	@ (8006b5c <HAL_UARTEx_RxEventCallback+0xac>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d145      	bne.n	8006b52 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8006ac6:	4b26      	ldr	r3, [pc, #152]	@ (8006b60 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	3301      	adds	r3, #1
 8006ace:	425a      	negs	r2, r3
 8006ad0:	f003 0307 	and.w	r3, r3, #7
 8006ad4:	f002 0207 	and.w	r2, r2, #7
 8006ad8:	bf58      	it	pl
 8006ada:	4253      	negpl	r3, r2
 8006adc:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8006ade:	4b21      	ldr	r3, [pc, #132]	@ (8006b64 <HAL_UARTEx_RxEventCallback+0xb4>)
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	7bfa      	ldrb	r2, [r7, #15]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d024      	beq.n	8006b34 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8006aea:	887b      	ldrh	r3, [r7, #2]
 8006aec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006af0:	d823      	bhi.n	8006b3a <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8006af2:	4b1b      	ldr	r3, [pc, #108]	@ (8006b60 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	461a      	mov	r2, r3
 8006afa:	4613      	mov	r3, r2
 8006afc:	01db      	lsls	r3, r3, #7
 8006afe:	4413      	add	r3, r2
 8006b00:	005b      	lsls	r3, r3, #1
 8006b02:	4a19      	ldr	r2, [pc, #100]	@ (8006b68 <HAL_UARTEx_RxEventCallback+0xb8>)
 8006b04:	4413      	add	r3, r2
 8006b06:	887a      	ldrh	r2, [r7, #2]
 8006b08:	4918      	ldr	r1, [pc, #96]	@ (8006b6c <HAL_UARTEx_RxEventCallback+0xbc>)
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f011 fb35 	bl	801817a <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8006b10:	4b13      	ldr	r3, [pc, #76]	@ (8006b60 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	4619      	mov	r1, r3
 8006b18:	4a13      	ldr	r2, [pc, #76]	@ (8006b68 <HAL_UARTEx_RxEventCallback+0xb8>)
 8006b1a:	460b      	mov	r3, r1
 8006b1c:	01db      	lsls	r3, r3, #7
 8006b1e:	440b      	add	r3, r1
 8006b20:	005b      	lsls	r3, r3, #1
 8006b22:	4413      	add	r3, r2
 8006b24:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006b28:	887a      	ldrh	r2, [r7, #2]
 8006b2a:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8006b2c:	4a0c      	ldr	r2, [pc, #48]	@ (8006b60 <HAL_UARTEx_RxEventCallback+0xb0>)
 8006b2e:	7bfb      	ldrb	r3, [r7, #15]
 8006b30:	7013      	strb	r3, [r2, #0]
 8006b32:	e002      	b.n	8006b3a <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8006b34:	480e      	ldr	r0, [pc, #56]	@ (8006b70 <HAL_UARTEx_RxEventCallback+0xc0>)
 8006b36:	f7fd ff89 	bl	8004a4c <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8006b3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b3e:	490b      	ldr	r1, [pc, #44]	@ (8006b6c <HAL_UARTEx_RxEventCallback+0xbc>)
 8006b40:	480c      	ldr	r0, [pc, #48]	@ (8006b74 <HAL_UARTEx_RxEventCallback+0xc4>)
 8006b42:	f009 fb68 	bl	8010216 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006b46:	4603      	mov	r3, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d002      	beq.n	8006b52 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8006b4c:	480a      	ldr	r0, [pc, #40]	@ (8006b78 <HAL_UARTEx_RxEventCallback+0xc8>)
 8006b4e:	f7fd ff7d 	bl	8004a4c <usb_serial_println>
		}
	}
}
 8006b52:	bf00      	nop
 8006b54:	3710      	adds	r7, #16
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	40013800 	.word	0x40013800
 8006b60:	20002460 	.word	0x20002460
 8006b64:	20002461 	.word	0x20002461
 8006b68:	20001440 	.word	0x20001440
 8006b6c:	20001340 	.word	0x20001340
 8006b70:	0801a570 	.word	0x0801a570
 8006b74:	200011cc 	.word	0x200011cc
 8006b78:	0801a584 	.word	0x0801a584

08006b7c <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8006b80:	4b0a      	ldr	r3, [pc, #40]	@ (8006bac <RS485_TCCallback+0x30>)
 8006b82:	2200      	movs	r2, #0
 8006b84:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8006b86:	f7ff fee9 	bl	800695c <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8006b8a:	4b09      	ldr	r3, [pc, #36]	@ (8006bb0 <RS485_TCCallback+0x34>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	4b07      	ldr	r3, [pc, #28]	@ (8006bb0 <RS485_TCCallback+0x34>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b98:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006b9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b9e:	4905      	ldr	r1, [pc, #20]	@ (8006bb4 <RS485_TCCallback+0x38>)
 8006ba0:	4803      	ldr	r0, [pc, #12]	@ (8006bb0 <RS485_TCCallback+0x34>)
 8006ba2:	f009 fb38 	bl	8010216 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8006ba6:	bf00      	nop
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	20002464 	.word	0x20002464
 8006bb0:	200011cc 	.word	0x200011cc
 8006bb4:	20001340 	.word	0x20001340

08006bb8 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8006bbe:	e039      	b.n	8006c34 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8006bc0:	4b23      	ldr	r3, [pc, #140]	@ (8006c50 <RS485_ProcessPendingFrames+0x98>)
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	4613      	mov	r3, r2
 8006bca:	01db      	lsls	r3, r3, #7
 8006bcc:	4413      	add	r3, r2
 8006bce:	005b      	lsls	r3, r3, #1
 8006bd0:	4a20      	ldr	r2, [pc, #128]	@ (8006c54 <RS485_ProcessPendingFrames+0x9c>)
 8006bd2:	4413      	add	r3, r2
 8006bd4:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8006bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8006c50 <RS485_ProcessPendingFrames+0x98>)
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	4619      	mov	r1, r3
 8006bde:	4a1d      	ldr	r2, [pc, #116]	@ (8006c54 <RS485_ProcessPendingFrames+0x9c>)
 8006be0:	460b      	mov	r3, r1
 8006be2:	01db      	lsls	r3, r3, #7
 8006be4:	440b      	add	r3, r1
 8006be6:	005b      	lsls	r3, r3, #1
 8006be8:	4413      	add	r3, r2
 8006bea:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006bee:	881b      	ldrh	r3, [r3, #0]
 8006bf0:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 8006bf8:	4b17      	ldr	r3, [pc, #92]	@ (8006c58 <RS485_ProcessPendingFrames+0xa0>)
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	787a      	ldrb	r2, [r7, #1]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d105      	bne.n	8006c0e <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8006c02:	887b      	ldrh	r3, [r7, #2]
 8006c04:	4619      	mov	r1, r3
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7fe f84e 	bl	8004ca8 <modbus_slave_handle_frame>
 8006c0c:	e004      	b.n	8006c18 <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 8006c0e:	887b      	ldrh	r3, [r7, #2]
 8006c10:	4619      	mov	r1, r3
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f7fd ff54 	bl	8004ac0 <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8006c18:	4b0d      	ldr	r3, [pc, #52]	@ (8006c50 <RS485_ProcessPendingFrames+0x98>)
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	3301      	adds	r3, #1
 8006c20:	425a      	negs	r2, r3
 8006c22:	f003 0307 	and.w	r3, r3, #7
 8006c26:	f002 0207 	and.w	r2, r2, #7
 8006c2a:	bf58      	it	pl
 8006c2c:	4253      	negpl	r3, r2
 8006c2e:	b2da      	uxtb	r2, r3
 8006c30:	4b07      	ldr	r3, [pc, #28]	@ (8006c50 <RS485_ProcessPendingFrames+0x98>)
 8006c32:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8006c34:	4b06      	ldr	r3, [pc, #24]	@ (8006c50 <RS485_ProcessPendingFrames+0x98>)
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	b2da      	uxtb	r2, r3
 8006c3a:	4b08      	ldr	r3, [pc, #32]	@ (8006c5c <RS485_ProcessPendingFrames+0xa4>)
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d1bd      	bne.n	8006bc0 <RS485_ProcessPendingFrames+0x8>
	}
}
 8006c44:	bf00      	nop
 8006c46:	bf00      	nop
 8006c48:	3708      	adds	r7, #8
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop
 8006c50:	20002461 	.word	0x20002461
 8006c54:	20001440 	.word	0x20001440
 8006c58:	20002468 	.word	0x20002468
 8006c5c:	20002460 	.word	0x20002460

08006c60 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8006c66:	4b36      	ldr	r3, [pc, #216]	@ (8006d40 <RS485_TransmitPendingFrames+0xe0>)
 8006c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c6c:	2b20      	cmp	r3, #32
 8006c6e:	d163      	bne.n	8006d38 <RS485_TransmitPendingFrames+0xd8>
 8006c70:	4b34      	ldr	r3, [pc, #208]	@ (8006d44 <RS485_TransmitPendingFrames+0xe4>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d05f      	beq.n	8006d38 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8006c78:	4b33      	ldr	r3, [pc, #204]	@ (8006d48 <RS485_TransmitPendingFrames+0xe8>)
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	b2da      	uxtb	r2, r3
 8006c7e:	4b33      	ldr	r3, [pc, #204]	@ (8006d4c <RS485_TransmitPendingFrames+0xec>)
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d057      	beq.n	8006d38 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8006c88:	4b2e      	ldr	r3, [pc, #184]	@ (8006d44 <RS485_TransmitPendingFrames+0xe4>)
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8006c8e:	4b2e      	ldr	r3, [pc, #184]	@ (8006d48 <RS485_TransmitPendingFrames+0xe8>)
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	461a      	mov	r2, r3
 8006c96:	4613      	mov	r3, r2
 8006c98:	01db      	lsls	r3, r3, #7
 8006c9a:	4413      	add	r3, r2
 8006c9c:	005b      	lsls	r3, r3, #1
 8006c9e:	4a2c      	ldr	r2, [pc, #176]	@ (8006d50 <RS485_TransmitPendingFrames+0xf0>)
 8006ca0:	4413      	add	r3, r2
 8006ca2:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8006ca4:	4b28      	ldr	r3, [pc, #160]	@ (8006d48 <RS485_TransmitPendingFrames+0xe8>)
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	4619      	mov	r1, r3
 8006cac:	4a28      	ldr	r2, [pc, #160]	@ (8006d50 <RS485_TransmitPendingFrames+0xf0>)
 8006cae:	460b      	mov	r3, r1
 8006cb0:	01db      	lsls	r3, r3, #7
 8006cb2:	440b      	add	r3, r1
 8006cb4:	005b      	lsls	r3, r3, #1
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006cbc:	881b      	ldrh	r3, [r3, #0]
 8006cbe:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8006cc0:	f7ff fe34 	bl	800692c <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8006cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8006d40 <RS485_TransmitPendingFrames+0xe0>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	4b1d      	ldr	r3, [pc, #116]	@ (8006d40 <RS485_TransmitPendingFrames+0xe0>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cd2:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8006cd4:	887b      	ldrh	r3, [r7, #2]
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	6879      	ldr	r1, [r7, #4]
 8006cda:	4819      	ldr	r0, [pc, #100]	@ (8006d40 <RS485_TransmitPendingFrames+0xe0>)
 8006cdc:	f007 fe7e 	bl	800e9dc <HAL_UART_Transmit_DMA>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8006ce4:	4b16      	ldr	r3, [pc, #88]	@ (8006d40 <RS485_TransmitPendingFrames+0xe0>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	4b15      	ldr	r3, [pc, #84]	@ (8006d40 <RS485_TransmitPendingFrames+0xe0>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cf2:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8006cf4:	787b      	ldrb	r3, [r7, #1]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d010      	beq.n	8006d1c <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8006cfa:	f7ff fe2f 	bl	800695c <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8006cfe:	4b10      	ldr	r3, [pc, #64]	@ (8006d40 <RS485_TransmitPendingFrames+0xe0>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	681a      	ldr	r2, [r3, #0]
 8006d04:	4b0e      	ldr	r3, [pc, #56]	@ (8006d40 <RS485_TransmitPendingFrames+0xe0>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d0c:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006d0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d12:	4910      	ldr	r1, [pc, #64]	@ (8006d54 <RS485_TransmitPendingFrames+0xf4>)
 8006d14:	480a      	ldr	r0, [pc, #40]	@ (8006d40 <RS485_TransmitPendingFrames+0xe0>)
 8006d16:	f009 fa7e 	bl	8010216 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8006d1a:	e00d      	b.n	8006d38 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8006d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d48 <RS485_TransmitPendingFrames+0xe8>)
 8006d1e:	781b      	ldrb	r3, [r3, #0]
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	3301      	adds	r3, #1
 8006d24:	425a      	negs	r2, r3
 8006d26:	f003 0307 	and.w	r3, r3, #7
 8006d2a:	f002 0207 	and.w	r2, r2, #7
 8006d2e:	bf58      	it	pl
 8006d30:	4253      	negpl	r3, r2
 8006d32:	b2da      	uxtb	r2, r3
 8006d34:	4b04      	ldr	r3, [pc, #16]	@ (8006d48 <RS485_TransmitPendingFrames+0xe8>)
 8006d36:	701a      	strb	r2, [r3, #0]
}
 8006d38:	bf00      	nop
 8006d3a:	3708      	adds	r7, #8
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	200011cc 	.word	0x200011cc
 8006d44:	20002464 	.word	0x20002464
 8006d48:	20002463 	.word	0x20002463
 8006d4c:	20002462 	.word	0x20002462
 8006d50:	20001c50 	.word	0x20001c50
 8006d54:	20001340 	.word	0x20001340

08006d58 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b082      	sub	sp, #8
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a07      	ldr	r2, [pc, #28]	@ (8006d84 <HAL_UART_ErrorCallback+0x2c>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d108      	bne.n	8006d7c <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8006d6a:	4807      	ldr	r0, [pc, #28]	@ (8006d88 <HAL_UART_ErrorCallback+0x30>)
 8006d6c:	f7fd fe6e 	bl	8004a4c <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006d70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d74:	4905      	ldr	r1, [pc, #20]	@ (8006d8c <HAL_UART_ErrorCallback+0x34>)
 8006d76:	4806      	ldr	r0, [pc, #24]	@ (8006d90 <HAL_UART_ErrorCallback+0x38>)
 8006d78:	f009 fa4d 	bl	8010216 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8006d7c:	bf00      	nop
 8006d7e:	3708      	adds	r7, #8
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	40013800 	.word	0x40013800
 8006d88:	0801a5a4 	.word	0x0801a5a4
 8006d8c:	20001340 	.word	0x20001340
 8006d90:	200011cc 	.word	0x200011cc

08006d94 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8006d9e:	79fb      	ldrb	r3, [r7, #7]
 8006da0:	091b      	lsrs	r3, r3, #4
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	461a      	mov	r2, r3
 8006da6:	0092      	lsls	r2, r2, #2
 8006da8:	4413      	add	r3, r2
 8006daa:	005b      	lsls	r3, r3, #1
 8006dac:	b2da      	uxtb	r2, r3
 8006dae:	79fb      	ldrb	r3, [r7, #7]
 8006db0:	f003 030f 	and.w	r3, r3, #15
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	4413      	add	r3, r2
 8006db8:	b2db      	uxtb	r3, r3
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	370c      	adds	r7, #12
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
	...

08006dc8 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	4603      	mov	r3, r0
 8006dd0:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8006dd2:	79fb      	ldrb	r3, [r7, #7]
 8006dd4:	4a0e      	ldr	r2, [pc, #56]	@ (8006e10 <DecimalToBCD+0x48>)
 8006dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dda:	08db      	lsrs	r3, r3, #3
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	b25b      	sxtb	r3, r3
 8006de0:	011b      	lsls	r3, r3, #4
 8006de2:	b258      	sxtb	r0, r3
 8006de4:	79fa      	ldrb	r2, [r7, #7]
 8006de6:	4b0a      	ldr	r3, [pc, #40]	@ (8006e10 <DecimalToBCD+0x48>)
 8006de8:	fba3 1302 	umull	r1, r3, r3, r2
 8006dec:	08d9      	lsrs	r1, r3, #3
 8006dee:	460b      	mov	r3, r1
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	440b      	add	r3, r1
 8006df4:	005b      	lsls	r3, r3, #1
 8006df6:	1ad3      	subs	r3, r2, r3
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	b25b      	sxtb	r3, r3
 8006dfc:	4303      	orrs	r3, r0
 8006dfe:	b25b      	sxtb	r3, r3
 8006e00:	b2db      	uxtb	r3, r3
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	370c      	adds	r7, #12
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr
 8006e0e:	bf00      	nop
 8006e10:	cccccccd 	.word	0xcccccccd

08006e14 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b088      	sub	sp, #32
 8006e18:	af02      	add	r7, sp, #8
 8006e1a:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8006e20:	f107 020f 	add.w	r2, r7, #15
 8006e24:	f04f 33ff 	mov.w	r3, #4294967295
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	21d0      	movs	r1, #208	@ 0xd0
 8006e2e:	482e      	ldr	r0, [pc, #184]	@ (8006ee8 <DS3231_ReadTime+0xd4>)
 8006e30:	f003 fc5a 	bl	800a6e8 <HAL_I2C_Master_Transmit>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d001      	beq.n	8006e3e <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e050      	b.n	8006ee0 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8006e3e:	f107 0210 	add.w	r2, r7, #16
 8006e42:	f04f 33ff 	mov.w	r3, #4294967295
 8006e46:	9300      	str	r3, [sp, #0]
 8006e48:	2307      	movs	r3, #7
 8006e4a:	21d0      	movs	r1, #208	@ 0xd0
 8006e4c:	4826      	ldr	r0, [pc, #152]	@ (8006ee8 <DS3231_ReadTime+0xd4>)
 8006e4e:	f003 fd63 	bl	800a918 <HAL_I2C_Master_Receive>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d001      	beq.n	8006e5c <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e041      	b.n	8006ee0 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8006e5c:	7c3b      	ldrb	r3, [r7, #16]
 8006e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	4618      	mov	r0, r3
 8006e66:	f7ff ff95 	bl	8006d94 <BCDToDecimal>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8006e72:	7c7b      	ldrb	r3, [r7, #17]
 8006e74:	4618      	mov	r0, r3
 8006e76:	f7ff ff8d 	bl	8006d94 <BCDToDecimal>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8006e82:	7cbb      	ldrb	r3, [r7, #18]
 8006e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f7ff ff82 	bl	8006d94 <BCDToDecimal>
 8006e90:	4603      	mov	r3, r0
 8006e92:	461a      	mov	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8006e98:	7cfb      	ldrb	r3, [r7, #19]
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7ff ff7a 	bl	8006d94 <BCDToDecimal>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8006ea8:	7d3b      	ldrb	r3, [r7, #20]
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7ff ff72 	bl	8006d94 <BCDToDecimal>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8006eb8:	7d7b      	ldrb	r3, [r7, #21]
 8006eba:	f003 031f 	and.w	r3, r3, #31
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7ff ff67 	bl	8006d94 <BCDToDecimal>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	461a      	mov	r2, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8006ece:	7dbb      	ldrb	r3, [r7, #22]
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f7ff ff5f 	bl	8006d94 <BCDToDecimal>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	461a      	mov	r2, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3718      	adds	r7, #24
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	20001114 	.word	0x20001114

08006eec <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b088      	sub	sp, #32
 8006ef0:	af04      	add	r7, sp, #16
 8006ef2:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7ff ff63 	bl	8006dc8 <DecimalToBCD>
 8006f02:	4603      	mov	r3, r0
 8006f04:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	785b      	ldrb	r3, [r3, #1]
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7ff ff5c 	bl	8006dc8 <DecimalToBCD>
 8006f10:	4603      	mov	r3, r0
 8006f12:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	789b      	ldrb	r3, [r3, #2]
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7ff ff55 	bl	8006dc8 <DecimalToBCD>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	78db      	ldrb	r3, [r3, #3]
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7ff ff4e 	bl	8006dc8 <DecimalToBCD>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	791b      	ldrb	r3, [r3, #4]
 8006f34:	4618      	mov	r0, r3
 8006f36:	f7ff ff47 	bl	8006dc8 <DecimalToBCD>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	795b      	ldrb	r3, [r3, #5]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7ff ff40 	bl	8006dc8 <DecimalToBCD>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	799b      	ldrb	r3, [r3, #6]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7ff ff39 	bl	8006dc8 <DecimalToBCD>
 8006f56:	4603      	mov	r3, r0
 8006f58:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8006f5a:	7bfb      	ldrb	r3, [r7, #15]
 8006f5c:	b29a      	uxth	r2, r3
 8006f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f62:	9302      	str	r3, [sp, #8]
 8006f64:	2307      	movs	r3, #7
 8006f66:	9301      	str	r3, [sp, #4]
 8006f68:	f107 0308 	add.w	r3, r7, #8
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	2301      	movs	r3, #1
 8006f70:	21d0      	movs	r1, #208	@ 0xd0
 8006f72:	4806      	ldr	r0, [pc, #24]	@ (8006f8c <DS3231_SetTime+0xa0>)
 8006f74:	f003 fdc6 	bl	800ab04 <HAL_I2C_Mem_Write>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e000      	b.n	8006f84 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3710      	adds	r7, #16
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	20001114 	.word	0x20001114

08006f90 <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 8006f96:	2201      	movs	r2, #1
 8006f98:	490a      	ldr	r1, [pc, #40]	@ (8006fc4 <SD_Mount+0x34>)
 8006f9a:	480b      	ldr	r0, [pc, #44]	@ (8006fc8 <SD_Mount+0x38>)
 8006f9c:	f00e fe4e 	bl	8015c3c <f_mount>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8006fa4:	79fb      	ldrb	r3, [r7, #7]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d004      	beq.n	8006fb4 <SD_Mount+0x24>
		isMounted = false;
 8006faa:	4b08      	ldr	r3, [pc, #32]	@ (8006fcc <SD_Mount+0x3c>)
 8006fac:	2200      	movs	r2, #0
 8006fae:	701a      	strb	r2, [r3, #0]
		return false;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	e003      	b.n	8006fbc <SD_Mount+0x2c>
	}

	isMounted = true;
 8006fb4:	4b05      	ldr	r3, [pc, #20]	@ (8006fcc <SD_Mount+0x3c>)
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	701a      	strb	r2, [r3, #0]
	return true;
 8006fba:	2301      	movs	r3, #1
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3708      	adds	r7, #8
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	0801a5c8 	.word	0x0801a5c8
 8006fc8:	2000246c 	.word	0x2000246c
 8006fcc:	200028d0 	.word	0x200028d0

08006fd0 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8006fd4:	f7ff ffdc 	bl	8006f90 <SD_Mount>
 8006fd8:	4603      	mov	r3, r0
    }
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	bd80      	pop	{r7, pc}
	...

08006fe0 <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b0cc      	sub	sp, #304	@ 0x130
 8006fe4:	af02      	add	r7, sp, #8
 8006fe6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8006fea:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006fee:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8006ff0:	4b4d      	ldr	r3, [pc, #308]	@ (8007128 <SD_Log+0x148>)
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	f083 0301 	eor.w	r3, r3, #1
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d001      	beq.n	8007002 <SD_Log+0x22>
 8006ffe:	2300      	movs	r3, #0
 8007000:	e08d      	b.n	800711e <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8007002:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8007006:	4618      	mov	r0, r3
 8007008:	f7ff ff04 	bl	8006e14 <DS3231_ReadTime>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d00c      	beq.n	800702c <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8007012:	4a46      	ldr	r2, [pc, #280]	@ (800712c <SD_Log+0x14c>)
 8007014:	2120      	movs	r1, #32
 8007016:	4846      	ldr	r0, [pc, #280]	@ (8007130 <SD_Log+0x150>)
 8007018:	f010 ff7a 	bl	8017f10 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 800701c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007020:	4a44      	ldr	r2, [pc, #272]	@ (8007134 <SD_Log+0x154>)
 8007022:	2110      	movs	r1, #16
 8007024:	4618      	mov	r0, r3
 8007026:	f010 ff73 	bl	8017f10 <sniprintf>
 800702a:	e01e      	b.n	800706a <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 800702c:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007030:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8007034:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8007038:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 800703c:	9101      	str	r1, [sp, #4]
 800703e:	9200      	str	r2, [sp, #0]
 8007040:	4a3d      	ldr	r2, [pc, #244]	@ (8007138 <SD_Log+0x158>)
 8007042:	2120      	movs	r1, #32
 8007044:	483a      	ldr	r0, [pc, #232]	@ (8007130 <SD_Log+0x150>)
 8007046:	f010 ff63 	bl	8017f10 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 800704a:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 800704e:	4619      	mov	r1, r3
 8007050:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8007054:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8007058:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 800705c:	9201      	str	r2, [sp, #4]
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	460b      	mov	r3, r1
 8007062:	4a36      	ldr	r2, [pc, #216]	@ (800713c <SD_Log+0x15c>)
 8007064:	2110      	movs	r1, #16
 8007066:	f010 ff53 	bl	8017f10 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 800706a:	2212      	movs	r2, #18
 800706c:	4930      	ldr	r1, [pc, #192]	@ (8007130 <SD_Log+0x150>)
 800706e:	4834      	ldr	r0, [pc, #208]	@ (8007140 <SD_Log+0x160>)
 8007070:	f00e fe2a 	bl	8015cc8 <f_open>
 8007074:	4603      	mov	r3, r0
 8007076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 800707a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800707e:	2b00      	cmp	r3, #0
 8007080:	d001      	beq.n	8007086 <SD_Log+0xa6>
 8007082:	2300      	movs	r3, #0
 8007084:	e04b      	b.n	800711e <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8007086:	4b2e      	ldr	r3, [pc, #184]	@ (8007140 <SD_Log+0x160>)
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	4619      	mov	r1, r3
 800708c:	482c      	ldr	r0, [pc, #176]	@ (8007140 <SD_Log+0x160>)
 800708e:	f00f f9f2 	bl	8016476 <f_lseek>
 8007092:	4603      	mov	r3, r0
 8007094:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8007098:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800709c:	2b00      	cmp	r3, #0
 800709e:	d004      	beq.n	80070aa <SD_Log+0xca>
		f_close(&logFile);
 80070a0:	4827      	ldr	r0, [pc, #156]	@ (8007140 <SD_Log+0x160>)
 80070a2:	f00f f9be 	bl	8016422 <f_close>
		return false;
 80070a6:	2300      	movs	r3, #0
 80070a8:	e039      	b.n	800711e <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 80070aa:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80070ae:	f107 0010 	add.w	r0, r7, #16
 80070b2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80070b6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	9300      	str	r3, [sp, #0]
 80070be:	4613      	mov	r3, r2
 80070c0:	4a20      	ldr	r2, [pc, #128]	@ (8007144 <SD_Log+0x164>)
 80070c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80070c6:	f010 ff23 	bl	8017f10 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 80070ca:	f107 0310 	add.w	r3, r7, #16
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7f9 f8f6 	bl	80002c0 <strlen>
 80070d4:	4602      	mov	r2, r0
 80070d6:	f107 030c 	add.w	r3, r7, #12
 80070da:	f107 0110 	add.w	r1, r7, #16
 80070de:	4818      	ldr	r0, [pc, #96]	@ (8007140 <SD_Log+0x160>)
 80070e0:	f00e ffac 	bl	801603c <f_write>
 80070e4:	4603      	mov	r3, r0
 80070e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 80070ea:	4815      	ldr	r0, [pc, #84]	@ (8007140 <SD_Log+0x160>)
 80070ec:	f00f f999 	bl	8016422 <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 80070f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d10e      	bne.n	8007116 <SD_Log+0x136>
 80070f8:	f107 0310 	add.w	r3, r7, #16
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7f9 f8df 	bl	80002c0 <strlen>
 8007102:	4602      	mov	r2, r0
 8007104:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007108:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	429a      	cmp	r2, r3
 8007110:	d101      	bne.n	8007116 <SD_Log+0x136>
 8007112:	2301      	movs	r3, #1
 8007114:	e000      	b.n	8007118 <SD_Log+0x138>
 8007116:	2300      	movs	r3, #0
 8007118:	f003 0301 	and.w	r3, r3, #1
 800711c:	b2db      	uxtb	r3, r3
}
 800711e:	4618      	mov	r0, r3
 8007120:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	200028d0 	.word	0x200028d0
 800712c:	0801a5cc 	.word	0x0801a5cc
 8007130:	200028d4 	.word	0x200028d4
 8007134:	0801a5e0 	.word	0x0801a5e0
 8007138:	0801a5ec 	.word	0x0801a5ec
 800713c:	0801a600 	.word	0x0801a600
 8007140:	200026a0 	.word	0x200026a0
 8007144:	0801a614 	.word	0x0801a614

08007148 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007148:	b580      	push	{r7, lr}
 800714a:	b082      	sub	sp, #8
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007150:	f000 fd66 	bl	8007c20 <HAL_GetTick>
 8007154:	4603      	mov	r3, r0
 8007156:	4a04      	ldr	r2, [pc, #16]	@ (8007168 <SPI_Timer_On+0x20>)
 8007158:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800715a:	4a04      	ldr	r2, [pc, #16]	@ (800716c <SPI_Timer_On+0x24>)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6013      	str	r3, [r2, #0]
}
 8007160:	bf00      	nop
 8007162:	3708      	adds	r7, #8
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}
 8007168:	200028f8 	.word	0x200028f8
 800716c:	200028fc 	.word	0x200028fc

08007170 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007170:	b580      	push	{r7, lr}
 8007172:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007174:	f000 fd54 	bl	8007c20 <HAL_GetTick>
 8007178:	4602      	mov	r2, r0
 800717a:	4b06      	ldr	r3, [pc, #24]	@ (8007194 <SPI_Timer_Status+0x24>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	1ad2      	subs	r2, r2, r3
 8007180:	4b05      	ldr	r3, [pc, #20]	@ (8007198 <SPI_Timer_Status+0x28>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	429a      	cmp	r2, r3
 8007186:	bf34      	ite	cc
 8007188:	2301      	movcc	r3, #1
 800718a:	2300      	movcs	r3, #0
 800718c:	b2db      	uxtb	r3, r3
}
 800718e:	4618      	mov	r0, r3
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	200028f8 	.word	0x200028f8
 8007198:	200028fc 	.word	0x200028fc

0800719c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b086      	sub	sp, #24
 80071a0:	af02      	add	r7, sp, #8
 80071a2:	4603      	mov	r3, r0
 80071a4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80071a6:	f107 020f 	add.w	r2, r7, #15
 80071aa:	1df9      	adds	r1, r7, #7
 80071ac:	2332      	movs	r3, #50	@ 0x32
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	2301      	movs	r3, #1
 80071b2:	4804      	ldr	r0, [pc, #16]	@ (80071c4 <xchg_spi+0x28>)
 80071b4:	f007 f83f 	bl	800e236 <HAL_SPI_TransmitReceive>
    return rxDat;
 80071b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3710      	adds	r7, #16
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	20001168 	.word	0x20001168

080071c8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80071c8:	b590      	push	{r4, r7, lr}
 80071ca:	b085      	sub	sp, #20
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80071d2:	2300      	movs	r3, #0
 80071d4:	60fb      	str	r3, [r7, #12]
 80071d6:	e00a      	b.n	80071ee <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	18d4      	adds	r4, r2, r3
 80071de:	20ff      	movs	r0, #255	@ 0xff
 80071e0:	f7ff ffdc 	bl	800719c <xchg_spi>
 80071e4:	4603      	mov	r3, r0
 80071e6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	3301      	adds	r3, #1
 80071ec:	60fb      	str	r3, [r7, #12]
 80071ee:	68fa      	ldr	r2, [r7, #12]
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d3f0      	bcc.n	80071d8 <rcvr_spi_multi+0x10>
	}
}
 80071f6:	bf00      	nop
 80071f8:	bf00      	nop
 80071fa:	3714      	adds	r7, #20
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd90      	pop	{r4, r7, pc}

08007200 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	b29a      	uxth	r2, r3
 800720e:	f04f 33ff 	mov.w	r3, #4294967295
 8007212:	6879      	ldr	r1, [r7, #4]
 8007214:	4803      	ldr	r0, [pc, #12]	@ (8007224 <xmit_spi_multi+0x24>)
 8007216:	f006 fe98 	bl	800df4a <HAL_SPI_Transmit>
}
 800721a:	bf00      	nop
 800721c:	3708      	adds	r7, #8
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	20001168 	.word	0x20001168

08007228 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b086      	sub	sp, #24
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007230:	f000 fcf6 	bl	8007c20 <HAL_GetTick>
 8007234:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800723a:	20ff      	movs	r0, #255	@ 0xff
 800723c:	f7ff ffae 	bl	800719c <xchg_spi>
 8007240:	4603      	mov	r3, r0
 8007242:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007244:	7bfb      	ldrb	r3, [r7, #15]
 8007246:	2bff      	cmp	r3, #255	@ 0xff
 8007248:	d007      	beq.n	800725a <wait_ready+0x32>
 800724a:	f000 fce9 	bl	8007c20 <HAL_GetTick>
 800724e:	4602      	mov	r2, r0
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	693a      	ldr	r2, [r7, #16]
 8007256:	429a      	cmp	r2, r3
 8007258:	d8ef      	bhi.n	800723a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800725a:	7bfb      	ldrb	r3, [r7, #15]
 800725c:	2bff      	cmp	r3, #255	@ 0xff
 800725e:	bf0c      	ite	eq
 8007260:	2301      	moveq	r3, #1
 8007262:	2300      	movne	r3, #0
 8007264:	b2db      	uxtb	r3, r3
}
 8007266:	4618      	mov	r0, r3
 8007268:	3718      	adds	r7, #24
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
	...

08007270 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007274:	2201      	movs	r2, #1
 8007276:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800727a:	4804      	ldr	r0, [pc, #16]	@ (800728c <despiselect+0x1c>)
 800727c:	f003 f980 	bl	800a580 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007280:	20ff      	movs	r0, #255	@ 0xff
 8007282:	f7ff ff8b 	bl	800719c <xchg_spi>

}
 8007286:	bf00      	nop
 8007288:	bd80      	pop	{r7, pc}
 800728a:	bf00      	nop
 800728c:	48000800 	.word	0x48000800

08007290 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007290:	b580      	push	{r7, lr}
 8007292:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007294:	2200      	movs	r2, #0
 8007296:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800729a:	480a      	ldr	r0, [pc, #40]	@ (80072c4 <spiselect+0x34>)
 800729c:	f003 f970 	bl	800a580 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80072a0:	20ff      	movs	r0, #255	@ 0xff
 80072a2:	f7ff ff7b 	bl	800719c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80072a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80072aa:	f7ff ffbd 	bl	8007228 <wait_ready>
 80072ae:	4603      	mov	r3, r0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d001      	beq.n	80072b8 <spiselect+0x28>
 80072b4:	2301      	movs	r3, #1
 80072b6:	e002      	b.n	80072be <spiselect+0x2e>

	despiselect();
 80072b8:	f7ff ffda 	bl	8007270 <despiselect>
	return 0;	/* Timeout */
 80072bc:	2300      	movs	r3, #0
}
 80072be:	4618      	mov	r0, r3
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	bf00      	nop
 80072c4:	48000800 	.word	0x48000800

080072c8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80072d2:	20c8      	movs	r0, #200	@ 0xc8
 80072d4:	f7ff ff38 	bl	8007148 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80072d8:	20ff      	movs	r0, #255	@ 0xff
 80072da:	f7ff ff5f 	bl	800719c <xchg_spi>
 80072de:	4603      	mov	r3, r0
 80072e0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80072e2:	7bfb      	ldrb	r3, [r7, #15]
 80072e4:	2bff      	cmp	r3, #255	@ 0xff
 80072e6:	d104      	bne.n	80072f2 <rcvr_datablock+0x2a>
 80072e8:	f7ff ff42 	bl	8007170 <SPI_Timer_Status>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d1f2      	bne.n	80072d8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80072f2:	7bfb      	ldrb	r3, [r7, #15]
 80072f4:	2bfe      	cmp	r3, #254	@ 0xfe
 80072f6:	d001      	beq.n	80072fc <rcvr_datablock+0x34>
 80072f8:	2300      	movs	r3, #0
 80072fa:	e00a      	b.n	8007312 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80072fc:	6839      	ldr	r1, [r7, #0]
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f7ff ff62 	bl	80071c8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8007304:	20ff      	movs	r0, #255	@ 0xff
 8007306:	f7ff ff49 	bl	800719c <xchg_spi>
 800730a:	20ff      	movs	r0, #255	@ 0xff
 800730c:	f7ff ff46 	bl	800719c <xchg_spi>

	return 1;						/* Function succeeded */
 8007310:	2301      	movs	r3, #1
}
 8007312:	4618      	mov	r0, r3
 8007314:	3710      	adds	r7, #16
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b084      	sub	sp, #16
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
 8007322:	460b      	mov	r3, r1
 8007324:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8007326:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800732a:	f7ff ff7d 	bl	8007228 <wait_ready>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d101      	bne.n	8007338 <xmit_datablock+0x1e>
 8007334:	2300      	movs	r3, #0
 8007336:	e01e      	b.n	8007376 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007338:	78fb      	ldrb	r3, [r7, #3]
 800733a:	4618      	mov	r0, r3
 800733c:	f7ff ff2e 	bl	800719c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007340:	78fb      	ldrb	r3, [r7, #3]
 8007342:	2bfd      	cmp	r3, #253	@ 0xfd
 8007344:	d016      	beq.n	8007374 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007346:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f7ff ff58 	bl	8007200 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007350:	20ff      	movs	r0, #255	@ 0xff
 8007352:	f7ff ff23 	bl	800719c <xchg_spi>
 8007356:	20ff      	movs	r0, #255	@ 0xff
 8007358:	f7ff ff20 	bl	800719c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800735c:	20ff      	movs	r0, #255	@ 0xff
 800735e:	f7ff ff1d 	bl	800719c <xchg_spi>
 8007362:	4603      	mov	r3, r0
 8007364:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007366:	7bfb      	ldrb	r3, [r7, #15]
 8007368:	f003 031f 	and.w	r3, r3, #31
 800736c:	2b05      	cmp	r3, #5
 800736e:	d001      	beq.n	8007374 <xmit_datablock+0x5a>
 8007370:	2300      	movs	r3, #0
 8007372:	e000      	b.n	8007376 <xmit_datablock+0x5c>
	}
	return 1;
 8007374:	2301      	movs	r3, #1
}
 8007376:	4618      	mov	r0, r3
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b084      	sub	sp, #16
 8007382:	af00      	add	r7, sp, #0
 8007384:	4603      	mov	r3, r0
 8007386:	6039      	str	r1, [r7, #0]
 8007388:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800738a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800738e:	2b00      	cmp	r3, #0
 8007390:	da0e      	bge.n	80073b0 <send_cmd+0x32>
		cmd &= 0x7F;
 8007392:	79fb      	ldrb	r3, [r7, #7]
 8007394:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007398:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800739a:	2100      	movs	r1, #0
 800739c:	2037      	movs	r0, #55	@ 0x37
 800739e:	f7ff ffee 	bl	800737e <send_cmd>
 80073a2:	4603      	mov	r3, r0
 80073a4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80073a6:	7bbb      	ldrb	r3, [r7, #14]
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d901      	bls.n	80073b0 <send_cmd+0x32>
 80073ac:	7bbb      	ldrb	r3, [r7, #14]
 80073ae:	e051      	b.n	8007454 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80073b0:	79fb      	ldrb	r3, [r7, #7]
 80073b2:	2b0c      	cmp	r3, #12
 80073b4:	d008      	beq.n	80073c8 <send_cmd+0x4a>
		despiselect();
 80073b6:	f7ff ff5b 	bl	8007270 <despiselect>
		if (!spiselect()) return 0xFF;
 80073ba:	f7ff ff69 	bl	8007290 <spiselect>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d101      	bne.n	80073c8 <send_cmd+0x4a>
 80073c4:	23ff      	movs	r3, #255	@ 0xff
 80073c6:	e045      	b.n	8007454 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80073c8:	79fb      	ldrb	r3, [r7, #7]
 80073ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7ff fee3 	bl	800719c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	0e1b      	lsrs	r3, r3, #24
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	4618      	mov	r0, r3
 80073de:	f7ff fedd 	bl	800719c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	0c1b      	lsrs	r3, r3, #16
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7ff fed7 	bl	800719c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	0a1b      	lsrs	r3, r3, #8
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	4618      	mov	r0, r3
 80073f6:	f7ff fed1 	bl	800719c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	4618      	mov	r0, r3
 8007400:	f7ff fecc 	bl	800719c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8007404:	2301      	movs	r3, #1
 8007406:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8007408:	79fb      	ldrb	r3, [r7, #7]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d101      	bne.n	8007412 <send_cmd+0x94>
 800740e:	2395      	movs	r3, #149	@ 0x95
 8007410:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8007412:	79fb      	ldrb	r3, [r7, #7]
 8007414:	2b08      	cmp	r3, #8
 8007416:	d101      	bne.n	800741c <send_cmd+0x9e>
 8007418:	2387      	movs	r3, #135	@ 0x87
 800741a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800741c:	7bfb      	ldrb	r3, [r7, #15]
 800741e:	4618      	mov	r0, r3
 8007420:	f7ff febc 	bl	800719c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007424:	79fb      	ldrb	r3, [r7, #7]
 8007426:	2b0c      	cmp	r3, #12
 8007428:	d102      	bne.n	8007430 <send_cmd+0xb2>
 800742a:	20ff      	movs	r0, #255	@ 0xff
 800742c:	f7ff feb6 	bl	800719c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007430:	230a      	movs	r3, #10
 8007432:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007434:	20ff      	movs	r0, #255	@ 0xff
 8007436:	f7ff feb1 	bl	800719c <xchg_spi>
 800743a:	4603      	mov	r3, r0
 800743c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800743e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007442:	2b00      	cmp	r3, #0
 8007444:	da05      	bge.n	8007452 <send_cmd+0xd4>
 8007446:	7bfb      	ldrb	r3, [r7, #15]
 8007448:	3b01      	subs	r3, #1
 800744a:	73fb      	strb	r3, [r7, #15]
 800744c:	7bfb      	ldrb	r3, [r7, #15]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1f0      	bne.n	8007434 <send_cmd+0xb6>

	return res;							/* Return received response */
 8007452:	7bbb      	ldrb	r3, [r7, #14]
}
 8007454:	4618      	mov	r0, r3
 8007456:	3710      	adds	r7, #16
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800745c:	b590      	push	{r4, r7, lr}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	4603      	mov	r3, r0
 8007464:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007466:	79fb      	ldrb	r3, [r7, #7]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d001      	beq.n	8007470 <USER_SPI_initialize+0x14>
 800746c:	2301      	movs	r3, #1
 800746e:	e0d6      	b.n	800761e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007470:	4b6d      	ldr	r3, [pc, #436]	@ (8007628 <USER_SPI_initialize+0x1cc>)
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	b2db      	uxtb	r3, r3
 8007476:	f003 0302 	and.w	r3, r3, #2
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <USER_SPI_initialize+0x2a>
 800747e:	4b6a      	ldr	r3, [pc, #424]	@ (8007628 <USER_SPI_initialize+0x1cc>)
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	b2db      	uxtb	r3, r3
 8007484:	e0cb      	b.n	800761e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007486:	4b69      	ldr	r3, [pc, #420]	@ (800762c <USER_SPI_initialize+0x1d0>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007490:	4b66      	ldr	r3, [pc, #408]	@ (800762c <USER_SPI_initialize+0x1d0>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8007498:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800749a:	230a      	movs	r3, #10
 800749c:	73fb      	strb	r3, [r7, #15]
 800749e:	e005      	b.n	80074ac <USER_SPI_initialize+0x50>
 80074a0:	20ff      	movs	r0, #255	@ 0xff
 80074a2:	f7ff fe7b 	bl	800719c <xchg_spi>
 80074a6:	7bfb      	ldrb	r3, [r7, #15]
 80074a8:	3b01      	subs	r3, #1
 80074aa:	73fb      	strb	r3, [r7, #15]
 80074ac:	7bfb      	ldrb	r3, [r7, #15]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1f6      	bne.n	80074a0 <USER_SPI_initialize+0x44>

	ty = 0;
 80074b2:	2300      	movs	r3, #0
 80074b4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80074b6:	2100      	movs	r1, #0
 80074b8:	2000      	movs	r0, #0
 80074ba:	f7ff ff60 	bl	800737e <send_cmd>
 80074be:	4603      	mov	r3, r0
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	f040 808b 	bne.w	80075dc <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80074c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80074ca:	f7ff fe3d 	bl	8007148 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80074ce:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80074d2:	2008      	movs	r0, #8
 80074d4:	f7ff ff53 	bl	800737e <send_cmd>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d151      	bne.n	8007582 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80074de:	2300      	movs	r3, #0
 80074e0:	73fb      	strb	r3, [r7, #15]
 80074e2:	e00d      	b.n	8007500 <USER_SPI_initialize+0xa4>
 80074e4:	7bfc      	ldrb	r4, [r7, #15]
 80074e6:	20ff      	movs	r0, #255	@ 0xff
 80074e8:	f7ff fe58 	bl	800719c <xchg_spi>
 80074ec:	4603      	mov	r3, r0
 80074ee:	461a      	mov	r2, r3
 80074f0:	f104 0310 	add.w	r3, r4, #16
 80074f4:	443b      	add	r3, r7
 80074f6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80074fa:	7bfb      	ldrb	r3, [r7, #15]
 80074fc:	3301      	adds	r3, #1
 80074fe:	73fb      	strb	r3, [r7, #15]
 8007500:	7bfb      	ldrb	r3, [r7, #15]
 8007502:	2b03      	cmp	r3, #3
 8007504:	d9ee      	bls.n	80074e4 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8007506:	7abb      	ldrb	r3, [r7, #10]
 8007508:	2b01      	cmp	r3, #1
 800750a:	d167      	bne.n	80075dc <USER_SPI_initialize+0x180>
 800750c:	7afb      	ldrb	r3, [r7, #11]
 800750e:	2baa      	cmp	r3, #170	@ 0xaa
 8007510:	d164      	bne.n	80075dc <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007512:	bf00      	nop
 8007514:	f7ff fe2c 	bl	8007170 <SPI_Timer_Status>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d007      	beq.n	800752e <USER_SPI_initialize+0xd2>
 800751e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007522:	20a9      	movs	r0, #169	@ 0xa9
 8007524:	f7ff ff2b 	bl	800737e <send_cmd>
 8007528:	4603      	mov	r3, r0
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1f2      	bne.n	8007514 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800752e:	f7ff fe1f 	bl	8007170 <SPI_Timer_Status>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d051      	beq.n	80075dc <USER_SPI_initialize+0x180>
 8007538:	2100      	movs	r1, #0
 800753a:	203a      	movs	r0, #58	@ 0x3a
 800753c:	f7ff ff1f 	bl	800737e <send_cmd>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d14a      	bne.n	80075dc <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007546:	2300      	movs	r3, #0
 8007548:	73fb      	strb	r3, [r7, #15]
 800754a:	e00d      	b.n	8007568 <USER_SPI_initialize+0x10c>
 800754c:	7bfc      	ldrb	r4, [r7, #15]
 800754e:	20ff      	movs	r0, #255	@ 0xff
 8007550:	f7ff fe24 	bl	800719c <xchg_spi>
 8007554:	4603      	mov	r3, r0
 8007556:	461a      	mov	r2, r3
 8007558:	f104 0310 	add.w	r3, r4, #16
 800755c:	443b      	add	r3, r7
 800755e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007562:	7bfb      	ldrb	r3, [r7, #15]
 8007564:	3301      	adds	r3, #1
 8007566:	73fb      	strb	r3, [r7, #15]
 8007568:	7bfb      	ldrb	r3, [r7, #15]
 800756a:	2b03      	cmp	r3, #3
 800756c:	d9ee      	bls.n	800754c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800756e:	7a3b      	ldrb	r3, [r7, #8]
 8007570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007574:	2b00      	cmp	r3, #0
 8007576:	d001      	beq.n	800757c <USER_SPI_initialize+0x120>
 8007578:	230c      	movs	r3, #12
 800757a:	e000      	b.n	800757e <USER_SPI_initialize+0x122>
 800757c:	2304      	movs	r3, #4
 800757e:	737b      	strb	r3, [r7, #13]
 8007580:	e02c      	b.n	80075dc <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007582:	2100      	movs	r1, #0
 8007584:	20a9      	movs	r0, #169	@ 0xa9
 8007586:	f7ff fefa 	bl	800737e <send_cmd>
 800758a:	4603      	mov	r3, r0
 800758c:	2b01      	cmp	r3, #1
 800758e:	d804      	bhi.n	800759a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007590:	2302      	movs	r3, #2
 8007592:	737b      	strb	r3, [r7, #13]
 8007594:	23a9      	movs	r3, #169	@ 0xa9
 8007596:	73bb      	strb	r3, [r7, #14]
 8007598:	e003      	b.n	80075a2 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800759a:	2301      	movs	r3, #1
 800759c:	737b      	strb	r3, [r7, #13]
 800759e:	2301      	movs	r3, #1
 80075a0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80075a2:	bf00      	nop
 80075a4:	f7ff fde4 	bl	8007170 <SPI_Timer_Status>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d007      	beq.n	80075be <USER_SPI_initialize+0x162>
 80075ae:	7bbb      	ldrb	r3, [r7, #14]
 80075b0:	2100      	movs	r1, #0
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7ff fee3 	bl	800737e <send_cmd>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d1f2      	bne.n	80075a4 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80075be:	f7ff fdd7 	bl	8007170 <SPI_Timer_Status>
 80075c2:	4603      	mov	r3, r0
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d007      	beq.n	80075d8 <USER_SPI_initialize+0x17c>
 80075c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80075cc:	2010      	movs	r0, #16
 80075ce:	f7ff fed6 	bl	800737e <send_cmd>
 80075d2:	4603      	mov	r3, r0
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d001      	beq.n	80075dc <USER_SPI_initialize+0x180>
				ty = 0;
 80075d8:	2300      	movs	r3, #0
 80075da:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80075dc:	4a14      	ldr	r2, [pc, #80]	@ (8007630 <USER_SPI_initialize+0x1d4>)
 80075de:	7b7b      	ldrb	r3, [r7, #13]
 80075e0:	7013      	strb	r3, [r2, #0]
	despiselect();
 80075e2:	f7ff fe45 	bl	8007270 <despiselect>

	if (ty) {			/* OK */
 80075e6:	7b7b      	ldrb	r3, [r7, #13]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d012      	beq.n	8007612 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80075ec:	4b0f      	ldr	r3, [pc, #60]	@ (800762c <USER_SPI_initialize+0x1d0>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80075f6:	4b0d      	ldr	r3, [pc, #52]	@ (800762c <USER_SPI_initialize+0x1d0>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f042 0208 	orr.w	r2, r2, #8
 80075fe:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007600:	4b09      	ldr	r3, [pc, #36]	@ (8007628 <USER_SPI_initialize+0x1cc>)
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	b2db      	uxtb	r3, r3
 8007606:	f023 0301 	bic.w	r3, r3, #1
 800760a:	b2da      	uxtb	r2, r3
 800760c:	4b06      	ldr	r3, [pc, #24]	@ (8007628 <USER_SPI_initialize+0x1cc>)
 800760e:	701a      	strb	r2, [r3, #0]
 8007610:	e002      	b.n	8007618 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007612:	4b05      	ldr	r3, [pc, #20]	@ (8007628 <USER_SPI_initialize+0x1cc>)
 8007614:	2201      	movs	r2, #1
 8007616:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007618:	4b03      	ldr	r3, [pc, #12]	@ (8007628 <USER_SPI_initialize+0x1cc>)
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	b2db      	uxtb	r3, r3
}
 800761e:	4618      	mov	r0, r3
 8007620:	3714      	adds	r7, #20
 8007622:	46bd      	mov	sp, r7
 8007624:	bd90      	pop	{r4, r7, pc}
 8007626:	bf00      	nop
 8007628:	20000008 	.word	0x20000008
 800762c:	20001168 	.word	0x20001168
 8007630:	200028f4 	.word	0x200028f4

08007634 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007634:	b480      	push	{r7}
 8007636:	b083      	sub	sp, #12
 8007638:	af00      	add	r7, sp, #0
 800763a:	4603      	mov	r3, r0
 800763c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800763e:	79fb      	ldrb	r3, [r7, #7]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d001      	beq.n	8007648 <USER_SPI_status+0x14>
 8007644:	2301      	movs	r3, #1
 8007646:	e002      	b.n	800764e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007648:	4b04      	ldr	r3, [pc, #16]	@ (800765c <USER_SPI_status+0x28>)
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	b2db      	uxtb	r3, r3
}
 800764e:	4618      	mov	r0, r3
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	20000008 	.word	0x20000008

08007660 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b084      	sub	sp, #16
 8007664:	af00      	add	r7, sp, #0
 8007666:	60b9      	str	r1, [r7, #8]
 8007668:	607a      	str	r2, [r7, #4]
 800766a:	603b      	str	r3, [r7, #0]
 800766c:	4603      	mov	r3, r0
 800766e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007670:	7bfb      	ldrb	r3, [r7, #15]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d102      	bne.n	800767c <USER_SPI_read+0x1c>
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d101      	bne.n	8007680 <USER_SPI_read+0x20>
 800767c:	2304      	movs	r3, #4
 800767e:	e04d      	b.n	800771c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007680:	4b28      	ldr	r3, [pc, #160]	@ (8007724 <USER_SPI_read+0xc4>)
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	b2db      	uxtb	r3, r3
 8007686:	f003 0301 	and.w	r3, r3, #1
 800768a:	2b00      	cmp	r3, #0
 800768c:	d001      	beq.n	8007692 <USER_SPI_read+0x32>
 800768e:	2303      	movs	r3, #3
 8007690:	e044      	b.n	800771c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007692:	4b25      	ldr	r3, [pc, #148]	@ (8007728 <USER_SPI_read+0xc8>)
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	f003 0308 	and.w	r3, r3, #8
 800769a:	2b00      	cmp	r3, #0
 800769c:	d102      	bne.n	80076a4 <USER_SPI_read+0x44>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	025b      	lsls	r3, r3, #9
 80076a2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d111      	bne.n	80076ce <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80076aa:	6879      	ldr	r1, [r7, #4]
 80076ac:	2011      	movs	r0, #17
 80076ae:	f7ff fe66 	bl	800737e <send_cmd>
 80076b2:	4603      	mov	r3, r0
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d129      	bne.n	800770c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80076b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80076bc:	68b8      	ldr	r0, [r7, #8]
 80076be:	f7ff fe03 	bl	80072c8 <rcvr_datablock>
 80076c2:	4603      	mov	r3, r0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d021      	beq.n	800770c <USER_SPI_read+0xac>
			count = 0;
 80076c8:	2300      	movs	r3, #0
 80076ca:	603b      	str	r3, [r7, #0]
 80076cc:	e01e      	b.n	800770c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80076ce:	6879      	ldr	r1, [r7, #4]
 80076d0:	2012      	movs	r0, #18
 80076d2:	f7ff fe54 	bl	800737e <send_cmd>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d117      	bne.n	800770c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80076dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80076e0:	68b8      	ldr	r0, [r7, #8]
 80076e2:	f7ff fdf1 	bl	80072c8 <rcvr_datablock>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d00a      	beq.n	8007702 <USER_SPI_read+0xa2>
				buff += 512;
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80076f2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	3b01      	subs	r3, #1
 80076f8:	603b      	str	r3, [r7, #0]
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d1ed      	bne.n	80076dc <USER_SPI_read+0x7c>
 8007700:	e000      	b.n	8007704 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007702:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007704:	2100      	movs	r1, #0
 8007706:	200c      	movs	r0, #12
 8007708:	f7ff fe39 	bl	800737e <send_cmd>
		}
	}
	despiselect();
 800770c:	f7ff fdb0 	bl	8007270 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	2b00      	cmp	r3, #0
 8007714:	bf14      	ite	ne
 8007716:	2301      	movne	r3, #1
 8007718:	2300      	moveq	r3, #0
 800771a:	b2db      	uxtb	r3, r3
}
 800771c:	4618      	mov	r0, r3
 800771e:	3710      	adds	r7, #16
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}
 8007724:	20000008 	.word	0x20000008
 8007728:	200028f4 	.word	0x200028f4

0800772c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	60b9      	str	r1, [r7, #8]
 8007734:	607a      	str	r2, [r7, #4]
 8007736:	603b      	str	r3, [r7, #0]
 8007738:	4603      	mov	r3, r0
 800773a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800773c:	7bfb      	ldrb	r3, [r7, #15]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d102      	bne.n	8007748 <USER_SPI_write+0x1c>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d101      	bne.n	800774c <USER_SPI_write+0x20>
 8007748:	2304      	movs	r3, #4
 800774a:	e063      	b.n	8007814 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800774c:	4b33      	ldr	r3, [pc, #204]	@ (800781c <USER_SPI_write+0xf0>)
 800774e:	781b      	ldrb	r3, [r3, #0]
 8007750:	b2db      	uxtb	r3, r3
 8007752:	f003 0301 	and.w	r3, r3, #1
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <USER_SPI_write+0x32>
 800775a:	2303      	movs	r3, #3
 800775c:	e05a      	b.n	8007814 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800775e:	4b2f      	ldr	r3, [pc, #188]	@ (800781c <USER_SPI_write+0xf0>)
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	b2db      	uxtb	r3, r3
 8007764:	f003 0304 	and.w	r3, r3, #4
 8007768:	2b00      	cmp	r3, #0
 800776a:	d001      	beq.n	8007770 <USER_SPI_write+0x44>
 800776c:	2302      	movs	r3, #2
 800776e:	e051      	b.n	8007814 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007770:	4b2b      	ldr	r3, [pc, #172]	@ (8007820 <USER_SPI_write+0xf4>)
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	f003 0308 	and.w	r3, r3, #8
 8007778:	2b00      	cmp	r3, #0
 800777a:	d102      	bne.n	8007782 <USER_SPI_write+0x56>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	025b      	lsls	r3, r3, #9
 8007780:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	2b01      	cmp	r3, #1
 8007786:	d110      	bne.n	80077aa <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007788:	6879      	ldr	r1, [r7, #4]
 800778a:	2018      	movs	r0, #24
 800778c:	f7ff fdf7 	bl	800737e <send_cmd>
 8007790:	4603      	mov	r3, r0
 8007792:	2b00      	cmp	r3, #0
 8007794:	d136      	bne.n	8007804 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007796:	21fe      	movs	r1, #254	@ 0xfe
 8007798:	68b8      	ldr	r0, [r7, #8]
 800779a:	f7ff fdbe 	bl	800731a <xmit_datablock>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d02f      	beq.n	8007804 <USER_SPI_write+0xd8>
			count = 0;
 80077a4:	2300      	movs	r3, #0
 80077a6:	603b      	str	r3, [r7, #0]
 80077a8:	e02c      	b.n	8007804 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80077aa:	4b1d      	ldr	r3, [pc, #116]	@ (8007820 <USER_SPI_write+0xf4>)
 80077ac:	781b      	ldrb	r3, [r3, #0]
 80077ae:	f003 0306 	and.w	r3, r3, #6
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d003      	beq.n	80077be <USER_SPI_write+0x92>
 80077b6:	6839      	ldr	r1, [r7, #0]
 80077b8:	2097      	movs	r0, #151	@ 0x97
 80077ba:	f7ff fde0 	bl	800737e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80077be:	6879      	ldr	r1, [r7, #4]
 80077c0:	2019      	movs	r0, #25
 80077c2:	f7ff fddc 	bl	800737e <send_cmd>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d11b      	bne.n	8007804 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80077cc:	21fc      	movs	r1, #252	@ 0xfc
 80077ce:	68b8      	ldr	r0, [r7, #8]
 80077d0:	f7ff fda3 	bl	800731a <xmit_datablock>
 80077d4:	4603      	mov	r3, r0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00a      	beq.n	80077f0 <USER_SPI_write+0xc4>
				buff += 512;
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80077e0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	3b01      	subs	r3, #1
 80077e6:	603b      	str	r3, [r7, #0]
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d1ee      	bne.n	80077cc <USER_SPI_write+0xa0>
 80077ee:	e000      	b.n	80077f2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80077f0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80077f2:	21fd      	movs	r1, #253	@ 0xfd
 80077f4:	2000      	movs	r0, #0
 80077f6:	f7ff fd90 	bl	800731a <xmit_datablock>
 80077fa:	4603      	mov	r3, r0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d101      	bne.n	8007804 <USER_SPI_write+0xd8>
 8007800:	2301      	movs	r3, #1
 8007802:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007804:	f7ff fd34 	bl	8007270 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	2b00      	cmp	r3, #0
 800780c:	bf14      	ite	ne
 800780e:	2301      	movne	r3, #1
 8007810:	2300      	moveq	r3, #0
 8007812:	b2db      	uxtb	r3, r3
}
 8007814:	4618      	mov	r0, r3
 8007816:	3710      	adds	r7, #16
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}
 800781c:	20000008 	.word	0x20000008
 8007820:	200028f4 	.word	0x200028f4

08007824 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b08c      	sub	sp, #48	@ 0x30
 8007828:	af00      	add	r7, sp, #0
 800782a:	4603      	mov	r3, r0
 800782c:	603a      	str	r2, [r7, #0]
 800782e:	71fb      	strb	r3, [r7, #7]
 8007830:	460b      	mov	r3, r1
 8007832:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007834:	79fb      	ldrb	r3, [r7, #7]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d001      	beq.n	800783e <USER_SPI_ioctl+0x1a>
 800783a:	2304      	movs	r3, #4
 800783c:	e15a      	b.n	8007af4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800783e:	4baf      	ldr	r3, [pc, #700]	@ (8007afc <USER_SPI_ioctl+0x2d8>)
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	b2db      	uxtb	r3, r3
 8007844:	f003 0301 	and.w	r3, r3, #1
 8007848:	2b00      	cmp	r3, #0
 800784a:	d001      	beq.n	8007850 <USER_SPI_ioctl+0x2c>
 800784c:	2303      	movs	r3, #3
 800784e:	e151      	b.n	8007af4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007856:	79bb      	ldrb	r3, [r7, #6]
 8007858:	2b04      	cmp	r3, #4
 800785a:	f200 8136 	bhi.w	8007aca <USER_SPI_ioctl+0x2a6>
 800785e:	a201      	add	r2, pc, #4	@ (adr r2, 8007864 <USER_SPI_ioctl+0x40>)
 8007860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007864:	08007879 	.word	0x08007879
 8007868:	0800788d 	.word	0x0800788d
 800786c:	08007acb 	.word	0x08007acb
 8007870:	08007939 	.word	0x08007939
 8007874:	08007a2f 	.word	0x08007a2f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007878:	f7ff fd0a 	bl	8007290 <spiselect>
 800787c:	4603      	mov	r3, r0
 800787e:	2b00      	cmp	r3, #0
 8007880:	f000 8127 	beq.w	8007ad2 <USER_SPI_ioctl+0x2ae>
 8007884:	2300      	movs	r3, #0
 8007886:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800788a:	e122      	b.n	8007ad2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800788c:	2100      	movs	r1, #0
 800788e:	2009      	movs	r0, #9
 8007890:	f7ff fd75 	bl	800737e <send_cmd>
 8007894:	4603      	mov	r3, r0
 8007896:	2b00      	cmp	r3, #0
 8007898:	f040 811d 	bne.w	8007ad6 <USER_SPI_ioctl+0x2b2>
 800789c:	f107 030c 	add.w	r3, r7, #12
 80078a0:	2110      	movs	r1, #16
 80078a2:	4618      	mov	r0, r3
 80078a4:	f7ff fd10 	bl	80072c8 <rcvr_datablock>
 80078a8:	4603      	mov	r3, r0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	f000 8113 	beq.w	8007ad6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80078b0:	7b3b      	ldrb	r3, [r7, #12]
 80078b2:	099b      	lsrs	r3, r3, #6
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d111      	bne.n	80078de <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80078ba:	7d7b      	ldrb	r3, [r7, #21]
 80078bc:	461a      	mov	r2, r3
 80078be:	7d3b      	ldrb	r3, [r7, #20]
 80078c0:	021b      	lsls	r3, r3, #8
 80078c2:	4413      	add	r3, r2
 80078c4:	461a      	mov	r2, r3
 80078c6:	7cfb      	ldrb	r3, [r7, #19]
 80078c8:	041b      	lsls	r3, r3, #16
 80078ca:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80078ce:	4413      	add	r3, r2
 80078d0:	3301      	adds	r3, #1
 80078d2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	029a      	lsls	r2, r3, #10
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	601a      	str	r2, [r3, #0]
 80078dc:	e028      	b.n	8007930 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80078de:	7c7b      	ldrb	r3, [r7, #17]
 80078e0:	f003 030f 	and.w	r3, r3, #15
 80078e4:	b2da      	uxtb	r2, r3
 80078e6:	7dbb      	ldrb	r3, [r7, #22]
 80078e8:	09db      	lsrs	r3, r3, #7
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	4413      	add	r3, r2
 80078ee:	b2da      	uxtb	r2, r3
 80078f0:	7d7b      	ldrb	r3, [r7, #21]
 80078f2:	005b      	lsls	r3, r3, #1
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	f003 0306 	and.w	r3, r3, #6
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	4413      	add	r3, r2
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	3302      	adds	r3, #2
 8007902:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007906:	7d3b      	ldrb	r3, [r7, #20]
 8007908:	099b      	lsrs	r3, r3, #6
 800790a:	b2db      	uxtb	r3, r3
 800790c:	461a      	mov	r2, r3
 800790e:	7cfb      	ldrb	r3, [r7, #19]
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	441a      	add	r2, r3
 8007914:	7cbb      	ldrb	r3, [r7, #18]
 8007916:	029b      	lsls	r3, r3, #10
 8007918:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800791c:	4413      	add	r3, r2
 800791e:	3301      	adds	r3, #1
 8007920:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007922:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007926:	3b09      	subs	r3, #9
 8007928:	69fa      	ldr	r2, [r7, #28]
 800792a:	409a      	lsls	r2, r3
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007930:	2300      	movs	r3, #0
 8007932:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007936:	e0ce      	b.n	8007ad6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007938:	4b71      	ldr	r3, [pc, #452]	@ (8007b00 <USER_SPI_ioctl+0x2dc>)
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	f003 0304 	and.w	r3, r3, #4
 8007940:	2b00      	cmp	r3, #0
 8007942:	d031      	beq.n	80079a8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007944:	2100      	movs	r1, #0
 8007946:	208d      	movs	r0, #141	@ 0x8d
 8007948:	f7ff fd19 	bl	800737e <send_cmd>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	f040 80c3 	bne.w	8007ada <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007954:	20ff      	movs	r0, #255	@ 0xff
 8007956:	f7ff fc21 	bl	800719c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800795a:	f107 030c 	add.w	r3, r7, #12
 800795e:	2110      	movs	r1, #16
 8007960:	4618      	mov	r0, r3
 8007962:	f7ff fcb1 	bl	80072c8 <rcvr_datablock>
 8007966:	4603      	mov	r3, r0
 8007968:	2b00      	cmp	r3, #0
 800796a:	f000 80b6 	beq.w	8007ada <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800796e:	2330      	movs	r3, #48	@ 0x30
 8007970:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007974:	e007      	b.n	8007986 <USER_SPI_ioctl+0x162>
 8007976:	20ff      	movs	r0, #255	@ 0xff
 8007978:	f7ff fc10 	bl	800719c <xchg_spi>
 800797c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007980:	3b01      	subs	r3, #1
 8007982:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007986:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1f3      	bne.n	8007976 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800798e:	7dbb      	ldrb	r3, [r7, #22]
 8007990:	091b      	lsrs	r3, r3, #4
 8007992:	b2db      	uxtb	r3, r3
 8007994:	461a      	mov	r2, r3
 8007996:	2310      	movs	r3, #16
 8007998:	fa03 f202 	lsl.w	r2, r3, r2
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80079a0:	2300      	movs	r3, #0
 80079a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80079a6:	e098      	b.n	8007ada <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80079a8:	2100      	movs	r1, #0
 80079aa:	2009      	movs	r0, #9
 80079ac:	f7ff fce7 	bl	800737e <send_cmd>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f040 8091 	bne.w	8007ada <USER_SPI_ioctl+0x2b6>
 80079b8:	f107 030c 	add.w	r3, r7, #12
 80079bc:	2110      	movs	r1, #16
 80079be:	4618      	mov	r0, r3
 80079c0:	f7ff fc82 	bl	80072c8 <rcvr_datablock>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f000 8087 	beq.w	8007ada <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80079cc:	4b4c      	ldr	r3, [pc, #304]	@ (8007b00 <USER_SPI_ioctl+0x2dc>)
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	f003 0302 	and.w	r3, r3, #2
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d012      	beq.n	80079fe <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80079d8:	7dbb      	ldrb	r3, [r7, #22]
 80079da:	005b      	lsls	r3, r3, #1
 80079dc:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80079e0:	7dfa      	ldrb	r2, [r7, #23]
 80079e2:	09d2      	lsrs	r2, r2, #7
 80079e4:	b2d2      	uxtb	r2, r2
 80079e6:	4413      	add	r3, r2
 80079e8:	1c5a      	adds	r2, r3, #1
 80079ea:	7e7b      	ldrb	r3, [r7, #25]
 80079ec:	099b      	lsrs	r3, r3, #6
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	3b01      	subs	r3, #1
 80079f2:	fa02 f303 	lsl.w	r3, r2, r3
 80079f6:	461a      	mov	r2, r3
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	601a      	str	r2, [r3, #0]
 80079fc:	e013      	b.n	8007a26 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80079fe:	7dbb      	ldrb	r3, [r7, #22]
 8007a00:	109b      	asrs	r3, r3, #2
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	f003 031f 	and.w	r3, r3, #31
 8007a08:	3301      	adds	r3, #1
 8007a0a:	7dfa      	ldrb	r2, [r7, #23]
 8007a0c:	00d2      	lsls	r2, r2, #3
 8007a0e:	f002 0218 	and.w	r2, r2, #24
 8007a12:	7df9      	ldrb	r1, [r7, #23]
 8007a14:	0949      	lsrs	r1, r1, #5
 8007a16:	b2c9      	uxtb	r1, r1
 8007a18:	440a      	add	r2, r1
 8007a1a:	3201      	adds	r2, #1
 8007a1c:	fb02 f303 	mul.w	r3, r2, r3
 8007a20:	461a      	mov	r2, r3
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007a26:	2300      	movs	r3, #0
 8007a28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007a2c:	e055      	b.n	8007ada <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007a2e:	4b34      	ldr	r3, [pc, #208]	@ (8007b00 <USER_SPI_ioctl+0x2dc>)
 8007a30:	781b      	ldrb	r3, [r3, #0]
 8007a32:	f003 0306 	and.w	r3, r3, #6
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d051      	beq.n	8007ade <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007a3a:	f107 020c 	add.w	r2, r7, #12
 8007a3e:	79fb      	ldrb	r3, [r7, #7]
 8007a40:	210b      	movs	r1, #11
 8007a42:	4618      	mov	r0, r3
 8007a44:	f7ff feee 	bl	8007824 <USER_SPI_ioctl>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d149      	bne.n	8007ae2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007a4e:	7b3b      	ldrb	r3, [r7, #12]
 8007a50:	099b      	lsrs	r3, r3, #6
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d104      	bne.n	8007a62 <USER_SPI_ioctl+0x23e>
 8007a58:	7dbb      	ldrb	r3, [r7, #22]
 8007a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d041      	beq.n	8007ae6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	623b      	str	r3, [r7, #32]
 8007a66:	6a3b      	ldr	r3, [r7, #32]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a6c:	6a3b      	ldr	r3, [r7, #32]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8007a72:	4b23      	ldr	r3, [pc, #140]	@ (8007b00 <USER_SPI_ioctl+0x2dc>)
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	f003 0308 	and.w	r3, r3, #8
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d105      	bne.n	8007a8a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a80:	025b      	lsls	r3, r3, #9
 8007a82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a86:	025b      	lsls	r3, r3, #9
 8007a88:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007a8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a8c:	2020      	movs	r0, #32
 8007a8e:	f7ff fc76 	bl	800737e <send_cmd>
 8007a92:	4603      	mov	r3, r0
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d128      	bne.n	8007aea <USER_SPI_ioctl+0x2c6>
 8007a98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007a9a:	2021      	movs	r0, #33	@ 0x21
 8007a9c:	f7ff fc6f 	bl	800737e <send_cmd>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d121      	bne.n	8007aea <USER_SPI_ioctl+0x2c6>
 8007aa6:	2100      	movs	r1, #0
 8007aa8:	2026      	movs	r0, #38	@ 0x26
 8007aaa:	f7ff fc68 	bl	800737e <send_cmd>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d11a      	bne.n	8007aea <USER_SPI_ioctl+0x2c6>
 8007ab4:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007ab8:	f7ff fbb6 	bl	8007228 <wait_ready>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d013      	beq.n	8007aea <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007ac8:	e00f      	b.n	8007aea <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007aca:	2304      	movs	r3, #4
 8007acc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007ad0:	e00c      	b.n	8007aec <USER_SPI_ioctl+0x2c8>
		break;
 8007ad2:	bf00      	nop
 8007ad4:	e00a      	b.n	8007aec <USER_SPI_ioctl+0x2c8>
		break;
 8007ad6:	bf00      	nop
 8007ad8:	e008      	b.n	8007aec <USER_SPI_ioctl+0x2c8>
		break;
 8007ada:	bf00      	nop
 8007adc:	e006      	b.n	8007aec <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007ade:	bf00      	nop
 8007ae0:	e004      	b.n	8007aec <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007ae2:	bf00      	nop
 8007ae4:	e002      	b.n	8007aec <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007ae6:	bf00      	nop
 8007ae8:	e000      	b.n	8007aec <USER_SPI_ioctl+0x2c8>
		break;
 8007aea:	bf00      	nop
	}

	despiselect();
 8007aec:	f7ff fbc0 	bl	8007270 <despiselect>

	return res;
 8007af0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3730      	adds	r7, #48	@ 0x30
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	20000008 	.word	0x20000008
 8007b00:	200028f4 	.word	0x200028f4

08007b04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007b04:	480d      	ldr	r0, [pc, #52]	@ (8007b3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007b06:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8007b08:	f7fc ff7c 	bl	8004a04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007b0c:	480c      	ldr	r0, [pc, #48]	@ (8007b40 <LoopForever+0x6>)
  ldr r1, =_edata
 8007b0e:	490d      	ldr	r1, [pc, #52]	@ (8007b44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007b10:	4a0d      	ldr	r2, [pc, #52]	@ (8007b48 <LoopForever+0xe>)
  movs r3, #0
 8007b12:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007b14:	e002      	b.n	8007b1c <LoopCopyDataInit>

08007b16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007b16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007b18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007b1a:	3304      	adds	r3, #4

08007b1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007b1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007b1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007b20:	d3f9      	bcc.n	8007b16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007b22:	4a0a      	ldr	r2, [pc, #40]	@ (8007b4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8007b24:	4c0a      	ldr	r4, [pc, #40]	@ (8007b50 <LoopForever+0x16>)
  movs r3, #0
 8007b26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007b28:	e001      	b.n	8007b2e <LoopFillZerobss>

08007b2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007b2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007b2c:	3204      	adds	r2, #4

08007b2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007b2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007b30:	d3fb      	bcc.n	8007b2a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8007b32:	f010 fafb 	bl	801812c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007b36:	f7fb ff33 	bl	80039a0 <main>

08007b3a <LoopForever>:

LoopForever:
    b LoopForever
 8007b3a:	e7fe      	b.n	8007b3a <LoopForever>
  ldr   r0, =_estack
 8007b3c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8007b40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007b44:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8007b48:	0801c98c 	.word	0x0801c98c
  ldr r2, =_sbss
 8007b4c:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8007b50:	20003e58 	.word	0x20003e58

08007b54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007b54:	e7fe      	b.n	8007b54 <ADC1_2_IRQHandler>

08007b56 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b082      	sub	sp, #8
 8007b5a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007b60:	2003      	movs	r0, #3
 8007b62:	f001 fd8b 	bl	800967c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007b66:	200f      	movs	r0, #15
 8007b68:	f000 f80e 	bl	8007b88 <HAL_InitTick>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d002      	beq.n	8007b78 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007b72:	2301      	movs	r3, #1
 8007b74:	71fb      	strb	r3, [r7, #7]
 8007b76:	e001      	b.n	8007b7c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007b78:	f7fc fbb0 	bl	80042dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007b7c:	79fb      	ldrb	r3, [r7, #7]

}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3708      	adds	r7, #8
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
	...

08007b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007b90:	2300      	movs	r3, #0
 8007b92:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007b94:	4b16      	ldr	r3, [pc, #88]	@ (8007bf0 <HAL_InitTick+0x68>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d022      	beq.n	8007be2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007b9c:	4b15      	ldr	r3, [pc, #84]	@ (8007bf4 <HAL_InitTick+0x6c>)
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	4b13      	ldr	r3, [pc, #76]	@ (8007bf0 <HAL_InitTick+0x68>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007ba8:	fbb1 f3f3 	udiv	r3, r1, r3
 8007bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f001 fd96 	bl	80096e2 <HAL_SYSTICK_Config>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10f      	bne.n	8007bdc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2b0f      	cmp	r3, #15
 8007bc0:	d809      	bhi.n	8007bd6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	6879      	ldr	r1, [r7, #4]
 8007bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8007bca:	f001 fd62 	bl	8009692 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007bce:	4a0a      	ldr	r2, [pc, #40]	@ (8007bf8 <HAL_InitTick+0x70>)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6013      	str	r3, [r2, #0]
 8007bd4:	e007      	b.n	8007be6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	73fb      	strb	r3, [r7, #15]
 8007bda:	e004      	b.n	8007be6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	73fb      	strb	r3, [r7, #15]
 8007be0:	e001      	b.n	8007be6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007be2:	2301      	movs	r3, #1
 8007be4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3710      	adds	r7, #16
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}
 8007bf0:	20000010 	.word	0x20000010
 8007bf4:	20000004 	.word	0x20000004
 8007bf8:	2000000c 	.word	0x2000000c

08007bfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007c00:	4b05      	ldr	r3, [pc, #20]	@ (8007c18 <HAL_IncTick+0x1c>)
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	4b05      	ldr	r3, [pc, #20]	@ (8007c1c <HAL_IncTick+0x20>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4413      	add	r3, r2
 8007c0a:	4a03      	ldr	r2, [pc, #12]	@ (8007c18 <HAL_IncTick+0x1c>)
 8007c0c:	6013      	str	r3, [r2, #0]
}
 8007c0e:	bf00      	nop
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr
 8007c18:	20002900 	.word	0x20002900
 8007c1c:	20000010 	.word	0x20000010

08007c20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007c20:	b480      	push	{r7}
 8007c22:	af00      	add	r7, sp, #0
  return uwTick;
 8007c24:	4b03      	ldr	r3, [pc, #12]	@ (8007c34 <HAL_GetTick+0x14>)
 8007c26:	681b      	ldr	r3, [r3, #0]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	20002900 	.word	0x20002900

08007c38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007c40:	f7ff ffee 	bl	8007c20 <HAL_GetTick>
 8007c44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c50:	d004      	beq.n	8007c5c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007c52:	4b09      	ldr	r3, [pc, #36]	@ (8007c78 <HAL_Delay+0x40>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	4413      	add	r3, r2
 8007c5a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007c5c:	bf00      	nop
 8007c5e:	f7ff ffdf 	bl	8007c20 <HAL_GetTick>
 8007c62:	4602      	mov	r2, r0
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d8f7      	bhi.n	8007c5e <HAL_Delay+0x26>
  {
  }
}
 8007c6e:	bf00      	nop
 8007c70:	bf00      	nop
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	20000010 	.word	0x20000010

08007c7c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	689b      	ldr	r3, [r3, #8]
 8007c8a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	431a      	orrs	r2, r3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	609a      	str	r2, [r3, #8]
}
 8007c96:	bf00      	nop
 8007c98:	370c      	adds	r7, #12
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca0:	4770      	bx	lr

08007ca2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007ca2:	b480      	push	{r7}
 8007ca4:	b083      	sub	sp, #12
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	6078      	str	r0, [r7, #4]
 8007caa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	431a      	orrs	r2, r3
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	609a      	str	r2, [r3, #8]
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b087      	sub	sp, #28
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	607a      	str	r2, [r7, #4]
 8007cf0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	3360      	adds	r3, #96	@ 0x60
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	4413      	add	r3, r2
 8007cfe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	4b08      	ldr	r3, [pc, #32]	@ (8007d28 <LL_ADC_SetOffset+0x44>)
 8007d06:	4013      	ands	r3, r2
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8007d0e:	683a      	ldr	r2, [r7, #0]
 8007d10:	430a      	orrs	r2, r1
 8007d12:	4313      	orrs	r3, r2
 8007d14:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007d1c:	bf00      	nop
 8007d1e:	371c      	adds	r7, #28
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr
 8007d28:	03fff000 	.word	0x03fff000

08007d2c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b085      	sub	sp, #20
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	3360      	adds	r3, #96	@ 0x60
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	4413      	add	r3, r2
 8007d42:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3714      	adds	r7, #20
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr

08007d58 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b087      	sub	sp, #28
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	3360      	adds	r3, #96	@ 0x60
 8007d68:	461a      	mov	r2, r3
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	4413      	add	r3, r2
 8007d70:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	431a      	orrs	r2, r3
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007d82:	bf00      	nop
 8007d84:	371c      	adds	r7, #28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr

08007d8e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8007d8e:	b480      	push	{r7}
 8007d90:	b087      	sub	sp, #28
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	60f8      	str	r0, [r7, #12]
 8007d96:	60b9      	str	r1, [r7, #8]
 8007d98:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	3360      	adds	r3, #96	@ 0x60
 8007d9e:	461a      	mov	r2, r3
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	4413      	add	r3, r2
 8007da6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	431a      	orrs	r2, r3
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007db8:	bf00      	nop
 8007dba:	371c      	adds	r7, #28
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b087      	sub	sp, #28
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	3360      	adds	r3, #96	@ 0x60
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	4413      	add	r3, r2
 8007ddc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	431a      	orrs	r2, r3
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007dee:	bf00      	nop
 8007df0:	371c      	adds	r7, #28
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr

08007dfa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007dfa:	b480      	push	{r7}
 8007dfc:	b083      	sub	sp, #12
 8007dfe:	af00      	add	r7, sp, #0
 8007e00:	6078      	str	r0, [r7, #4]
 8007e02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	695b      	ldr	r3, [r3, #20]
 8007e08:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	615a      	str	r2, [r3, #20]
}
 8007e14:	bf00      	nop
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d101      	bne.n	8007e38 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8007e34:	2301      	movs	r3, #1
 8007e36:	e000      	b.n	8007e3a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	370c      	adds	r7, #12
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr

08007e46 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b087      	sub	sp, #28
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	60f8      	str	r0, [r7, #12]
 8007e4e:	60b9      	str	r1, [r7, #8]
 8007e50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	3330      	adds	r3, #48	@ 0x30
 8007e56:	461a      	mov	r2, r3
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	0a1b      	lsrs	r3, r3, #8
 8007e5c:	009b      	lsls	r3, r3, #2
 8007e5e:	f003 030c 	and.w	r3, r3, #12
 8007e62:	4413      	add	r3, r2
 8007e64:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	f003 031f 	and.w	r3, r3, #31
 8007e70:	211f      	movs	r1, #31
 8007e72:	fa01 f303 	lsl.w	r3, r1, r3
 8007e76:	43db      	mvns	r3, r3
 8007e78:	401a      	ands	r2, r3
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	0e9b      	lsrs	r3, r3, #26
 8007e7e:	f003 011f 	and.w	r1, r3, #31
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	f003 031f 	and.w	r3, r3, #31
 8007e88:	fa01 f303 	lsl.w	r3, r1, r3
 8007e8c:	431a      	orrs	r2, r3
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007e92:	bf00      	nop
 8007e94:	371c      	adds	r7, #28
 8007e96:	46bd      	mov	sp, r7
 8007e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9c:	4770      	bx	lr

08007e9e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007e9e:	b480      	push	{r7}
 8007ea0:	b087      	sub	sp, #28
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	60f8      	str	r0, [r7, #12]
 8007ea6:	60b9      	str	r1, [r7, #8]
 8007ea8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	3314      	adds	r3, #20
 8007eae:	461a      	mov	r2, r3
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	0e5b      	lsrs	r3, r3, #25
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	f003 0304 	and.w	r3, r3, #4
 8007eba:	4413      	add	r3, r2
 8007ebc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	0d1b      	lsrs	r3, r3, #20
 8007ec6:	f003 031f 	and.w	r3, r3, #31
 8007eca:	2107      	movs	r1, #7
 8007ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8007ed0:	43db      	mvns	r3, r3
 8007ed2:	401a      	ands	r2, r3
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	0d1b      	lsrs	r3, r3, #20
 8007ed8:	f003 031f 	and.w	r3, r3, #31
 8007edc:	6879      	ldr	r1, [r7, #4]
 8007ede:	fa01 f303 	lsl.w	r3, r1, r3
 8007ee2:	431a      	orrs	r2, r3
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007ee8:	bf00      	nop
 8007eea:	371c      	adds	r7, #28
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr

08007ef4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f0c:	43db      	mvns	r3, r3
 8007f0e:	401a      	ands	r2, r3
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f003 0318 	and.w	r3, r3, #24
 8007f16:	4908      	ldr	r1, [pc, #32]	@ (8007f38 <LL_ADC_SetChannelSingleDiff+0x44>)
 8007f18:	40d9      	lsrs	r1, r3
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	400b      	ands	r3, r1
 8007f1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f22:	431a      	orrs	r2, r3
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8007f2a:	bf00      	nop
 8007f2c:	3714      	adds	r7, #20
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f34:	4770      	bx	lr
 8007f36:	bf00      	nop
 8007f38:	0007ffff 	.word	0x0007ffff

08007f3c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	f003 031f 	and.w	r3, r3, #31
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007f84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	6093      	str	r3, [r2, #8]
}
 8007f8c:	bf00      	nop
 8007f8e:	370c      	adds	r7, #12
 8007f90:	46bd      	mov	sp, r7
 8007f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f96:	4770      	bx	lr

08007f98 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b083      	sub	sp, #12
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007fa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fac:	d101      	bne.n	8007fb2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e000      	b.n	8007fb4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	370c      	adds	r7, #12
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr

08007fc0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b083      	sub	sp, #12
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8007fd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007fd4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007fdc:	bf00      	nop
 8007fde:	370c      	adds	r7, #12
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr

08007fe8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b083      	sub	sp, #12
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ff8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ffc:	d101      	bne.n	8008002 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007ffe:	2301      	movs	r3, #1
 8008000:	e000      	b.n	8008004 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008002:	2300      	movs	r3, #0
}
 8008004:	4618      	mov	r0, r3
 8008006:	370c      	adds	r7, #12
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008020:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008024:	f043 0201 	orr.w	r2, r3, #1
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800802c:	bf00      	nop
 800802e:	370c      	adds	r7, #12
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008048:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800804c:	f043 0202 	orr.w	r2, r3, #2
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008054:	bf00      	nop
 8008056:	370c      	adds	r7, #12
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	f003 0301 	and.w	r3, r3, #1
 8008070:	2b01      	cmp	r3, #1
 8008072:	d101      	bne.n	8008078 <LL_ADC_IsEnabled+0x18>
 8008074:	2301      	movs	r3, #1
 8008076:	e000      	b.n	800807a <LL_ADC_IsEnabled+0x1a>
 8008078:	2300      	movs	r3, #0
}
 800807a:	4618      	mov	r0, r3
 800807c:	370c      	adds	r7, #12
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr

08008086 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8008086:	b480      	push	{r7}
 8008088:	b083      	sub	sp, #12
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	f003 0302 	and.w	r3, r3, #2
 8008096:	2b02      	cmp	r3, #2
 8008098:	d101      	bne.n	800809e <LL_ADC_IsDisableOngoing+0x18>
 800809a:	2301      	movs	r3, #1
 800809c:	e000      	b.n	80080a0 <LL_ADC_IsDisableOngoing+0x1a>
 800809e:	2300      	movs	r3, #0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80080c0:	f043 0204 	orr.w	r2, r3, #4
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80080e8:	f043 0210 	orr.w	r2, r3, #16
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b083      	sub	sp, #12
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	f003 0304 	and.w	r3, r3, #4
 800810c:	2b04      	cmp	r3, #4
 800810e:	d101      	bne.n	8008114 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008110:	2301      	movs	r3, #1
 8008112:	e000      	b.n	8008116 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	370c      	adds	r7, #12
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr

08008122 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8008122:	b480      	push	{r7}
 8008124:	b083      	sub	sp, #12
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008132:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008136:	f043 0220 	orr.w	r2, r3, #32
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800813e:	bf00      	nop
 8008140:	370c      	adds	r7, #12
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr

0800814a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800814a:	b480      	push	{r7}
 800814c:	b083      	sub	sp, #12
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	f003 0308 	and.w	r3, r3, #8
 800815a:	2b08      	cmp	r3, #8
 800815c:	d101      	bne.n	8008162 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800815e:	2301      	movs	r3, #1
 8008160:	e000      	b.n	8008164 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008162:	2300      	movs	r3, #0
}
 8008164:	4618      	mov	r0, r3
 8008166:	370c      	adds	r7, #12
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr

08008170 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008170:	b590      	push	{r4, r7, lr}
 8008172:	b089      	sub	sp, #36	@ 0x24
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008178:	2300      	movs	r3, #0
 800817a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800817c:	2300      	movs	r3, #0
 800817e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d101      	bne.n	800818a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e167      	b.n	800845a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	695b      	ldr	r3, [r3, #20]
 800818e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008194:	2b00      	cmp	r3, #0
 8008196:	d109      	bne.n	80081ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f7fc f8c3 	bl	8004324 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4618      	mov	r0, r3
 80081b2:	f7ff fef1 	bl	8007f98 <LL_ADC_IsDeepPowerDownEnabled>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d004      	beq.n	80081c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7ff fed7 	bl	8007f74 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4618      	mov	r0, r3
 80081cc:	f7ff ff0c 	bl	8007fe8 <LL_ADC_IsInternalRegulatorEnabled>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d115      	bne.n	8008202 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4618      	mov	r0, r3
 80081dc:	f7ff fef0 	bl	8007fc0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80081e0:	4ba0      	ldr	r3, [pc, #640]	@ (8008464 <HAL_ADC_Init+0x2f4>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	099b      	lsrs	r3, r3, #6
 80081e6:	4aa0      	ldr	r2, [pc, #640]	@ (8008468 <HAL_ADC_Init+0x2f8>)
 80081e8:	fba2 2303 	umull	r2, r3, r2, r3
 80081ec:	099b      	lsrs	r3, r3, #6
 80081ee:	3301      	adds	r3, #1
 80081f0:	005b      	lsls	r3, r3, #1
 80081f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80081f4:	e002      	b.n	80081fc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	3b01      	subs	r3, #1
 80081fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d1f9      	bne.n	80081f6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4618      	mov	r0, r3
 8008208:	f7ff feee 	bl	8007fe8 <LL_ADC_IsInternalRegulatorEnabled>
 800820c:	4603      	mov	r3, r0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d10d      	bne.n	800822e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008216:	f043 0210 	orr.w	r2, r3, #16
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008222:	f043 0201 	orr.w	r2, r3, #1
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4618      	mov	r0, r3
 8008234:	f7ff ff62 	bl	80080fc <LL_ADC_REG_IsConversionOngoing>
 8008238:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800823e:	f003 0310 	and.w	r3, r3, #16
 8008242:	2b00      	cmp	r3, #0
 8008244:	f040 8100 	bne.w	8008448 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	2b00      	cmp	r3, #0
 800824c:	f040 80fc 	bne.w	8008448 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008254:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008258:	f043 0202 	orr.w	r2, r3, #2
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4618      	mov	r0, r3
 8008266:	f7ff fefb 	bl	8008060 <LL_ADC_IsEnabled>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d111      	bne.n	8008294 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008270:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008274:	f7ff fef4 	bl	8008060 <LL_ADC_IsEnabled>
 8008278:	4604      	mov	r4, r0
 800827a:	487c      	ldr	r0, [pc, #496]	@ (800846c <HAL_ADC_Init+0x2fc>)
 800827c:	f7ff fef0 	bl	8008060 <LL_ADC_IsEnabled>
 8008280:	4603      	mov	r3, r0
 8008282:	4323      	orrs	r3, r4
 8008284:	2b00      	cmp	r3, #0
 8008286:	d105      	bne.n	8008294 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	4619      	mov	r1, r3
 800828e:	4878      	ldr	r0, [pc, #480]	@ (8008470 <HAL_ADC_Init+0x300>)
 8008290:	f7ff fcf4 	bl	8007c7c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	7f5b      	ldrb	r3, [r3, #29]
 8008298:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800829e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80082a4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80082aa:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80082b2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80082b4:	4313      	orrs	r3, r2
 80082b6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d106      	bne.n	80082d0 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c6:	3b01      	subs	r3, #1
 80082c8:	045b      	lsls	r3, r3, #17
 80082ca:	69ba      	ldr	r2, [r7, #24]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d009      	beq.n	80082ec <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082dc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082e4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80082e6:	69ba      	ldr	r2, [r7, #24]
 80082e8:	4313      	orrs	r3, r2
 80082ea:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	68da      	ldr	r2, [r3, #12]
 80082f2:	4b60      	ldr	r3, [pc, #384]	@ (8008474 <HAL_ADC_Init+0x304>)
 80082f4:	4013      	ands	r3, r2
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	6812      	ldr	r2, [r2, #0]
 80082fa:	69b9      	ldr	r1, [r7, #24]
 80082fc:	430b      	orrs	r3, r1
 80082fe:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	691b      	ldr	r3, [r3, #16]
 8008306:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	430a      	orrs	r2, r1
 8008314:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4618      	mov	r0, r3
 800831c:	f7ff ff15 	bl	800814a <LL_ADC_INJ_IsConversionOngoing>
 8008320:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d16d      	bne.n	8008404 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d16a      	bne.n	8008404 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008332:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800833a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800833c:	4313      	orrs	r3, r2
 800833e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800834a:	f023 0302 	bic.w	r3, r3, #2
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	6812      	ldr	r2, [r2, #0]
 8008352:	69b9      	ldr	r1, [r7, #24]
 8008354:	430b      	orrs	r3, r1
 8008356:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	691b      	ldr	r3, [r3, #16]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d017      	beq.n	8008390 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	691a      	ldr	r2, [r3, #16]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800836e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008378:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800837c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	6911      	ldr	r1, [r2, #16]
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	6812      	ldr	r2, [r2, #0]
 8008388:	430b      	orrs	r3, r1
 800838a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800838e:	e013      	b.n	80083b8 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	691a      	ldr	r2, [r3, #16]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800839e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	6812      	ldr	r2, [r2, #0]
 80083ac:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80083b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80083b4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d118      	bne.n	80083f4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	691b      	ldr	r3, [r3, #16]
 80083c8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80083cc:	f023 0304 	bic.w	r3, r3, #4
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80083d8:	4311      	orrs	r1, r2
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80083de:	4311      	orrs	r1, r2
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80083e4:	430a      	orrs	r2, r1
 80083e6:	431a      	orrs	r2, r3
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f042 0201 	orr.w	r2, r2, #1
 80083f0:	611a      	str	r2, [r3, #16]
 80083f2:	e007      	b.n	8008404 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	691a      	ldr	r2, [r3, #16]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f022 0201 	bic.w	r2, r2, #1
 8008402:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	695b      	ldr	r3, [r3, #20]
 8008408:	2b01      	cmp	r3, #1
 800840a:	d10c      	bne.n	8008426 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008412:	f023 010f 	bic.w	r1, r3, #15
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6a1b      	ldr	r3, [r3, #32]
 800841a:	1e5a      	subs	r2, r3, #1
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	430a      	orrs	r2, r1
 8008422:	631a      	str	r2, [r3, #48]	@ 0x30
 8008424:	e007      	b.n	8008436 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f022 020f 	bic.w	r2, r2, #15
 8008434:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800843a:	f023 0303 	bic.w	r3, r3, #3
 800843e:	f043 0201 	orr.w	r2, r3, #1
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008446:	e007      	b.n	8008458 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800844c:	f043 0210 	orr.w	r2, r3, #16
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008458:	7ffb      	ldrb	r3, [r7, #31]
}
 800845a:	4618      	mov	r0, r3
 800845c:	3724      	adds	r7, #36	@ 0x24
 800845e:	46bd      	mov	sp, r7
 8008460:	bd90      	pop	{r4, r7, pc}
 8008462:	bf00      	nop
 8008464:	20000004 	.word	0x20000004
 8008468:	053e2d63 	.word	0x053e2d63
 800846c:	50000100 	.word	0x50000100
 8008470:	50000300 	.word	0x50000300
 8008474:	fff04007 	.word	0xfff04007

08008478 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b086      	sub	sp, #24
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008480:	4859      	ldr	r0, [pc, #356]	@ (80085e8 <HAL_ADC_Start+0x170>)
 8008482:	f7ff fd5b 	bl	8007f3c <LL_ADC_GetMultimode>
 8008486:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4618      	mov	r0, r3
 800848e:	f7ff fe35 	bl	80080fc <LL_ADC_REG_IsConversionOngoing>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	f040 809f 	bne.w	80085d8 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d101      	bne.n	80084a8 <HAL_ADC_Start+0x30>
 80084a4:	2302      	movs	r3, #2
 80084a6:	e09a      	b.n	80085de <HAL_ADC_Start+0x166>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 fe63 	bl	800917c <ADC_Enable>
 80084b6:	4603      	mov	r3, r0
 80084b8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80084ba:	7dfb      	ldrb	r3, [r7, #23]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f040 8086 	bne.w	80085ce <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084c6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80084ca:	f023 0301 	bic.w	r3, r3, #1
 80084ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a44      	ldr	r2, [pc, #272]	@ (80085ec <HAL_ADC_Start+0x174>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d002      	beq.n	80084e6 <HAL_ADC_Start+0x6e>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	e001      	b.n	80084ea <HAL_ADC_Start+0x72>
 80084e6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80084ea:	687a      	ldr	r2, [r7, #4]
 80084ec:	6812      	ldr	r2, [r2, #0]
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d002      	beq.n	80084f8 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d105      	bne.n	8008504 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008508:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800850c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008510:	d106      	bne.n	8008520 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008516:	f023 0206 	bic.w	r2, r3, #6
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	661a      	str	r2, [r3, #96]	@ 0x60
 800851e:	e002      	b.n	8008526 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	221c      	movs	r2, #28
 800852c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a2c      	ldr	r2, [pc, #176]	@ (80085ec <HAL_ADC_Start+0x174>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d002      	beq.n	8008546 <HAL_ADC_Start+0xce>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	e001      	b.n	800854a <HAL_ADC_Start+0xd2>
 8008546:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	6812      	ldr	r2, [r2, #0]
 800854e:	4293      	cmp	r3, r2
 8008550:	d008      	beq.n	8008564 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d005      	beq.n	8008564 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	2b05      	cmp	r3, #5
 800855c:	d002      	beq.n	8008564 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	2b09      	cmp	r3, #9
 8008562:	d114      	bne.n	800858e <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	68db      	ldr	r3, [r3, #12]
 800856a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800856e:	2b00      	cmp	r3, #0
 8008570:	d007      	beq.n	8008582 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008576:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800857a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4618      	mov	r0, r3
 8008588:	f7ff fd90 	bl	80080ac <LL_ADC_REG_StartConversion>
 800858c:	e026      	b.n	80085dc <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008592:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a13      	ldr	r2, [pc, #76]	@ (80085ec <HAL_ADC_Start+0x174>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d002      	beq.n	80085aa <HAL_ADC_Start+0x132>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	e001      	b.n	80085ae <HAL_ADC_Start+0x136>
 80085aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80085ae:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d00f      	beq.n	80085dc <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80085c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80085cc:	e006      	b.n	80085dc <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80085d6:	e001      	b.n	80085dc <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80085d8:	2302      	movs	r3, #2
 80085da:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80085dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3718      	adds	r7, #24
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop
 80085e8:	50000300 	.word	0x50000300
 80085ec:	50000100 	.word	0x50000100

080085f0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d101      	bne.n	8008606 <HAL_ADC_Stop+0x16>
 8008602:	2302      	movs	r3, #2
 8008604:	e023      	b.n	800864e <HAL_ADC_Stop+0x5e>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2201      	movs	r2, #1
 800860a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800860e:	2103      	movs	r1, #3
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 fcf7 	bl	8009004 <ADC_ConversionStop>
 8008616:	4603      	mov	r3, r0
 8008618:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800861a:	7bfb      	ldrb	r3, [r7, #15]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d111      	bne.n	8008644 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fe31 	bl	8009288 <ADC_Disable>
 8008626:	4603      	mov	r3, r0
 8008628:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800862a:	7bfb      	ldrb	r3, [r7, #15]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d109      	bne.n	8008644 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008634:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008638:	f023 0301 	bic.w	r3, r3, #1
 800863c:	f043 0201 	orr.w	r2, r3, #1
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800864c:	7bfb      	ldrb	r3, [r7, #15]
}
 800864e:	4618      	mov	r0, r3
 8008650:	3710      	adds	r7, #16
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
	...

08008658 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b088      	sub	sp, #32
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008662:	4867      	ldr	r0, [pc, #412]	@ (8008800 <HAL_ADC_PollForConversion+0x1a8>)
 8008664:	f7ff fc6a 	bl	8007f3c <LL_ADC_GetMultimode>
 8008668:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	699b      	ldr	r3, [r3, #24]
 800866e:	2b08      	cmp	r3, #8
 8008670:	d102      	bne.n	8008678 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8008672:	2308      	movs	r3, #8
 8008674:	61fb      	str	r3, [r7, #28]
 8008676:	e02a      	b.n	80086ce <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d005      	beq.n	800868a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	2b05      	cmp	r3, #5
 8008682:	d002      	beq.n	800868a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	2b09      	cmp	r3, #9
 8008688:	d111      	bne.n	80086ae <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	f003 0301 	and.w	r3, r3, #1
 8008694:	2b00      	cmp	r3, #0
 8008696:	d007      	beq.n	80086a8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800869c:	f043 0220 	orr.w	r2, r3, #32
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	e0a6      	b.n	80087f6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80086a8:	2304      	movs	r3, #4
 80086aa:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80086ac:	e00f      	b.n	80086ce <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80086ae:	4854      	ldr	r0, [pc, #336]	@ (8008800 <HAL_ADC_PollForConversion+0x1a8>)
 80086b0:	f7ff fc52 	bl	8007f58 <LL_ADC_GetMultiDMATransfer>
 80086b4:	4603      	mov	r3, r0
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d007      	beq.n	80086ca <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086be:	f043 0220 	orr.w	r2, r3, #32
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	e095      	b.n	80087f6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80086ca:	2304      	movs	r3, #4
 80086cc:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80086ce:	f7ff faa7 	bl	8007c20 <HAL_GetTick>
 80086d2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80086d4:	e021      	b.n	800871a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086dc:	d01d      	beq.n	800871a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80086de:	f7ff fa9f 	bl	8007c20 <HAL_GetTick>
 80086e2:	4602      	mov	r2, r0
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	1ad3      	subs	r3, r2, r3
 80086e8:	683a      	ldr	r2, [r7, #0]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d302      	bcc.n	80086f4 <HAL_ADC_PollForConversion+0x9c>
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d112      	bne.n	800871a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	4013      	ands	r3, r2
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d10b      	bne.n	800871a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008706:	f043 0204 	orr.w	r2, r3, #4
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2200      	movs	r2, #0
 8008712:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8008716:	2303      	movs	r3, #3
 8008718:	e06d      	b.n	80087f6 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	4013      	ands	r3, r2
 8008724:	2b00      	cmp	r3, #0
 8008726:	d0d6      	beq.n	80086d6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800872c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4618      	mov	r0, r3
 800873a:	f7ff fb71 	bl	8007e20 <LL_ADC_REG_IsTriggerSourceSWStart>
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d01c      	beq.n	800877e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	7f5b      	ldrb	r3, [r3, #29]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d118      	bne.n	800877e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f003 0308 	and.w	r3, r3, #8
 8008756:	2b08      	cmp	r3, #8
 8008758:	d111      	bne.n	800877e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800875e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800876a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800876e:	2b00      	cmp	r3, #0
 8008770:	d105      	bne.n	800877e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008776:	f043 0201 	orr.w	r2, r3, #1
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a20      	ldr	r2, [pc, #128]	@ (8008804 <HAL_ADC_PollForConversion+0x1ac>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d002      	beq.n	800878e <HAL_ADC_PollForConversion+0x136>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	e001      	b.n	8008792 <HAL_ADC_PollForConversion+0x13a>
 800878e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	6812      	ldr	r2, [r2, #0]
 8008796:	4293      	cmp	r3, r2
 8008798:	d008      	beq.n	80087ac <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d005      	beq.n	80087ac <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	2b05      	cmp	r3, #5
 80087a4:	d002      	beq.n	80087ac <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	2b09      	cmp	r3, #9
 80087aa:	d104      	bne.n	80087b6 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	68db      	ldr	r3, [r3, #12]
 80087b2:	61bb      	str	r3, [r7, #24]
 80087b4:	e00d      	b.n	80087d2 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a12      	ldr	r2, [pc, #72]	@ (8008804 <HAL_ADC_PollForConversion+0x1ac>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d002      	beq.n	80087c6 <HAL_ADC_PollForConversion+0x16e>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	e001      	b.n	80087ca <HAL_ADC_PollForConversion+0x172>
 80087c6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80087ca:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80087d2:	69fb      	ldr	r3, [r7, #28]
 80087d4:	2b08      	cmp	r3, #8
 80087d6:	d104      	bne.n	80087e2 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2208      	movs	r2, #8
 80087de:	601a      	str	r2, [r3, #0]
 80087e0:	e008      	b.n	80087f4 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d103      	bne.n	80087f4 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	220c      	movs	r2, #12
 80087f2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3720      	adds	r7, #32
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	50000300 	.word	0x50000300
 8008804:	50000100 	.word	0x50000100

08008808 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8008816:	4618      	mov	r0, r3
 8008818:	370c      	adds	r7, #12
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr
	...

08008824 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b0b6      	sub	sp, #216	@ 0xd8
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800882e:	2300      	movs	r3, #0
 8008830:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008834:	2300      	movs	r3, #0
 8008836:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800883e:	2b01      	cmp	r3, #1
 8008840:	d101      	bne.n	8008846 <HAL_ADC_ConfigChannel+0x22>
 8008842:	2302      	movs	r3, #2
 8008844:	e3c8      	b.n	8008fd8 <HAL_ADC_ConfigChannel+0x7b4>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2201      	movs	r2, #1
 800884a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4618      	mov	r0, r3
 8008854:	f7ff fc52 	bl	80080fc <LL_ADC_REG_IsConversionOngoing>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	f040 83ad 	bne.w	8008fba <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6818      	ldr	r0, [r3, #0]
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	6859      	ldr	r1, [r3, #4]
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	461a      	mov	r2, r3
 800886e:	f7ff faea 	bl	8007e46 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4618      	mov	r0, r3
 8008878:	f7ff fc40 	bl	80080fc <LL_ADC_REG_IsConversionOngoing>
 800887c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4618      	mov	r0, r3
 8008886:	f7ff fc60 	bl	800814a <LL_ADC_INJ_IsConversionOngoing>
 800888a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800888e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008892:	2b00      	cmp	r3, #0
 8008894:	f040 81d9 	bne.w	8008c4a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008898:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800889c:	2b00      	cmp	r3, #0
 800889e:	f040 81d4 	bne.w	8008c4a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088aa:	d10f      	bne.n	80088cc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6818      	ldr	r0, [r3, #0]
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2200      	movs	r2, #0
 80088b6:	4619      	mov	r1, r3
 80088b8:	f7ff faf1 	bl	8007e9e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7ff fa98 	bl	8007dfa <LL_ADC_SetSamplingTimeCommonConfig>
 80088ca:	e00e      	b.n	80088ea <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6818      	ldr	r0, [r3, #0]
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	6819      	ldr	r1, [r3, #0]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	461a      	mov	r2, r3
 80088da:	f7ff fae0 	bl	8007e9e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	2100      	movs	r1, #0
 80088e4:	4618      	mov	r0, r3
 80088e6:	f7ff fa88 	bl	8007dfa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	695a      	ldr	r2, [r3, #20]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	08db      	lsrs	r3, r3, #3
 80088f6:	f003 0303 	and.w	r3, r3, #3
 80088fa:	005b      	lsls	r3, r3, #1
 80088fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008900:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	691b      	ldr	r3, [r3, #16]
 8008908:	2b04      	cmp	r3, #4
 800890a:	d022      	beq.n	8008952 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6818      	ldr	r0, [r3, #0]
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	6919      	ldr	r1, [r3, #16]
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	681a      	ldr	r2, [r3, #0]
 8008918:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800891c:	f7ff f9e2 	bl	8007ce4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6818      	ldr	r0, [r3, #0]
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	6919      	ldr	r1, [r3, #16]
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	699b      	ldr	r3, [r3, #24]
 800892c:	461a      	mov	r2, r3
 800892e:	f7ff fa2e 	bl	8007d8e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6818      	ldr	r0, [r3, #0]
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800893e:	2b01      	cmp	r3, #1
 8008940:	d102      	bne.n	8008948 <HAL_ADC_ConfigChannel+0x124>
 8008942:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008946:	e000      	b.n	800894a <HAL_ADC_ConfigChannel+0x126>
 8008948:	2300      	movs	r3, #0
 800894a:	461a      	mov	r2, r3
 800894c:	f7ff fa3a 	bl	8007dc4 <LL_ADC_SetOffsetSaturation>
 8008950:	e17b      	b.n	8008c4a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2100      	movs	r1, #0
 8008958:	4618      	mov	r0, r3
 800895a:	f7ff f9e7 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 800895e:	4603      	mov	r3, r0
 8008960:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008964:	2b00      	cmp	r3, #0
 8008966:	d10a      	bne.n	800897e <HAL_ADC_ConfigChannel+0x15a>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	2100      	movs	r1, #0
 800896e:	4618      	mov	r0, r3
 8008970:	f7ff f9dc 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008974:	4603      	mov	r3, r0
 8008976:	0e9b      	lsrs	r3, r3, #26
 8008978:	f003 021f 	and.w	r2, r3, #31
 800897c:	e01e      	b.n	80089bc <HAL_ADC_ConfigChannel+0x198>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	2100      	movs	r1, #0
 8008984:	4618      	mov	r0, r3
 8008986:	f7ff f9d1 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 800898a:	4603      	mov	r3, r0
 800898c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008990:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008994:	fa93 f3a3 	rbit	r3, r3
 8008998:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800899c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80089a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80089a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d101      	bne.n	80089b0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80089ac:	2320      	movs	r3, #32
 80089ae:	e004      	b.n	80089ba <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80089b0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80089b4:	fab3 f383 	clz	r3, r3
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d105      	bne.n	80089d4 <HAL_ADC_ConfigChannel+0x1b0>
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	0e9b      	lsrs	r3, r3, #26
 80089ce:	f003 031f 	and.w	r3, r3, #31
 80089d2:	e018      	b.n	8008a06 <HAL_ADC_ConfigChannel+0x1e2>
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089dc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80089e0:	fa93 f3a3 	rbit	r3, r3
 80089e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80089e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80089ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80089f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d101      	bne.n	80089fc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80089f8:	2320      	movs	r3, #32
 80089fa:	e004      	b.n	8008a06 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80089fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a00:	fab3 f383 	clz	r3, r3
 8008a04:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d106      	bne.n	8008a18 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	2100      	movs	r1, #0
 8008a12:	4618      	mov	r0, r3
 8008a14:	f7ff f9a0 	bl	8007d58 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	2101      	movs	r1, #1
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f7ff f984 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008a24:	4603      	mov	r3, r0
 8008a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d10a      	bne.n	8008a44 <HAL_ADC_ConfigChannel+0x220>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	2101      	movs	r1, #1
 8008a34:	4618      	mov	r0, r3
 8008a36:	f7ff f979 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	0e9b      	lsrs	r3, r3, #26
 8008a3e:	f003 021f 	and.w	r2, r3, #31
 8008a42:	e01e      	b.n	8008a82 <HAL_ADC_ConfigChannel+0x25e>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	2101      	movs	r1, #1
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7ff f96e 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008a50:	4603      	mov	r3, r0
 8008a52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008a5a:	fa93 f3a3 	rbit	r3, r3
 8008a5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8008a62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8008a6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d101      	bne.n	8008a76 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8008a72:	2320      	movs	r3, #32
 8008a74:	e004      	b.n	8008a80 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8008a76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008a7a:	fab3 f383 	clz	r3, r3
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d105      	bne.n	8008a9a <HAL_ADC_ConfigChannel+0x276>
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	0e9b      	lsrs	r3, r3, #26
 8008a94:	f003 031f 	and.w	r3, r3, #31
 8008a98:	e018      	b.n	8008acc <HAL_ADC_ConfigChannel+0x2a8>
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008aa2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008aa6:	fa93 f3a3 	rbit	r3, r3
 8008aaa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8008aae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008ab2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8008ab6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d101      	bne.n	8008ac2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8008abe:	2320      	movs	r3, #32
 8008ac0:	e004      	b.n	8008acc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8008ac2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008ac6:	fab3 f383 	clz	r3, r3
 8008aca:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d106      	bne.n	8008ade <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	2101      	movs	r1, #1
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f7ff f93d 	bl	8007d58 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2102      	movs	r1, #2
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7ff f921 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008aea:	4603      	mov	r3, r0
 8008aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d10a      	bne.n	8008b0a <HAL_ADC_ConfigChannel+0x2e6>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	2102      	movs	r1, #2
 8008afa:	4618      	mov	r0, r3
 8008afc:	f7ff f916 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008b00:	4603      	mov	r3, r0
 8008b02:	0e9b      	lsrs	r3, r3, #26
 8008b04:	f003 021f 	and.w	r2, r3, #31
 8008b08:	e01e      	b.n	8008b48 <HAL_ADC_ConfigChannel+0x324>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2102      	movs	r1, #2
 8008b10:	4618      	mov	r0, r3
 8008b12:	f7ff f90b 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008b16:	4603      	mov	r3, r0
 8008b18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b20:	fa93 f3a3 	rbit	r3, r3
 8008b24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8008b28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8008b30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d101      	bne.n	8008b3c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8008b38:	2320      	movs	r3, #32
 8008b3a:	e004      	b.n	8008b46 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8008b3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008b40:	fab3 f383 	clz	r3, r3
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d105      	bne.n	8008b60 <HAL_ADC_ConfigChannel+0x33c>
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	0e9b      	lsrs	r3, r3, #26
 8008b5a:	f003 031f 	and.w	r3, r3, #31
 8008b5e:	e016      	b.n	8008b8e <HAL_ADC_ConfigChannel+0x36a>
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008b6c:	fa93 f3a3 	rbit	r3, r3
 8008b70:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008b72:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008b74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8008b78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d101      	bne.n	8008b84 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8008b80:	2320      	movs	r3, #32
 8008b82:	e004      	b.n	8008b8e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8008b84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b88:	fab3 f383 	clz	r3, r3
 8008b8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008b8e:	429a      	cmp	r2, r3
 8008b90:	d106      	bne.n	8008ba0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	2200      	movs	r2, #0
 8008b98:	2102      	movs	r1, #2
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f7ff f8dc 	bl	8007d58 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2103      	movs	r1, #3
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f7ff f8c0 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008bac:	4603      	mov	r3, r0
 8008bae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d10a      	bne.n	8008bcc <HAL_ADC_ConfigChannel+0x3a8>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	2103      	movs	r1, #3
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f7ff f8b5 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	0e9b      	lsrs	r3, r3, #26
 8008bc6:	f003 021f 	and.w	r2, r3, #31
 8008bca:	e017      	b.n	8008bfc <HAL_ADC_ConfigChannel+0x3d8>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	2103      	movs	r1, #3
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f7ff f8aa 	bl	8007d2c <LL_ADC_GetOffsetChannel>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008bde:	fa93 f3a3 	rbit	r3, r3
 8008be2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8008be4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008be6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8008be8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8008bee:	2320      	movs	r3, #32
 8008bf0:	e003      	b.n	8008bfa <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8008bf2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bf4:	fab3 f383 	clz	r3, r3
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d105      	bne.n	8008c14 <HAL_ADC_ConfigChannel+0x3f0>
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	0e9b      	lsrs	r3, r3, #26
 8008c0e:	f003 031f 	and.w	r3, r3, #31
 8008c12:	e011      	b.n	8008c38 <HAL_ADC_ConfigChannel+0x414>
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c1c:	fa93 f3a3 	rbit	r3, r3
 8008c20:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8008c22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c24:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8008c26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d101      	bne.n	8008c30 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8008c2c:	2320      	movs	r3, #32
 8008c2e:	e003      	b.n	8008c38 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8008c30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c32:	fab3 f383 	clz	r3, r3
 8008c36:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d106      	bne.n	8008c4a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2200      	movs	r2, #0
 8008c42:	2103      	movs	r1, #3
 8008c44:	4618      	mov	r0, r3
 8008c46:	f7ff f887 	bl	8007d58 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f7ff fa06 	bl	8008060 <LL_ADC_IsEnabled>
 8008c54:	4603      	mov	r3, r0
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	f040 8140 	bne.w	8008edc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6818      	ldr	r0, [r3, #0]
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	6819      	ldr	r1, [r3, #0]
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	461a      	mov	r2, r3
 8008c6a:	f7ff f943 	bl	8007ef4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	68db      	ldr	r3, [r3, #12]
 8008c72:	4a8f      	ldr	r2, [pc, #572]	@ (8008eb0 <HAL_ADC_ConfigChannel+0x68c>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	f040 8131 	bne.w	8008edc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d10b      	bne.n	8008ca2 <HAL_ADC_ConfigChannel+0x47e>
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	0e9b      	lsrs	r3, r3, #26
 8008c90:	3301      	adds	r3, #1
 8008c92:	f003 031f 	and.w	r3, r3, #31
 8008c96:	2b09      	cmp	r3, #9
 8008c98:	bf94      	ite	ls
 8008c9a:	2301      	movls	r3, #1
 8008c9c:	2300      	movhi	r3, #0
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	e019      	b.n	8008cd6 <HAL_ADC_ConfigChannel+0x4b2>
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ca8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008caa:	fa93 f3a3 	rbit	r3, r3
 8008cae:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8008cb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cb2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8008cb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d101      	bne.n	8008cbe <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8008cba:	2320      	movs	r3, #32
 8008cbc:	e003      	b.n	8008cc6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8008cbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cc0:	fab3 f383 	clz	r3, r3
 8008cc4:	b2db      	uxtb	r3, r3
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	f003 031f 	and.w	r3, r3, #31
 8008ccc:	2b09      	cmp	r3, #9
 8008cce:	bf94      	ite	ls
 8008cd0:	2301      	movls	r3, #1
 8008cd2:	2300      	movhi	r3, #0
 8008cd4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d079      	beq.n	8008dce <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d107      	bne.n	8008cf6 <HAL_ADC_ConfigChannel+0x4d2>
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	0e9b      	lsrs	r3, r3, #26
 8008cec:	3301      	adds	r3, #1
 8008cee:	069b      	lsls	r3, r3, #26
 8008cf0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008cf4:	e015      	b.n	8008d22 <HAL_ADC_ConfigChannel+0x4fe>
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008cfe:	fa93 f3a3 	rbit	r3, r3
 8008d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008d04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d06:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8008d08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d101      	bne.n	8008d12 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8008d0e:	2320      	movs	r3, #32
 8008d10:	e003      	b.n	8008d1a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8008d12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d14:	fab3 f383 	clz	r3, r3
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	069b      	lsls	r3, r3, #26
 8008d1e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d109      	bne.n	8008d42 <HAL_ADC_ConfigChannel+0x51e>
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	0e9b      	lsrs	r3, r3, #26
 8008d34:	3301      	adds	r3, #1
 8008d36:	f003 031f 	and.w	r3, r3, #31
 8008d3a:	2101      	movs	r1, #1
 8008d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8008d40:	e017      	b.n	8008d72 <HAL_ADC_ConfigChannel+0x54e>
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d4a:	fa93 f3a3 	rbit	r3, r3
 8008d4e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8008d50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d52:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8008d54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d101      	bne.n	8008d5e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8008d5a:	2320      	movs	r3, #32
 8008d5c:	e003      	b.n	8008d66 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8008d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d60:	fab3 f383 	clz	r3, r3
 8008d64:	b2db      	uxtb	r3, r3
 8008d66:	3301      	adds	r3, #1
 8008d68:	f003 031f 	and.w	r3, r3, #31
 8008d6c:	2101      	movs	r1, #1
 8008d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8008d72:	ea42 0103 	orr.w	r1, r2, r3
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d10a      	bne.n	8008d98 <HAL_ADC_ConfigChannel+0x574>
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	0e9b      	lsrs	r3, r3, #26
 8008d88:	3301      	adds	r3, #1
 8008d8a:	f003 021f 	and.w	r2, r3, #31
 8008d8e:	4613      	mov	r3, r2
 8008d90:	005b      	lsls	r3, r3, #1
 8008d92:	4413      	add	r3, r2
 8008d94:	051b      	lsls	r3, r3, #20
 8008d96:	e018      	b.n	8008dca <HAL_ADC_ConfigChannel+0x5a6>
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da0:	fa93 f3a3 	rbit	r3, r3
 8008da4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d101      	bne.n	8008db4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8008db0:	2320      	movs	r3, #32
 8008db2:	e003      	b.n	8008dbc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8008db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008db6:	fab3 f383 	clz	r3, r3
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	f003 021f 	and.w	r2, r3, #31
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	005b      	lsls	r3, r3, #1
 8008dc6:	4413      	add	r3, r2
 8008dc8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008dca:	430b      	orrs	r3, r1
 8008dcc:	e081      	b.n	8008ed2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d107      	bne.n	8008dea <HAL_ADC_ConfigChannel+0x5c6>
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	0e9b      	lsrs	r3, r3, #26
 8008de0:	3301      	adds	r3, #1
 8008de2:	069b      	lsls	r3, r3, #26
 8008de4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008de8:	e015      	b.n	8008e16 <HAL_ADC_ConfigChannel+0x5f2>
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008df2:	fa93 f3a3 	rbit	r3, r3
 8008df6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dfa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008dfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8008e02:	2320      	movs	r3, #32
 8008e04:	e003      	b.n	8008e0e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8008e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e08:	fab3 f383 	clz	r3, r3
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	3301      	adds	r3, #1
 8008e10:	069b      	lsls	r3, r3, #26
 8008e12:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d109      	bne.n	8008e36 <HAL_ADC_ConfigChannel+0x612>
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	0e9b      	lsrs	r3, r3, #26
 8008e28:	3301      	adds	r3, #1
 8008e2a:	f003 031f 	and.w	r3, r3, #31
 8008e2e:	2101      	movs	r1, #1
 8008e30:	fa01 f303 	lsl.w	r3, r1, r3
 8008e34:	e017      	b.n	8008e66 <HAL_ADC_ConfigChannel+0x642>
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e3c:	6a3b      	ldr	r3, [r7, #32]
 8008e3e:	fa93 f3a3 	rbit	r3, r3
 8008e42:	61fb      	str	r3, [r7, #28]
  return result;
 8008e44:	69fb      	ldr	r3, [r7, #28]
 8008e46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d101      	bne.n	8008e52 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8008e4e:	2320      	movs	r3, #32
 8008e50:	e003      	b.n	8008e5a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8008e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e54:	fab3 f383 	clz	r3, r3
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	f003 031f 	and.w	r3, r3, #31
 8008e60:	2101      	movs	r1, #1
 8008e62:	fa01 f303 	lsl.w	r3, r1, r3
 8008e66:	ea42 0103 	orr.w	r1, r2, r3
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d10d      	bne.n	8008e92 <HAL_ADC_ConfigChannel+0x66e>
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	0e9b      	lsrs	r3, r3, #26
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	f003 021f 	and.w	r2, r3, #31
 8008e82:	4613      	mov	r3, r2
 8008e84:	005b      	lsls	r3, r3, #1
 8008e86:	4413      	add	r3, r2
 8008e88:	3b1e      	subs	r3, #30
 8008e8a:	051b      	lsls	r3, r3, #20
 8008e8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008e90:	e01e      	b.n	8008ed0 <HAL_ADC_ConfigChannel+0x6ac>
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	fa93 f3a3 	rbit	r3, r3
 8008e9e:	613b      	str	r3, [r7, #16]
  return result;
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008ea4:	69bb      	ldr	r3, [r7, #24]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d104      	bne.n	8008eb4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8008eaa:	2320      	movs	r3, #32
 8008eac:	e006      	b.n	8008ebc <HAL_ADC_ConfigChannel+0x698>
 8008eae:	bf00      	nop
 8008eb0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8008eb4:	69bb      	ldr	r3, [r7, #24]
 8008eb6:	fab3 f383 	clz	r3, r3
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	3301      	adds	r3, #1
 8008ebe:	f003 021f 	and.w	r2, r3, #31
 8008ec2:	4613      	mov	r3, r2
 8008ec4:	005b      	lsls	r3, r3, #1
 8008ec6:	4413      	add	r3, r2
 8008ec8:	3b1e      	subs	r3, #30
 8008eca:	051b      	lsls	r3, r3, #20
 8008ecc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008ed0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008ed2:	683a      	ldr	r2, [r7, #0]
 8008ed4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	f7fe ffe1 	bl	8007e9e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	4b3f      	ldr	r3, [pc, #252]	@ (8008fe0 <HAL_ADC_ConfigChannel+0x7bc>)
 8008ee2:	4013      	ands	r3, r2
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d071      	beq.n	8008fcc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008ee8:	483e      	ldr	r0, [pc, #248]	@ (8008fe4 <HAL_ADC_ConfigChannel+0x7c0>)
 8008eea:	f7fe feed 	bl	8007cc8 <LL_ADC_GetCommonPathInternalCh>
 8008eee:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a3c      	ldr	r2, [pc, #240]	@ (8008fe8 <HAL_ADC_ConfigChannel+0x7c4>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d004      	beq.n	8008f06 <HAL_ADC_ConfigChannel+0x6e2>
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a3a      	ldr	r2, [pc, #232]	@ (8008fec <HAL_ADC_ConfigChannel+0x7c8>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d127      	bne.n	8008f56 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008f06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008f0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d121      	bne.n	8008f56 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f1a:	d157      	bne.n	8008fcc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008f1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008f20:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008f24:	4619      	mov	r1, r3
 8008f26:	482f      	ldr	r0, [pc, #188]	@ (8008fe4 <HAL_ADC_ConfigChannel+0x7c0>)
 8008f28:	f7fe febb 	bl	8007ca2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008f2c:	4b30      	ldr	r3, [pc, #192]	@ (8008ff0 <HAL_ADC_ConfigChannel+0x7cc>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	099b      	lsrs	r3, r3, #6
 8008f32:	4a30      	ldr	r2, [pc, #192]	@ (8008ff4 <HAL_ADC_ConfigChannel+0x7d0>)
 8008f34:	fba2 2303 	umull	r2, r3, r2, r3
 8008f38:	099b      	lsrs	r3, r3, #6
 8008f3a:	1c5a      	adds	r2, r3, #1
 8008f3c:	4613      	mov	r3, r2
 8008f3e:	005b      	lsls	r3, r3, #1
 8008f40:	4413      	add	r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008f46:	e002      	b.n	8008f4e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	3b01      	subs	r3, #1
 8008f4c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d1f9      	bne.n	8008f48 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008f54:	e03a      	b.n	8008fcc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a27      	ldr	r2, [pc, #156]	@ (8008ff8 <HAL_ADC_ConfigChannel+0x7d4>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d113      	bne.n	8008f88 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008f60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008f64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d10d      	bne.n	8008f88 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4a22      	ldr	r2, [pc, #136]	@ (8008ffc <HAL_ADC_ConfigChannel+0x7d8>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d02a      	beq.n	8008fcc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008f76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008f7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008f7e:	4619      	mov	r1, r3
 8008f80:	4818      	ldr	r0, [pc, #96]	@ (8008fe4 <HAL_ADC_ConfigChannel+0x7c0>)
 8008f82:	f7fe fe8e 	bl	8007ca2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008f86:	e021      	b.n	8008fcc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a1c      	ldr	r2, [pc, #112]	@ (8009000 <HAL_ADC_ConfigChannel+0x7dc>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d11c      	bne.n	8008fcc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008f92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008f96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d116      	bne.n	8008fcc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a16      	ldr	r2, [pc, #88]	@ (8008ffc <HAL_ADC_ConfigChannel+0x7d8>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d011      	beq.n	8008fcc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008fa8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008fac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	480c      	ldr	r0, [pc, #48]	@ (8008fe4 <HAL_ADC_ConfigChannel+0x7c0>)
 8008fb4:	f7fe fe75 	bl	8007ca2 <LL_ADC_SetCommonPathInternalCh>
 8008fb8:	e008      	b.n	8008fcc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fbe:	f043 0220 	orr.w	r2, r3, #32
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008fd4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	37d8      	adds	r7, #216	@ 0xd8
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}
 8008fe0:	80080000 	.word	0x80080000
 8008fe4:	50000300 	.word	0x50000300
 8008fe8:	c3210000 	.word	0xc3210000
 8008fec:	90c00010 	.word	0x90c00010
 8008ff0:	20000004 	.word	0x20000004
 8008ff4:	053e2d63 	.word	0x053e2d63
 8008ff8:	c7520000 	.word	0xc7520000
 8008ffc:	50000100 	.word	0x50000100
 8009000:	cb840000 	.word	0xcb840000

08009004 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b088      	sub	sp, #32
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800900e:	2300      	movs	r3, #0
 8009010:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4618      	mov	r0, r3
 800901c:	f7ff f86e 	bl	80080fc <LL_ADC_REG_IsConversionOngoing>
 8009020:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4618      	mov	r0, r3
 8009028:	f7ff f88f 	bl	800814a <LL_ADC_INJ_IsConversionOngoing>
 800902c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d103      	bne.n	800903c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	f000 8098 	beq.w	800916c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	68db      	ldr	r3, [r3, #12]
 8009042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009046:	2b00      	cmp	r3, #0
 8009048:	d02a      	beq.n	80090a0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	7f5b      	ldrb	r3, [r3, #29]
 800904e:	2b01      	cmp	r3, #1
 8009050:	d126      	bne.n	80090a0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	7f1b      	ldrb	r3, [r3, #28]
 8009056:	2b01      	cmp	r3, #1
 8009058:	d122      	bne.n	80090a0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800905a:	2301      	movs	r3, #1
 800905c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800905e:	e014      	b.n	800908a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	4a45      	ldr	r2, [pc, #276]	@ (8009178 <ADC_ConversionStop+0x174>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d90d      	bls.n	8009084 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800906c:	f043 0210 	orr.w	r2, r3, #16
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009078:	f043 0201 	orr.w	r2, r3, #1
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009080:	2301      	movs	r3, #1
 8009082:	e074      	b.n	800916e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8009084:	69fb      	ldr	r3, [r7, #28]
 8009086:	3301      	adds	r3, #1
 8009088:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009094:	2b40      	cmp	r3, #64	@ 0x40
 8009096:	d1e3      	bne.n	8009060 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2240      	movs	r2, #64	@ 0x40
 800909e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80090a0:	69bb      	ldr	r3, [r7, #24]
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d014      	beq.n	80090d0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4618      	mov	r0, r3
 80090ac:	f7ff f826 	bl	80080fc <LL_ADC_REG_IsConversionOngoing>
 80090b0:	4603      	mov	r3, r0
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d00c      	beq.n	80090d0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4618      	mov	r0, r3
 80090bc:	f7fe ffe3 	bl	8008086 <LL_ADC_IsDisableOngoing>
 80090c0:	4603      	mov	r3, r0
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d104      	bne.n	80090d0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7ff f802 	bl	80080d4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80090d0:	69bb      	ldr	r3, [r7, #24]
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d014      	beq.n	8009100 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4618      	mov	r0, r3
 80090dc:	f7ff f835 	bl	800814a <LL_ADC_INJ_IsConversionOngoing>
 80090e0:	4603      	mov	r3, r0
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d00c      	beq.n	8009100 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4618      	mov	r0, r3
 80090ec:	f7fe ffcb 	bl	8008086 <LL_ADC_IsDisableOngoing>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d104      	bne.n	8009100 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4618      	mov	r0, r3
 80090fc:	f7ff f811 	bl	8008122 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8009100:	69bb      	ldr	r3, [r7, #24]
 8009102:	2b02      	cmp	r3, #2
 8009104:	d005      	beq.n	8009112 <ADC_ConversionStop+0x10e>
 8009106:	69bb      	ldr	r3, [r7, #24]
 8009108:	2b03      	cmp	r3, #3
 800910a:	d105      	bne.n	8009118 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800910c:	230c      	movs	r3, #12
 800910e:	617b      	str	r3, [r7, #20]
        break;
 8009110:	e005      	b.n	800911e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8009112:	2308      	movs	r3, #8
 8009114:	617b      	str	r3, [r7, #20]
        break;
 8009116:	e002      	b.n	800911e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8009118:	2304      	movs	r3, #4
 800911a:	617b      	str	r3, [r7, #20]
        break;
 800911c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800911e:	f7fe fd7f 	bl	8007c20 <HAL_GetTick>
 8009122:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009124:	e01b      	b.n	800915e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8009126:	f7fe fd7b 	bl	8007c20 <HAL_GetTick>
 800912a:	4602      	mov	r2, r0
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	1ad3      	subs	r3, r2, r3
 8009130:	2b05      	cmp	r3, #5
 8009132:	d914      	bls.n	800915e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	689a      	ldr	r2, [r3, #8]
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	4013      	ands	r3, r2
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00d      	beq.n	800915e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009146:	f043 0210 	orr.w	r2, r3, #16
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009152:	f043 0201 	orr.w	r2, r3, #1
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e007      	b.n	800916e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	689a      	ldr	r2, [r3, #8]
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	4013      	ands	r3, r2
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1dc      	bne.n	8009126 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800916c:	2300      	movs	r3, #0
}
 800916e:	4618      	mov	r0, r3
 8009170:	3720      	adds	r7, #32
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	a33fffff 	.word	0xa33fffff

0800917c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b084      	sub	sp, #16
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8009184:	2300      	movs	r3, #0
 8009186:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4618      	mov	r0, r3
 800918e:	f7fe ff67 	bl	8008060 <LL_ADC_IsEnabled>
 8009192:	4603      	mov	r3, r0
 8009194:	2b00      	cmp	r3, #0
 8009196:	d169      	bne.n	800926c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	689a      	ldr	r2, [r3, #8]
 800919e:	4b36      	ldr	r3, [pc, #216]	@ (8009278 <ADC_Enable+0xfc>)
 80091a0:	4013      	ands	r3, r2
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00d      	beq.n	80091c2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091aa:	f043 0210 	orr.w	r2, r3, #16
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091b6:	f043 0201 	orr.w	r2, r3, #1
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80091be:	2301      	movs	r3, #1
 80091c0:	e055      	b.n	800926e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7fe ff22 	bl	8008010 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80091cc:	482b      	ldr	r0, [pc, #172]	@ (800927c <ADC_Enable+0x100>)
 80091ce:	f7fe fd7b 	bl	8007cc8 <LL_ADC_GetCommonPathInternalCh>
 80091d2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80091d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d013      	beq.n	8009204 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80091dc:	4b28      	ldr	r3, [pc, #160]	@ (8009280 <ADC_Enable+0x104>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	099b      	lsrs	r3, r3, #6
 80091e2:	4a28      	ldr	r2, [pc, #160]	@ (8009284 <ADC_Enable+0x108>)
 80091e4:	fba2 2303 	umull	r2, r3, r2, r3
 80091e8:	099b      	lsrs	r3, r3, #6
 80091ea:	1c5a      	adds	r2, r3, #1
 80091ec:	4613      	mov	r3, r2
 80091ee:	005b      	lsls	r3, r3, #1
 80091f0:	4413      	add	r3, r2
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80091f6:	e002      	b.n	80091fe <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	3b01      	subs	r3, #1
 80091fc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d1f9      	bne.n	80091f8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009204:	f7fe fd0c 	bl	8007c20 <HAL_GetTick>
 8009208:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800920a:	e028      	b.n	800925e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4618      	mov	r0, r3
 8009212:	f7fe ff25 	bl	8008060 <LL_ADC_IsEnabled>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d104      	bne.n	8009226 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4618      	mov	r0, r3
 8009222:	f7fe fef5 	bl	8008010 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009226:	f7fe fcfb 	bl	8007c20 <HAL_GetTick>
 800922a:	4602      	mov	r2, r0
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	1ad3      	subs	r3, r2, r3
 8009230:	2b02      	cmp	r3, #2
 8009232:	d914      	bls.n	800925e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f003 0301 	and.w	r3, r3, #1
 800923e:	2b01      	cmp	r3, #1
 8009240:	d00d      	beq.n	800925e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009246:	f043 0210 	orr.w	r2, r3, #16
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009252:	f043 0201 	orr.w	r2, r3, #1
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800925a:	2301      	movs	r3, #1
 800925c:	e007      	b.n	800926e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f003 0301 	and.w	r3, r3, #1
 8009268:	2b01      	cmp	r3, #1
 800926a:	d1cf      	bne.n	800920c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	3710      	adds	r7, #16
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	8000003f 	.word	0x8000003f
 800927c:	50000300 	.word	0x50000300
 8009280:	20000004 	.word	0x20000004
 8009284:	053e2d63 	.word	0x053e2d63

08009288 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4618      	mov	r0, r3
 8009296:	f7fe fef6 	bl	8008086 <LL_ADC_IsDisableOngoing>
 800929a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4618      	mov	r0, r3
 80092a2:	f7fe fedd 	bl	8008060 <LL_ADC_IsEnabled>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d047      	beq.n	800933c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d144      	bne.n	800933c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	f003 030d 	and.w	r3, r3, #13
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d10c      	bne.n	80092da <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7fe feb7 	bl	8008038 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	2203      	movs	r2, #3
 80092d0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80092d2:	f7fe fca5 	bl	8007c20 <HAL_GetTick>
 80092d6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80092d8:	e029      	b.n	800932e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092de:	f043 0210 	orr.w	r2, r3, #16
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092ea:	f043 0201 	orr.w	r2, r3, #1
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80092f2:	2301      	movs	r3, #1
 80092f4:	e023      	b.n	800933e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80092f6:	f7fe fc93 	bl	8007c20 <HAL_GetTick>
 80092fa:	4602      	mov	r2, r0
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	1ad3      	subs	r3, r2, r3
 8009300:	2b02      	cmp	r3, #2
 8009302:	d914      	bls.n	800932e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	f003 0301 	and.w	r3, r3, #1
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00d      	beq.n	800932e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009316:	f043 0210 	orr.w	r2, r3, #16
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009322:	f043 0201 	orr.w	r2, r3, #1
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800932a:	2301      	movs	r3, #1
 800932c:	e007      	b.n	800933e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	689b      	ldr	r3, [r3, #8]
 8009334:	f003 0301 	and.w	r3, r3, #1
 8009338:	2b00      	cmp	r3, #0
 800933a:	d1dc      	bne.n	80092f6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800933c:	2300      	movs	r3, #0
}
 800933e:	4618      	mov	r0, r3
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <LL_ADC_IsEnabled>:
{
 8009346:	b480      	push	{r7}
 8009348:	b083      	sub	sp, #12
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	f003 0301 	and.w	r3, r3, #1
 8009356:	2b01      	cmp	r3, #1
 8009358:	d101      	bne.n	800935e <LL_ADC_IsEnabled+0x18>
 800935a:	2301      	movs	r3, #1
 800935c:	e000      	b.n	8009360 <LL_ADC_IsEnabled+0x1a>
 800935e:	2300      	movs	r3, #0
}
 8009360:	4618      	mov	r0, r3
 8009362:	370c      	adds	r7, #12
 8009364:	46bd      	mov	sp, r7
 8009366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936a:	4770      	bx	lr

0800936c <LL_ADC_REG_IsConversionOngoing>:
{
 800936c:	b480      	push	{r7}
 800936e:	b083      	sub	sp, #12
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	f003 0304 	and.w	r3, r3, #4
 800937c:	2b04      	cmp	r3, #4
 800937e:	d101      	bne.n	8009384 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009380:	2301      	movs	r3, #1
 8009382:	e000      	b.n	8009386 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009384:	2300      	movs	r3, #0
}
 8009386:	4618      	mov	r0, r3
 8009388:	370c      	adds	r7, #12
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr
	...

08009394 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8009394:	b590      	push	{r4, r7, lr}
 8009396:	b0a1      	sub	sp, #132	@ 0x84
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800939e:	2300      	movs	r3, #0
 80093a0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d101      	bne.n	80093b2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80093ae:	2302      	movs	r3, #2
 80093b0:	e08b      	b.n	80094ca <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2201      	movs	r2, #1
 80093b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80093ba:	2300      	movs	r3, #0
 80093bc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80093be:	2300      	movs	r3, #0
 80093c0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093ca:	d102      	bne.n	80093d2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80093cc:	4b41      	ldr	r3, [pc, #260]	@ (80094d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80093ce:	60bb      	str	r3, [r7, #8]
 80093d0:	e001      	b.n	80093d6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80093d2:	2300      	movs	r3, #0
 80093d4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d10b      	bne.n	80093f4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093e0:	f043 0220 	orr.w	r2, r3, #32
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80093f0:	2301      	movs	r3, #1
 80093f2:	e06a      	b.n	80094ca <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	4618      	mov	r0, r3
 80093f8:	f7ff ffb8 	bl	800936c <LL_ADC_REG_IsConversionOngoing>
 80093fc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4618      	mov	r0, r3
 8009404:	f7ff ffb2 	bl	800936c <LL_ADC_REG_IsConversionOngoing>
 8009408:	4603      	mov	r3, r0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d14c      	bne.n	80094a8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800940e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009410:	2b00      	cmp	r3, #0
 8009412:	d149      	bne.n	80094a8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009414:	4b30      	ldr	r3, [pc, #192]	@ (80094d8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8009416:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d028      	beq.n	8009472 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8009420:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	6859      	ldr	r1, [r3, #4]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009432:	035b      	lsls	r3, r3, #13
 8009434:	430b      	orrs	r3, r1
 8009436:	431a      	orrs	r2, r3
 8009438:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800943a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800943c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009440:	f7ff ff81 	bl	8009346 <LL_ADC_IsEnabled>
 8009444:	4604      	mov	r4, r0
 8009446:	4823      	ldr	r0, [pc, #140]	@ (80094d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009448:	f7ff ff7d 	bl	8009346 <LL_ADC_IsEnabled>
 800944c:	4603      	mov	r3, r0
 800944e:	4323      	orrs	r3, r4
 8009450:	2b00      	cmp	r3, #0
 8009452:	d133      	bne.n	80094bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009454:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800945c:	f023 030f 	bic.w	r3, r3, #15
 8009460:	683a      	ldr	r2, [r7, #0]
 8009462:	6811      	ldr	r1, [r2, #0]
 8009464:	683a      	ldr	r2, [r7, #0]
 8009466:	6892      	ldr	r2, [r2, #8]
 8009468:	430a      	orrs	r2, r1
 800946a:	431a      	orrs	r2, r3
 800946c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800946e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009470:	e024      	b.n	80094bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009472:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009474:	689b      	ldr	r3, [r3, #8]
 8009476:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800947a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800947c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800947e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009482:	f7ff ff60 	bl	8009346 <LL_ADC_IsEnabled>
 8009486:	4604      	mov	r4, r0
 8009488:	4812      	ldr	r0, [pc, #72]	@ (80094d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800948a:	f7ff ff5c 	bl	8009346 <LL_ADC_IsEnabled>
 800948e:	4603      	mov	r3, r0
 8009490:	4323      	orrs	r3, r4
 8009492:	2b00      	cmp	r3, #0
 8009494:	d112      	bne.n	80094bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009496:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009498:	689b      	ldr	r3, [r3, #8]
 800949a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800949e:	f023 030f 	bic.w	r3, r3, #15
 80094a2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80094a4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80094a6:	e009      	b.n	80094bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80094ac:	f043 0220 	orr.w	r2, r3, #32
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80094b4:	2301      	movs	r3, #1
 80094b6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80094ba:	e000      	b.n	80094be <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80094bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80094c6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3784      	adds	r7, #132	@ 0x84
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd90      	pop	{r4, r7, pc}
 80094d2:	bf00      	nop
 80094d4:	50000100 	.word	0x50000100
 80094d8:	50000300 	.word	0x50000300

080094dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80094dc:	b480      	push	{r7}
 80094de:	b085      	sub	sp, #20
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	f003 0307 	and.w	r3, r3, #7
 80094ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80094ec:	4b0c      	ldr	r3, [pc, #48]	@ (8009520 <__NVIC_SetPriorityGrouping+0x44>)
 80094ee:	68db      	ldr	r3, [r3, #12]
 80094f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80094f2:	68ba      	ldr	r2, [r7, #8]
 80094f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80094f8:	4013      	ands	r3, r2
 80094fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009504:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800950c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800950e:	4a04      	ldr	r2, [pc, #16]	@ (8009520 <__NVIC_SetPriorityGrouping+0x44>)
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	60d3      	str	r3, [r2, #12]
}
 8009514:	bf00      	nop
 8009516:	3714      	adds	r7, #20
 8009518:	46bd      	mov	sp, r7
 800951a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951e:	4770      	bx	lr
 8009520:	e000ed00 	.word	0xe000ed00

08009524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009524:	b480      	push	{r7}
 8009526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009528:	4b04      	ldr	r3, [pc, #16]	@ (800953c <__NVIC_GetPriorityGrouping+0x18>)
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	0a1b      	lsrs	r3, r3, #8
 800952e:	f003 0307 	and.w	r3, r3, #7
}
 8009532:	4618      	mov	r0, r3
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr
 800953c:	e000ed00 	.word	0xe000ed00

08009540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009540:	b480      	push	{r7}
 8009542:	b083      	sub	sp, #12
 8009544:	af00      	add	r7, sp, #0
 8009546:	4603      	mov	r3, r0
 8009548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800954a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800954e:	2b00      	cmp	r3, #0
 8009550:	db0b      	blt.n	800956a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009552:	79fb      	ldrb	r3, [r7, #7]
 8009554:	f003 021f 	and.w	r2, r3, #31
 8009558:	4907      	ldr	r1, [pc, #28]	@ (8009578 <__NVIC_EnableIRQ+0x38>)
 800955a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800955e:	095b      	lsrs	r3, r3, #5
 8009560:	2001      	movs	r0, #1
 8009562:	fa00 f202 	lsl.w	r2, r0, r2
 8009566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800956a:	bf00      	nop
 800956c:	370c      	adds	r7, #12
 800956e:	46bd      	mov	sp, r7
 8009570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop
 8009578:	e000e100 	.word	0xe000e100

0800957c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800957c:	b480      	push	{r7}
 800957e:	b083      	sub	sp, #12
 8009580:	af00      	add	r7, sp, #0
 8009582:	4603      	mov	r3, r0
 8009584:	6039      	str	r1, [r7, #0]
 8009586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800958c:	2b00      	cmp	r3, #0
 800958e:	db0a      	blt.n	80095a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	b2da      	uxtb	r2, r3
 8009594:	490c      	ldr	r1, [pc, #48]	@ (80095c8 <__NVIC_SetPriority+0x4c>)
 8009596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800959a:	0112      	lsls	r2, r2, #4
 800959c:	b2d2      	uxtb	r2, r2
 800959e:	440b      	add	r3, r1
 80095a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80095a4:	e00a      	b.n	80095bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	b2da      	uxtb	r2, r3
 80095aa:	4908      	ldr	r1, [pc, #32]	@ (80095cc <__NVIC_SetPriority+0x50>)
 80095ac:	79fb      	ldrb	r3, [r7, #7]
 80095ae:	f003 030f 	and.w	r3, r3, #15
 80095b2:	3b04      	subs	r3, #4
 80095b4:	0112      	lsls	r2, r2, #4
 80095b6:	b2d2      	uxtb	r2, r2
 80095b8:	440b      	add	r3, r1
 80095ba:	761a      	strb	r2, [r3, #24]
}
 80095bc:	bf00      	nop
 80095be:	370c      	adds	r7, #12
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr
 80095c8:	e000e100 	.word	0xe000e100
 80095cc:	e000ed00 	.word	0xe000ed00

080095d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b089      	sub	sp, #36	@ 0x24
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	60f8      	str	r0, [r7, #12]
 80095d8:	60b9      	str	r1, [r7, #8]
 80095da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f003 0307 	and.w	r3, r3, #7
 80095e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80095e4:	69fb      	ldr	r3, [r7, #28]
 80095e6:	f1c3 0307 	rsb	r3, r3, #7
 80095ea:	2b04      	cmp	r3, #4
 80095ec:	bf28      	it	cs
 80095ee:	2304      	movcs	r3, #4
 80095f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	3304      	adds	r3, #4
 80095f6:	2b06      	cmp	r3, #6
 80095f8:	d902      	bls.n	8009600 <NVIC_EncodePriority+0x30>
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	3b03      	subs	r3, #3
 80095fe:	e000      	b.n	8009602 <NVIC_EncodePriority+0x32>
 8009600:	2300      	movs	r3, #0
 8009602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009604:	f04f 32ff 	mov.w	r2, #4294967295
 8009608:	69bb      	ldr	r3, [r7, #24]
 800960a:	fa02 f303 	lsl.w	r3, r2, r3
 800960e:	43da      	mvns	r2, r3
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	401a      	ands	r2, r3
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009618:	f04f 31ff 	mov.w	r1, #4294967295
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	fa01 f303 	lsl.w	r3, r1, r3
 8009622:	43d9      	mvns	r1, r3
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009628:	4313      	orrs	r3, r2
         );
}
 800962a:	4618      	mov	r0, r3
 800962c:	3724      	adds	r7, #36	@ 0x24
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr
	...

08009638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b082      	sub	sp, #8
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	3b01      	subs	r3, #1
 8009644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009648:	d301      	bcc.n	800964e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800964a:	2301      	movs	r3, #1
 800964c:	e00f      	b.n	800966e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800964e:	4a0a      	ldr	r2, [pc, #40]	@ (8009678 <SysTick_Config+0x40>)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	3b01      	subs	r3, #1
 8009654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009656:	210f      	movs	r1, #15
 8009658:	f04f 30ff 	mov.w	r0, #4294967295
 800965c:	f7ff ff8e 	bl	800957c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009660:	4b05      	ldr	r3, [pc, #20]	@ (8009678 <SysTick_Config+0x40>)
 8009662:	2200      	movs	r2, #0
 8009664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009666:	4b04      	ldr	r3, [pc, #16]	@ (8009678 <SysTick_Config+0x40>)
 8009668:	2207      	movs	r2, #7
 800966a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3708      	adds	r7, #8
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	e000e010 	.word	0xe000e010

0800967c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f7ff ff29 	bl	80094dc <__NVIC_SetPriorityGrouping>
}
 800968a:	bf00      	nop
 800968c:	3708      	adds	r7, #8
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}

08009692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009692:	b580      	push	{r7, lr}
 8009694:	b086      	sub	sp, #24
 8009696:	af00      	add	r7, sp, #0
 8009698:	4603      	mov	r3, r0
 800969a:	60b9      	str	r1, [r7, #8]
 800969c:	607a      	str	r2, [r7, #4]
 800969e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80096a0:	f7ff ff40 	bl	8009524 <__NVIC_GetPriorityGrouping>
 80096a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80096a6:	687a      	ldr	r2, [r7, #4]
 80096a8:	68b9      	ldr	r1, [r7, #8]
 80096aa:	6978      	ldr	r0, [r7, #20]
 80096ac:	f7ff ff90 	bl	80095d0 <NVIC_EncodePriority>
 80096b0:	4602      	mov	r2, r0
 80096b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096b6:	4611      	mov	r1, r2
 80096b8:	4618      	mov	r0, r3
 80096ba:	f7ff ff5f 	bl	800957c <__NVIC_SetPriority>
}
 80096be:	bf00      	nop
 80096c0:	3718      	adds	r7, #24
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}

080096c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b082      	sub	sp, #8
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	4603      	mov	r3, r0
 80096ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80096d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096d4:	4618      	mov	r0, r3
 80096d6:	f7ff ff33 	bl	8009540 <__NVIC_EnableIRQ>
}
 80096da:	bf00      	nop
 80096dc:	3708      	adds	r7, #8
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}

080096e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80096e2:	b580      	push	{r7, lr}
 80096e4:	b082      	sub	sp, #8
 80096e6:	af00      	add	r7, sp, #0
 80096e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f7ff ffa4 	bl	8009638 <SysTick_Config>
 80096f0:	4603      	mov	r3, r0
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3708      	adds	r7, #8
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}

080096fa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80096fa:	b580      	push	{r7, lr}
 80096fc:	b082      	sub	sp, #8
 80096fe:	af00      	add	r7, sp, #0
 8009700:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d101      	bne.n	800970c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009708:	2301      	movs	r3, #1
 800970a:	e014      	b.n	8009736 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	791b      	ldrb	r3, [r3, #4]
 8009710:	b2db      	uxtb	r3, r3
 8009712:	2b00      	cmp	r3, #0
 8009714:	d105      	bne.n	8009722 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2200      	movs	r2, #0
 800971a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f7fa fe6f 	bl	8004400 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2202      	movs	r2, #2
 8009726:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2200      	movs	r2, #0
 800972c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2201      	movs	r2, #1
 8009732:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009734:	2300      	movs	r3, #0
}
 8009736:	4618      	mov	r0, r3
 8009738:	3708      	adds	r7, #8
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
	...

08009740 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009740:	b480      	push	{r7}
 8009742:	b085      	sub	sp, #20
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d101      	bne.n	8009754 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	e056      	b.n	8009802 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	795b      	ldrb	r3, [r3, #5]
 8009758:	2b01      	cmp	r3, #1
 800975a:	d101      	bne.n	8009760 <HAL_DAC_Start+0x20>
 800975c:	2302      	movs	r3, #2
 800975e:	e050      	b.n	8009802 <HAL_DAC_Start+0xc2>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2201      	movs	r2, #1
 8009764:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2202      	movs	r2, #2
 800976a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	6819      	ldr	r1, [r3, #0]
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	f003 0310 	and.w	r3, r3, #16
 8009778:	2201      	movs	r2, #1
 800977a:	409a      	lsls	r2, r3
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	430a      	orrs	r2, r1
 8009782:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009784:	4b22      	ldr	r3, [pc, #136]	@ (8009810 <HAL_DAC_Start+0xd0>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	099b      	lsrs	r3, r3, #6
 800978a:	4a22      	ldr	r2, [pc, #136]	@ (8009814 <HAL_DAC_Start+0xd4>)
 800978c:	fba2 2303 	umull	r2, r3, r2, r3
 8009790:	099b      	lsrs	r3, r3, #6
 8009792:	3301      	adds	r3, #1
 8009794:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009796:	e002      	b.n	800979e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	3b01      	subs	r3, #1
 800979c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1f9      	bne.n	8009798 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d10f      	bne.n	80097ca <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80097b4:	2b02      	cmp	r3, #2
 80097b6:	d11d      	bne.n	80097f4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	685a      	ldr	r2, [r3, #4]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f042 0201 	orr.w	r2, r2, #1
 80097c6:	605a      	str	r2, [r3, #4]
 80097c8:	e014      	b.n	80097f4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	f003 0310 	and.w	r3, r3, #16
 80097da:	2102      	movs	r1, #2
 80097dc:	fa01 f303 	lsl.w	r3, r1, r3
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d107      	bne.n	80097f4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	685a      	ldr	r2, [r3, #4]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f042 0202 	orr.w	r2, r2, #2
 80097f2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2201      	movs	r2, #1
 80097f8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	2200      	movs	r2, #0
 80097fe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009800:	2300      	movs	r3, #0
}
 8009802:	4618      	mov	r0, r3
 8009804:	3714      	adds	r7, #20
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr
 800980e:	bf00      	nop
 8009810:	20000004 	.word	0x20000004
 8009814:	053e2d63 	.word	0x053e2d63

08009818 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009818:	b480      	push	{r7}
 800981a:	b087      	sub	sp, #28
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
 8009824:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8009826:	2300      	movs	r3, #0
 8009828:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d101      	bne.n	8009834 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8009830:	2301      	movs	r3, #1
 8009832:	e018      	b.n	8009866 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d105      	bne.n	8009852 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009846:	697a      	ldr	r2, [r7, #20]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	4413      	add	r3, r2
 800984c:	3308      	adds	r3, #8
 800984e:	617b      	str	r3, [r7, #20]
 8009850:	e004      	b.n	800985c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8009852:	697a      	ldr	r2, [r7, #20]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4413      	add	r3, r2
 8009858:	3314      	adds	r3, #20
 800985a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	461a      	mov	r2, r3
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8009864:	2300      	movs	r3, #0
}
 8009866:	4618      	mov	r0, r3
 8009868:	371c      	adds	r7, #28
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr
	...

08009874 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b08a      	sub	sp, #40	@ 0x28
 8009878:	af00      	add	r7, sp, #0
 800987a:	60f8      	str	r0, [r7, #12]
 800987c:	60b9      	str	r1, [r7, #8]
 800987e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009880:	2300      	movs	r3, #0
 8009882:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d002      	beq.n	8009890 <HAL_DAC_ConfigChannel+0x1c>
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d101      	bne.n	8009894 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8009890:	2301      	movs	r3, #1
 8009892:	e1a1      	b.n	8009bd8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	689b      	ldr	r3, [r3, #8]
 8009898:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	795b      	ldrb	r3, [r3, #5]
 800989e:	2b01      	cmp	r3, #1
 80098a0:	d101      	bne.n	80098a6 <HAL_DAC_ConfigChannel+0x32>
 80098a2:	2302      	movs	r3, #2
 80098a4:	e198      	b.n	8009bd8 <HAL_DAC_ConfigChannel+0x364>
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2201      	movs	r2, #1
 80098aa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2202      	movs	r2, #2
 80098b0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	2b04      	cmp	r3, #4
 80098b8:	d17a      	bne.n	80099b0 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80098ba:	f7fe f9b1 	bl	8007c20 <HAL_GetTick>
 80098be:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d13d      	bne.n	8009942 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80098c6:	e018      	b.n	80098fa <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80098c8:	f7fe f9aa 	bl	8007c20 <HAL_GetTick>
 80098cc:	4602      	mov	r2, r0
 80098ce:	69bb      	ldr	r3, [r7, #24]
 80098d0:	1ad3      	subs	r3, r2, r3
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d911      	bls.n	80098fa <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d00a      	beq.n	80098fa <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	f043 0208 	orr.w	r2, r3, #8
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2203      	movs	r2, #3
 80098f4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80098f6:	2303      	movs	r3, #3
 80098f8:	e16e      	b.n	8009bd8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009900:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009904:	2b00      	cmp	r3, #0
 8009906:	d1df      	bne.n	80098c8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	68ba      	ldr	r2, [r7, #8]
 800990e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009910:	641a      	str	r2, [r3, #64]	@ 0x40
 8009912:	e020      	b.n	8009956 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009914:	f7fe f984 	bl	8007c20 <HAL_GetTick>
 8009918:	4602      	mov	r2, r0
 800991a:	69bb      	ldr	r3, [r7, #24]
 800991c:	1ad3      	subs	r3, r2, r3
 800991e:	2b01      	cmp	r3, #1
 8009920:	d90f      	bls.n	8009942 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009928:	2b00      	cmp	r3, #0
 800992a:	da0a      	bge.n	8009942 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	f043 0208 	orr.w	r2, r3, #8
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2203      	movs	r2, #3
 800993c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800993e:	2303      	movs	r3, #3
 8009940:	e14a      	b.n	8009bd8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009948:	2b00      	cmp	r3, #0
 800994a:	dbe3      	blt.n	8009914 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	68ba      	ldr	r2, [r7, #8]
 8009952:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009954:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f003 0310 	and.w	r3, r3, #16
 8009962:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8009966:	fa01 f303 	lsl.w	r3, r1, r3
 800996a:	43db      	mvns	r3, r3
 800996c:	ea02 0103 	and.w	r1, r2, r3
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f003 0310 	and.w	r3, r3, #16
 800997a:	409a      	lsls	r2, r3
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	430a      	orrs	r2, r1
 8009982:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f003 0310 	and.w	r3, r3, #16
 8009990:	21ff      	movs	r1, #255	@ 0xff
 8009992:	fa01 f303 	lsl.w	r3, r1, r3
 8009996:	43db      	mvns	r3, r3
 8009998:	ea02 0103 	and.w	r1, r2, r3
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f003 0310 	and.w	r3, r3, #16
 80099a6:	409a      	lsls	r2, r3
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	430a      	orrs	r2, r1
 80099ae:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	69db      	ldr	r3, [r3, #28]
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d11d      	bne.n	80099f4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099be:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f003 0310 	and.w	r3, r3, #16
 80099c6:	221f      	movs	r2, #31
 80099c8:	fa02 f303 	lsl.w	r3, r2, r3
 80099cc:	43db      	mvns	r3, r3
 80099ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099d0:	4013      	ands	r3, r2
 80099d2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	6a1b      	ldr	r3, [r3, #32]
 80099d8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f003 0310 	and.w	r3, r3, #16
 80099e0:	697a      	ldr	r2, [r7, #20]
 80099e2:	fa02 f303 	lsl.w	r3, r2, r3
 80099e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099e8:	4313      	orrs	r3, r2
 80099ea:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099f2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099fa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f003 0310 	and.w	r3, r3, #16
 8009a02:	2207      	movs	r2, #7
 8009a04:	fa02 f303 	lsl.w	r3, r2, r3
 8009a08:	43db      	mvns	r3, r3
 8009a0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a0c:	4013      	ands	r3, r2
 8009a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	699b      	ldr	r3, [r3, #24]
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d102      	bne.n	8009a1e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	623b      	str	r3, [r7, #32]
 8009a1c:	e00f      	b.n	8009a3e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	699b      	ldr	r3, [r3, #24]
 8009a22:	2b02      	cmp	r3, #2
 8009a24:	d102      	bne.n	8009a2c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009a26:	2301      	movs	r3, #1
 8009a28:	623b      	str	r3, [r7, #32]
 8009a2a:	e008      	b.n	8009a3e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	695b      	ldr	r3, [r3, #20]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d102      	bne.n	8009a3a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009a34:	2301      	movs	r3, #1
 8009a36:	623b      	str	r3, [r7, #32]
 8009a38:	e001      	b.n	8009a3e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	689a      	ldr	r2, [r3, #8]
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	4313      	orrs	r3, r2
 8009a48:	6a3a      	ldr	r2, [r7, #32]
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f003 0310 	and.w	r3, r3, #16
 8009a54:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009a58:	fa02 f303 	lsl.w	r3, r2, r3
 8009a5c:	43db      	mvns	r3, r3
 8009a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a60:	4013      	ands	r3, r2
 8009a62:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	791b      	ldrb	r3, [r3, #4]
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d102      	bne.n	8009a72 <HAL_DAC_ConfigChannel+0x1fe>
 8009a6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009a70:	e000      	b.n	8009a74 <HAL_DAC_ConfigChannel+0x200>
 8009a72:	2300      	movs	r3, #0
 8009a74:	697a      	ldr	r2, [r7, #20]
 8009a76:	4313      	orrs	r3, r2
 8009a78:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f003 0310 	and.w	r3, r3, #16
 8009a80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a84:	fa02 f303 	lsl.w	r3, r2, r3
 8009a88:	43db      	mvns	r3, r3
 8009a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a8c:	4013      	ands	r3, r2
 8009a8e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	795b      	ldrb	r3, [r3, #5]
 8009a94:	2b01      	cmp	r3, #1
 8009a96:	d102      	bne.n	8009a9e <HAL_DAC_ConfigChannel+0x22a>
 8009a98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009a9c:	e000      	b.n	8009aa0 <HAL_DAC_ConfigChannel+0x22c>
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	697a      	ldr	r2, [r7, #20]
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8009aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8009aac:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	2b02      	cmp	r3, #2
 8009ab4:	d114      	bne.n	8009ae0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8009ab6:	f003 ff2f 	bl	800d918 <HAL_RCC_GetHCLKFreq>
 8009aba:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	4a48      	ldr	r2, [pc, #288]	@ (8009be0 <HAL_DAC_ConfigChannel+0x36c>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d904      	bls.n	8009ace <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8009ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009aca:	627b      	str	r3, [r7, #36]	@ 0x24
 8009acc:	e00f      	b.n	8009aee <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	4a44      	ldr	r2, [pc, #272]	@ (8009be4 <HAL_DAC_ConfigChannel+0x370>)
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d90a      	bls.n	8009aec <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009adc:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ade:	e006      	b.n	8009aee <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009aea:	e000      	b.n	8009aee <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8009aec:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f003 0310 	and.w	r3, r3, #16
 8009af4:	697a      	ldr	r2, [r7, #20]
 8009af6:	fa02 f303 	lsl.w	r3, r2, r3
 8009afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009afc:	4313      	orrs	r3, r2
 8009afe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b06:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	6819      	ldr	r1, [r3, #0]
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f003 0310 	and.w	r3, r3, #16
 8009b14:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8009b18:	fa02 f303 	lsl.w	r3, r2, r3
 8009b1c:	43da      	mvns	r2, r3
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	400a      	ands	r2, r1
 8009b24:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f003 0310 	and.w	r3, r3, #16
 8009b34:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8009b38:	fa02 f303 	lsl.w	r3, r2, r3
 8009b3c:	43db      	mvns	r3, r3
 8009b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b40:	4013      	ands	r3, r2
 8009b42:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	68db      	ldr	r3, [r3, #12]
 8009b48:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f003 0310 	and.w	r3, r3, #16
 8009b50:	697a      	ldr	r2, [r7, #20]
 8009b52:	fa02 f303 	lsl.w	r3, r2, r3
 8009b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b62:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	6819      	ldr	r1, [r3, #0]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	f003 0310 	and.w	r3, r3, #16
 8009b70:	22c0      	movs	r2, #192	@ 0xc0
 8009b72:	fa02 f303 	lsl.w	r3, r2, r3
 8009b76:	43da      	mvns	r2, r3
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	400a      	ands	r2, r1
 8009b7e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	089b      	lsrs	r3, r3, #2
 8009b86:	f003 030f 	and.w	r3, r3, #15
 8009b8a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	691b      	ldr	r3, [r3, #16]
 8009b90:	089b      	lsrs	r3, r3, #2
 8009b92:	021b      	lsls	r3, r3, #8
 8009b94:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009b98:	697a      	ldr	r2, [r7, #20]
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f003 0310 	and.w	r3, r3, #16
 8009baa:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8009bae:	fa01 f303 	lsl.w	r3, r1, r3
 8009bb2:	43db      	mvns	r3, r3
 8009bb4:	ea02 0103 	and.w	r1, r2, r3
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f003 0310 	and.w	r3, r3, #16
 8009bbe:	697a      	ldr	r2, [r7, #20]
 8009bc0:	409a      	lsls	r2, r3
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	430a      	orrs	r2, r1
 8009bc8:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	2201      	movs	r2, #1
 8009bce:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8009bd6:	7ffb      	ldrb	r3, [r7, #31]
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3728      	adds	r7, #40	@ 0x28
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}
 8009be0:	09896800 	.word	0x09896800
 8009be4:	04c4b400 	.word	0x04c4b400

08009be8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b084      	sub	sp, #16
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d101      	bne.n	8009bfa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	e08d      	b.n	8009d16 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	461a      	mov	r2, r3
 8009c00:	4b47      	ldr	r3, [pc, #284]	@ (8009d20 <HAL_DMA_Init+0x138>)
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d80f      	bhi.n	8009c26 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	4b45      	ldr	r3, [pc, #276]	@ (8009d24 <HAL_DMA_Init+0x13c>)
 8009c0e:	4413      	add	r3, r2
 8009c10:	4a45      	ldr	r2, [pc, #276]	@ (8009d28 <HAL_DMA_Init+0x140>)
 8009c12:	fba2 2303 	umull	r2, r3, r2, r3
 8009c16:	091b      	lsrs	r3, r3, #4
 8009c18:	009a      	lsls	r2, r3, #2
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4a42      	ldr	r2, [pc, #264]	@ (8009d2c <HAL_DMA_Init+0x144>)
 8009c22:	641a      	str	r2, [r3, #64]	@ 0x40
 8009c24:	e00e      	b.n	8009c44 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	4b40      	ldr	r3, [pc, #256]	@ (8009d30 <HAL_DMA_Init+0x148>)
 8009c2e:	4413      	add	r3, r2
 8009c30:	4a3d      	ldr	r2, [pc, #244]	@ (8009d28 <HAL_DMA_Init+0x140>)
 8009c32:	fba2 2303 	umull	r2, r3, r2, r3
 8009c36:	091b      	lsrs	r3, r3, #4
 8009c38:	009a      	lsls	r2, r3, #2
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	4a3c      	ldr	r2, [pc, #240]	@ (8009d34 <HAL_DMA_Init+0x14c>)
 8009c42:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2202      	movs	r2, #2
 8009c48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c5e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009c68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	691b      	ldr	r3, [r3, #16]
 8009c6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	699b      	ldr	r3, [r3, #24]
 8009c7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009c80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6a1b      	ldr	r3, [r3, #32]
 8009c86:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009c88:	68fa      	ldr	r2, [r7, #12]
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 fa76 	bl	800a188 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ca4:	d102      	bne.n	8009cac <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	685a      	ldr	r2, [r3, #4]
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009cb4:	b2d2      	uxtb	r2, r2
 8009cb6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009cc0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	685b      	ldr	r3, [r3, #4]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d010      	beq.n	8009cec <HAL_DMA_Init+0x104>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	685b      	ldr	r3, [r3, #4]
 8009cce:	2b04      	cmp	r3, #4
 8009cd0:	d80c      	bhi.n	8009cec <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 fa96 	bl	800a204 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cdc:	2200      	movs	r2, #0
 8009cde:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009ce8:	605a      	str	r2, [r3, #4]
 8009cea:	e008      	b.n	8009cfe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2200      	movs	r2, #0
 8009d02:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	2201      	movs	r2, #1
 8009d08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009d14:	2300      	movs	r3, #0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3710      	adds	r7, #16
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd80      	pop	{r7, pc}
 8009d1e:	bf00      	nop
 8009d20:	40020407 	.word	0x40020407
 8009d24:	bffdfff8 	.word	0xbffdfff8
 8009d28:	cccccccd 	.word	0xcccccccd
 8009d2c:	40020000 	.word	0x40020000
 8009d30:	bffdfbf8 	.word	0xbffdfbf8
 8009d34:	40020400 	.word	0x40020400

08009d38 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b086      	sub	sp, #24
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	60f8      	str	r0, [r7, #12]
 8009d40:	60b9      	str	r1, [r7, #8]
 8009d42:	607a      	str	r2, [r7, #4]
 8009d44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d46:	2300      	movs	r3, #0
 8009d48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009d50:	2b01      	cmp	r3, #1
 8009d52:	d101      	bne.n	8009d58 <HAL_DMA_Start_IT+0x20>
 8009d54:	2302      	movs	r3, #2
 8009d56:	e066      	b.n	8009e26 <HAL_DMA_Start_IT+0xee>
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	d155      	bne.n	8009e18 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2202      	movs	r2, #2
 8009d70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2200      	movs	r2, #0
 8009d78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	681a      	ldr	r2, [r3, #0]
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f022 0201 	bic.w	r2, r2, #1
 8009d88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	68b9      	ldr	r1, [r7, #8]
 8009d90:	68f8      	ldr	r0, [r7, #12]
 8009d92:	f000 f9bb 	bl	800a10c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d008      	beq.n	8009db0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	681a      	ldr	r2, [r3, #0]
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f042 020e 	orr.w	r2, r2, #14
 8009dac:	601a      	str	r2, [r3, #0]
 8009dae:	e00f      	b.n	8009dd0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f022 0204 	bic.w	r2, r2, #4
 8009dbe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	681a      	ldr	r2, [r3, #0]
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f042 020a 	orr.w	r2, r2, #10
 8009dce:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d007      	beq.n	8009dee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009de2:	681a      	ldr	r2, [r3, #0]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009de8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009dec:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d007      	beq.n	8009e06 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dfa:	681a      	ldr	r2, [r3, #0]
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009e04:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681a      	ldr	r2, [r3, #0]
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f042 0201 	orr.w	r2, r2, #1
 8009e14:	601a      	str	r2, [r3, #0]
 8009e16:	e005      	b.n	8009e24 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8009e20:	2302      	movs	r3, #2
 8009e22:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009e24:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3718      	adds	r7, #24
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}

08009e2e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b085      	sub	sp, #20
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e36:	2300      	movs	r3, #0
 8009e38:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009e40:	b2db      	uxtb	r3, r3
 8009e42:	2b02      	cmp	r3, #2
 8009e44:	d005      	beq.n	8009e52 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2204      	movs	r2, #4
 8009e4a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	73fb      	strb	r3, [r7, #15]
 8009e50:	e037      	b.n	8009ec2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	681a      	ldr	r2, [r3, #0]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f022 020e 	bic.w	r2, r2, #14
 8009e60:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009e70:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	681a      	ldr	r2, [r3, #0]
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f022 0201 	bic.w	r2, r2, #1
 8009e80:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e86:	f003 021f 	and.w	r2, r3, #31
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e8e:	2101      	movs	r1, #1
 8009e90:	fa01 f202 	lsl.w	r2, r1, r2
 8009e94:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e9a:	687a      	ldr	r2, [r7, #4]
 8009e9c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009e9e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d00c      	beq.n	8009ec2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eac:	681a      	ldr	r2, [r3, #0]
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eb2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009eb6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009ec0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2201      	movs	r2, #1
 8009ec6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8009ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3714      	adds	r7, #20
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr

08009ee0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b084      	sub	sp, #16
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	2b02      	cmp	r3, #2
 8009ef6:	d00d      	beq.n	8009f14 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2204      	movs	r2, #4
 8009efc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2201      	movs	r2, #1
 8009f02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	73fb      	strb	r3, [r7, #15]
 8009f12:	e047      	b.n	8009fa4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f022 020e 	bic.w	r2, r2, #14
 8009f22:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	681a      	ldr	r2, [r3, #0]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f022 0201 	bic.w	r2, r2, #1
 8009f32:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f38:	681a      	ldr	r2, [r3, #0]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009f3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009f42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f48:	f003 021f 	and.w	r2, r3, #31
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f50:	2101      	movs	r1, #1
 8009f52:	fa01 f202 	lsl.w	r2, r1, r2
 8009f56:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f5c:	687a      	ldr	r2, [r7, #4]
 8009f5e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009f60:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d00c      	beq.n	8009f84 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f6e:	681a      	ldr	r2, [r3, #0]
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009f78:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009f82:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2201      	movs	r2, #1
 8009f88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d003      	beq.n	8009fa4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	4798      	blx	r3
    }
  }
  return status;
 8009fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}

08009fae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009fae:	b580      	push	{r7, lr}
 8009fb0:	b084      	sub	sp, #16
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fca:	f003 031f 	and.w	r3, r3, #31
 8009fce:	2204      	movs	r2, #4
 8009fd0:	409a      	lsls	r2, r3
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	4013      	ands	r3, r2
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d026      	beq.n	800a028 <HAL_DMA_IRQHandler+0x7a>
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	f003 0304 	and.w	r3, r3, #4
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d021      	beq.n	800a028 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f003 0320 	and.w	r3, r3, #32
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d107      	bne.n	800a002 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f022 0204 	bic.w	r2, r2, #4
 800a000:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a006:	f003 021f 	and.w	r2, r3, #31
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a00e:	2104      	movs	r1, #4
 800a010:	fa01 f202 	lsl.w	r2, r1, r2
 800a014:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d071      	beq.n	800a102 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a026:	e06c      	b.n	800a102 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a02c:	f003 031f 	and.w	r3, r3, #31
 800a030:	2202      	movs	r2, #2
 800a032:	409a      	lsls	r2, r3
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	4013      	ands	r3, r2
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d02e      	beq.n	800a09a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	f003 0302 	and.w	r3, r3, #2
 800a042:	2b00      	cmp	r3, #0
 800a044:	d029      	beq.n	800a09a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f003 0320 	and.w	r3, r3, #32
 800a050:	2b00      	cmp	r3, #0
 800a052:	d10b      	bne.n	800a06c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f022 020a 	bic.w	r2, r2, #10
 800a062:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a070:	f003 021f 	and.w	r2, r3, #31
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a078:	2102      	movs	r1, #2
 800a07a:	fa01 f202 	lsl.w	r2, r1, r2
 800a07e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2200      	movs	r2, #0
 800a084:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d038      	beq.n	800a102 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a098:	e033      	b.n	800a102 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a09e:	f003 031f 	and.w	r3, r3, #31
 800a0a2:	2208      	movs	r2, #8
 800a0a4:	409a      	lsls	r2, r3
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	4013      	ands	r3, r2
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d02a      	beq.n	800a104 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	f003 0308 	and.w	r3, r3, #8
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d025      	beq.n	800a104 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	681a      	ldr	r2, [r3, #0]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f022 020e 	bic.w	r2, r2, #14
 800a0c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0cc:	f003 021f 	and.w	r2, r3, #31
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0d4:	2101      	movs	r1, #1
 800a0d6:	fa01 f202 	lsl.w	r2, r1, r2
 800a0da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2201      	movs	r2, #1
 800a0e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d004      	beq.n	800a104 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a102:	bf00      	nop
 800a104:	bf00      	nop
}
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b085      	sub	sp, #20
 800a110:	af00      	add	r7, sp, #0
 800a112:	60f8      	str	r0, [r7, #12]
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	607a      	str	r2, [r7, #4]
 800a118:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a11e:	68fa      	ldr	r2, [r7, #12]
 800a120:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a122:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d004      	beq.n	800a136 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a130:	68fa      	ldr	r2, [r7, #12]
 800a132:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a134:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a13a:	f003 021f 	and.w	r2, r3, #31
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a142:	2101      	movs	r1, #1
 800a144:	fa01 f202 	lsl.w	r2, r1, r2
 800a148:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	683a      	ldr	r2, [r7, #0]
 800a150:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	2b10      	cmp	r3, #16
 800a158:	d108      	bne.n	800a16c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	68ba      	ldr	r2, [r7, #8]
 800a168:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a16a:	e007      	b.n	800a17c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	68ba      	ldr	r2, [r7, #8]
 800a172:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	60da      	str	r2, [r3, #12]
}
 800a17c:	bf00      	nop
 800a17e:	3714      	adds	r7, #20
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a188:	b480      	push	{r7}
 800a18a:	b087      	sub	sp, #28
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	461a      	mov	r2, r3
 800a196:	4b16      	ldr	r3, [pc, #88]	@ (800a1f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a198:	429a      	cmp	r2, r3
 800a19a:	d802      	bhi.n	800a1a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a19c:	4b15      	ldr	r3, [pc, #84]	@ (800a1f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a19e:	617b      	str	r3, [r7, #20]
 800a1a0:	e001      	b.n	800a1a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800a1a2:	4b15      	ldr	r3, [pc, #84]	@ (800a1f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a1a4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	b2db      	uxtb	r3, r3
 800a1b0:	3b08      	subs	r3, #8
 800a1b2:	4a12      	ldr	r2, [pc, #72]	@ (800a1fc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a1b4:	fba2 2303 	umull	r2, r3, r2, r3
 800a1b8:	091b      	lsrs	r3, r3, #4
 800a1ba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1c0:	089b      	lsrs	r3, r3, #2
 800a1c2:	009a      	lsls	r2, r3, #2
 800a1c4:	693b      	ldr	r3, [r7, #16]
 800a1c6:	4413      	add	r3, r2
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	4a0b      	ldr	r2, [pc, #44]	@ (800a200 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a1d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f003 031f 	and.w	r3, r3, #31
 800a1da:	2201      	movs	r2, #1
 800a1dc:	409a      	lsls	r2, r3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a1e2:	bf00      	nop
 800a1e4:	371c      	adds	r7, #28
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	40020407 	.word	0x40020407
 800a1f4:	40020800 	.word	0x40020800
 800a1f8:	40020820 	.word	0x40020820
 800a1fc:	cccccccd 	.word	0xcccccccd
 800a200:	40020880 	.word	0x40020880

0800a204 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a204:	b480      	push	{r7}
 800a206:	b085      	sub	sp, #20
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	685b      	ldr	r3, [r3, #4]
 800a210:	b2db      	uxtb	r3, r3
 800a212:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a214:	68fa      	ldr	r2, [r7, #12]
 800a216:	4b0b      	ldr	r3, [pc, #44]	@ (800a244 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a218:	4413      	add	r3, r2
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	461a      	mov	r2, r3
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	4a08      	ldr	r2, [pc, #32]	@ (800a248 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a226:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	3b01      	subs	r3, #1
 800a22c:	f003 031f 	and.w	r3, r3, #31
 800a230:	2201      	movs	r2, #1
 800a232:	409a      	lsls	r2, r3
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a238:	bf00      	nop
 800a23a:	3714      	adds	r7, #20
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr
 800a244:	1000823f 	.word	0x1000823f
 800a248:	40020940 	.word	0x40020940

0800a24c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b087      	sub	sp, #28
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a256:	2300      	movs	r3, #0
 800a258:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a25a:	e15a      	b.n	800a512 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	681a      	ldr	r2, [r3, #0]
 800a260:	2101      	movs	r1, #1
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	fa01 f303 	lsl.w	r3, r1, r3
 800a268:	4013      	ands	r3, r2
 800a26a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	f000 814c 	beq.w	800a50c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	f003 0303 	and.w	r3, r3, #3
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	d005      	beq.n	800a28c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a288:	2b02      	cmp	r3, #2
 800a28a:	d130      	bne.n	800a2ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	005b      	lsls	r3, r3, #1
 800a296:	2203      	movs	r2, #3
 800a298:	fa02 f303 	lsl.w	r3, r2, r3
 800a29c:	43db      	mvns	r3, r3
 800a29e:	693a      	ldr	r2, [r7, #16]
 800a2a0:	4013      	ands	r3, r2
 800a2a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	68da      	ldr	r2, [r3, #12]
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	005b      	lsls	r3, r3, #1
 800a2ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a2b0:	693a      	ldr	r2, [r7, #16]
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	693a      	ldr	r2, [r7, #16]
 800a2ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a2ca:	43db      	mvns	r3, r3
 800a2cc:	693a      	ldr	r2, [r7, #16]
 800a2ce:	4013      	ands	r3, r2
 800a2d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	685b      	ldr	r3, [r3, #4]
 800a2d6:	091b      	lsrs	r3, r3, #4
 800a2d8:	f003 0201 	and.w	r2, r3, #1
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	fa02 f303 	lsl.w	r3, r2, r3
 800a2e2:	693a      	ldr	r2, [r7, #16]
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	693a      	ldr	r2, [r7, #16]
 800a2ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	f003 0303 	and.w	r3, r3, #3
 800a2f6:	2b03      	cmp	r3, #3
 800a2f8:	d017      	beq.n	800a32a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	68db      	ldr	r3, [r3, #12]
 800a2fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	005b      	lsls	r3, r3, #1
 800a304:	2203      	movs	r2, #3
 800a306:	fa02 f303 	lsl.w	r3, r2, r3
 800a30a:	43db      	mvns	r3, r3
 800a30c:	693a      	ldr	r2, [r7, #16]
 800a30e:	4013      	ands	r3, r2
 800a310:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	689a      	ldr	r2, [r3, #8]
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	005b      	lsls	r3, r3, #1
 800a31a:	fa02 f303 	lsl.w	r3, r2, r3
 800a31e:	693a      	ldr	r2, [r7, #16]
 800a320:	4313      	orrs	r3, r2
 800a322:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	693a      	ldr	r2, [r7, #16]
 800a328:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	f003 0303 	and.w	r3, r3, #3
 800a332:	2b02      	cmp	r3, #2
 800a334:	d123      	bne.n	800a37e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	08da      	lsrs	r2, r3, #3
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	3208      	adds	r2, #8
 800a33e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a342:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	f003 0307 	and.w	r3, r3, #7
 800a34a:	009b      	lsls	r3, r3, #2
 800a34c:	220f      	movs	r2, #15
 800a34e:	fa02 f303 	lsl.w	r3, r2, r3
 800a352:	43db      	mvns	r3, r3
 800a354:	693a      	ldr	r2, [r7, #16]
 800a356:	4013      	ands	r3, r2
 800a358:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	691a      	ldr	r2, [r3, #16]
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	f003 0307 	and.w	r3, r3, #7
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	fa02 f303 	lsl.w	r3, r2, r3
 800a36a:	693a      	ldr	r2, [r7, #16]
 800a36c:	4313      	orrs	r3, r2
 800a36e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a370:	697b      	ldr	r3, [r7, #20]
 800a372:	08da      	lsrs	r2, r3, #3
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	3208      	adds	r2, #8
 800a378:	6939      	ldr	r1, [r7, #16]
 800a37a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a384:	697b      	ldr	r3, [r7, #20]
 800a386:	005b      	lsls	r3, r3, #1
 800a388:	2203      	movs	r2, #3
 800a38a:	fa02 f303 	lsl.w	r3, r2, r3
 800a38e:	43db      	mvns	r3, r3
 800a390:	693a      	ldr	r2, [r7, #16]
 800a392:	4013      	ands	r3, r2
 800a394:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	685b      	ldr	r3, [r3, #4]
 800a39a:	f003 0203 	and.w	r2, r3, #3
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	005b      	lsls	r3, r3, #1
 800a3a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a3a6:	693a      	ldr	r2, [r7, #16]
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	693a      	ldr	r2, [r7, #16]
 800a3b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	685b      	ldr	r3, [r3, #4]
 800a3b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	f000 80a6 	beq.w	800a50c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a3c0:	4b5b      	ldr	r3, [pc, #364]	@ (800a530 <HAL_GPIO_Init+0x2e4>)
 800a3c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3c4:	4a5a      	ldr	r2, [pc, #360]	@ (800a530 <HAL_GPIO_Init+0x2e4>)
 800a3c6:	f043 0301 	orr.w	r3, r3, #1
 800a3ca:	6613      	str	r3, [r2, #96]	@ 0x60
 800a3cc:	4b58      	ldr	r3, [pc, #352]	@ (800a530 <HAL_GPIO_Init+0x2e4>)
 800a3ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3d0:	f003 0301 	and.w	r3, r3, #1
 800a3d4:	60bb      	str	r3, [r7, #8]
 800a3d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a3d8:	4a56      	ldr	r2, [pc, #344]	@ (800a534 <HAL_GPIO_Init+0x2e8>)
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	089b      	lsrs	r3, r3, #2
 800a3de:	3302      	adds	r3, #2
 800a3e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	f003 0303 	and.w	r3, r3, #3
 800a3ec:	009b      	lsls	r3, r3, #2
 800a3ee:	220f      	movs	r2, #15
 800a3f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a3f4:	43db      	mvns	r3, r3
 800a3f6:	693a      	ldr	r2, [r7, #16]
 800a3f8:	4013      	ands	r3, r2
 800a3fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a402:	d01f      	beq.n	800a444 <HAL_GPIO_Init+0x1f8>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	4a4c      	ldr	r2, [pc, #304]	@ (800a538 <HAL_GPIO_Init+0x2ec>)
 800a408:	4293      	cmp	r3, r2
 800a40a:	d019      	beq.n	800a440 <HAL_GPIO_Init+0x1f4>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	4a4b      	ldr	r2, [pc, #300]	@ (800a53c <HAL_GPIO_Init+0x2f0>)
 800a410:	4293      	cmp	r3, r2
 800a412:	d013      	beq.n	800a43c <HAL_GPIO_Init+0x1f0>
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	4a4a      	ldr	r2, [pc, #296]	@ (800a540 <HAL_GPIO_Init+0x2f4>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d00d      	beq.n	800a438 <HAL_GPIO_Init+0x1ec>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	4a49      	ldr	r2, [pc, #292]	@ (800a544 <HAL_GPIO_Init+0x2f8>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d007      	beq.n	800a434 <HAL_GPIO_Init+0x1e8>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	4a48      	ldr	r2, [pc, #288]	@ (800a548 <HAL_GPIO_Init+0x2fc>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d101      	bne.n	800a430 <HAL_GPIO_Init+0x1e4>
 800a42c:	2305      	movs	r3, #5
 800a42e:	e00a      	b.n	800a446 <HAL_GPIO_Init+0x1fa>
 800a430:	2306      	movs	r3, #6
 800a432:	e008      	b.n	800a446 <HAL_GPIO_Init+0x1fa>
 800a434:	2304      	movs	r3, #4
 800a436:	e006      	b.n	800a446 <HAL_GPIO_Init+0x1fa>
 800a438:	2303      	movs	r3, #3
 800a43a:	e004      	b.n	800a446 <HAL_GPIO_Init+0x1fa>
 800a43c:	2302      	movs	r3, #2
 800a43e:	e002      	b.n	800a446 <HAL_GPIO_Init+0x1fa>
 800a440:	2301      	movs	r3, #1
 800a442:	e000      	b.n	800a446 <HAL_GPIO_Init+0x1fa>
 800a444:	2300      	movs	r3, #0
 800a446:	697a      	ldr	r2, [r7, #20]
 800a448:	f002 0203 	and.w	r2, r2, #3
 800a44c:	0092      	lsls	r2, r2, #2
 800a44e:	4093      	lsls	r3, r2
 800a450:	693a      	ldr	r2, [r7, #16]
 800a452:	4313      	orrs	r3, r2
 800a454:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a456:	4937      	ldr	r1, [pc, #220]	@ (800a534 <HAL_GPIO_Init+0x2e8>)
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	089b      	lsrs	r3, r3, #2
 800a45c:	3302      	adds	r3, #2
 800a45e:	693a      	ldr	r2, [r7, #16]
 800a460:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a464:	4b39      	ldr	r3, [pc, #228]	@ (800a54c <HAL_GPIO_Init+0x300>)
 800a466:	689b      	ldr	r3, [r3, #8]
 800a468:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	43db      	mvns	r3, r3
 800a46e:	693a      	ldr	r2, [r7, #16]
 800a470:	4013      	ands	r3, r2
 800a472:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d003      	beq.n	800a488 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a480:	693a      	ldr	r2, [r7, #16]
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	4313      	orrs	r3, r2
 800a486:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a488:	4a30      	ldr	r2, [pc, #192]	@ (800a54c <HAL_GPIO_Init+0x300>)
 800a48a:	693b      	ldr	r3, [r7, #16]
 800a48c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a48e:	4b2f      	ldr	r3, [pc, #188]	@ (800a54c <HAL_GPIO_Init+0x300>)
 800a490:	68db      	ldr	r3, [r3, #12]
 800a492:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	43db      	mvns	r3, r3
 800a498:	693a      	ldr	r2, [r7, #16]
 800a49a:	4013      	ands	r3, r2
 800a49c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	685b      	ldr	r3, [r3, #4]
 800a4a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d003      	beq.n	800a4b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a4aa:	693a      	ldr	r2, [r7, #16]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a4b2:	4a26      	ldr	r2, [pc, #152]	@ (800a54c <HAL_GPIO_Init+0x300>)
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a4b8:	4b24      	ldr	r3, [pc, #144]	@ (800a54c <HAL_GPIO_Init+0x300>)
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	43db      	mvns	r3, r3
 800a4c2:	693a      	ldr	r2, [r7, #16]
 800a4c4:	4013      	ands	r3, r2
 800a4c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	685b      	ldr	r3, [r3, #4]
 800a4cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d003      	beq.n	800a4dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a4d4:	693a      	ldr	r2, [r7, #16]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a4dc:	4a1b      	ldr	r2, [pc, #108]	@ (800a54c <HAL_GPIO_Init+0x300>)
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a4e2:	4b1a      	ldr	r3, [pc, #104]	@ (800a54c <HAL_GPIO_Init+0x300>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	43db      	mvns	r3, r3
 800a4ec:	693a      	ldr	r2, [r7, #16]
 800a4ee:	4013      	ands	r3, r2
 800a4f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d003      	beq.n	800a506 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	4313      	orrs	r3, r2
 800a504:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a506:	4a11      	ldr	r2, [pc, #68]	@ (800a54c <HAL_GPIO_Init+0x300>)
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	3301      	adds	r3, #1
 800a510:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	681a      	ldr	r2, [r3, #0]
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	fa22 f303 	lsr.w	r3, r2, r3
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	f47f ae9d 	bne.w	800a25c <HAL_GPIO_Init+0x10>
  }
}
 800a522:	bf00      	nop
 800a524:	bf00      	nop
 800a526:	371c      	adds	r7, #28
 800a528:	46bd      	mov	sp, r7
 800a52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52e:	4770      	bx	lr
 800a530:	40021000 	.word	0x40021000
 800a534:	40010000 	.word	0x40010000
 800a538:	48000400 	.word	0x48000400
 800a53c:	48000800 	.word	0x48000800
 800a540:	48000c00 	.word	0x48000c00
 800a544:	48001000 	.word	0x48001000
 800a548:	48001400 	.word	0x48001400
 800a54c:	40010400 	.word	0x40010400

0800a550 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a550:	b480      	push	{r7}
 800a552:	b085      	sub	sp, #20
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	460b      	mov	r3, r1
 800a55a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	691a      	ldr	r2, [r3, #16]
 800a560:	887b      	ldrh	r3, [r7, #2]
 800a562:	4013      	ands	r3, r2
 800a564:	2b00      	cmp	r3, #0
 800a566:	d002      	beq.n	800a56e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a568:	2301      	movs	r3, #1
 800a56a:	73fb      	strb	r3, [r7, #15]
 800a56c:	e001      	b.n	800a572 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a56e:	2300      	movs	r3, #0
 800a570:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a572:	7bfb      	ldrb	r3, [r7, #15]
}
 800a574:	4618      	mov	r0, r3
 800a576:	3714      	adds	r7, #20
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr

0800a580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a580:	b480      	push	{r7}
 800a582:	b083      	sub	sp, #12
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	460b      	mov	r3, r1
 800a58a:	807b      	strh	r3, [r7, #2]
 800a58c:	4613      	mov	r3, r2
 800a58e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a590:	787b      	ldrb	r3, [r7, #1]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d003      	beq.n	800a59e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a596:	887a      	ldrh	r2, [r7, #2]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a59c:	e002      	b.n	800a5a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a59e:	887a      	ldrh	r2, [r7, #2]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a5a4:	bf00      	nop
 800a5a6:	370c      	adds	r7, #12
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ae:	4770      	bx	lr

0800a5b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b082      	sub	sp, #8
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d101      	bne.n	800a5c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	e08d      	b.n	800a6de <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5c8:	b2db      	uxtb	r3, r3
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d106      	bne.n	800a5dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f7f9 ff50 	bl	800447c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2224      	movs	r2, #36	@ 0x24
 800a5e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	681a      	ldr	r2, [r3, #0]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f022 0201 	bic.w	r2, r2, #1
 800a5f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	685a      	ldr	r2, [r3, #4]
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a600:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	689a      	ldr	r2, [r3, #8]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a610:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	68db      	ldr	r3, [r3, #12]
 800a616:	2b01      	cmp	r3, #1
 800a618:	d107      	bne.n	800a62a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	689a      	ldr	r2, [r3, #8]
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a626:	609a      	str	r2, [r3, #8]
 800a628:	e006      	b.n	800a638 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	689a      	ldr	r2, [r3, #8]
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a636:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	2b02      	cmp	r3, #2
 800a63e:	d108      	bne.n	800a652 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	685a      	ldr	r2, [r3, #4]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a64e:	605a      	str	r2, [r3, #4]
 800a650:	e007      	b.n	800a662 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	685a      	ldr	r2, [r3, #4]
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a660:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	687a      	ldr	r2, [r7, #4]
 800a66a:	6812      	ldr	r2, [r2, #0]
 800a66c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a670:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a674:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	68da      	ldr	r2, [r3, #12]
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a684:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	691a      	ldr	r2, [r3, #16]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	695b      	ldr	r3, [r3, #20]
 800a68e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	699b      	ldr	r3, [r3, #24]
 800a696:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	430a      	orrs	r2, r1
 800a69e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	69d9      	ldr	r1, [r3, #28]
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6a1a      	ldr	r2, [r3, #32]
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	430a      	orrs	r2, r1
 800a6ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	681a      	ldr	r2, [r3, #0]
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	f042 0201 	orr.w	r2, r2, #1
 800a6be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2220      	movs	r2, #32
 800a6ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a6dc:	2300      	movs	r3, #0
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3708      	adds	r7, #8
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}
	...

0800a6e8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b088      	sub	sp, #32
 800a6ec:	af02      	add	r7, sp, #8
 800a6ee:	60f8      	str	r0, [r7, #12]
 800a6f0:	607a      	str	r2, [r7, #4]
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	460b      	mov	r3, r1
 800a6f6:	817b      	strh	r3, [r7, #10]
 800a6f8:	4613      	mov	r3, r2
 800a6fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a702:	b2db      	uxtb	r3, r3
 800a704:	2b20      	cmp	r3, #32
 800a706:	f040 80fd 	bne.w	800a904 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a710:	2b01      	cmp	r3, #1
 800a712:	d101      	bne.n	800a718 <HAL_I2C_Master_Transmit+0x30>
 800a714:	2302      	movs	r3, #2
 800a716:	e0f6      	b.n	800a906 <HAL_I2C_Master_Transmit+0x21e>
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	2201      	movs	r2, #1
 800a71c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a720:	f7fd fa7e 	bl	8007c20 <HAL_GetTick>
 800a724:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	9300      	str	r3, [sp, #0]
 800a72a:	2319      	movs	r3, #25
 800a72c:	2201      	movs	r2, #1
 800a72e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a732:	68f8      	ldr	r0, [r7, #12]
 800a734:	f000 fb72 	bl	800ae1c <I2C_WaitOnFlagUntilTimeout>
 800a738:	4603      	mov	r3, r0
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d001      	beq.n	800a742 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800a73e:	2301      	movs	r3, #1
 800a740:	e0e1      	b.n	800a906 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2221      	movs	r2, #33	@ 0x21
 800a746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2210      	movs	r2, #16
 800a74e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	2200      	movs	r2, #0
 800a756:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	687a      	ldr	r2, [r7, #4]
 800a75c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	893a      	ldrh	r2, [r7, #8]
 800a762:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2200      	movs	r2, #0
 800a768:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a76e:	b29b      	uxth	r3, r3
 800a770:	2bff      	cmp	r3, #255	@ 0xff
 800a772:	d906      	bls.n	800a782 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	22ff      	movs	r2, #255	@ 0xff
 800a778:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800a77a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a77e:	617b      	str	r3, [r7, #20]
 800a780:	e007      	b.n	800a792 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a786:	b29a      	uxth	r2, r3
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800a78c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a790:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a796:	2b00      	cmp	r3, #0
 800a798:	d024      	beq.n	800a7e4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a79e:	781a      	ldrb	r2, [r3, #0]
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7aa:	1c5a      	adds	r2, r3, #1
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7b4:	b29b      	uxth	r3, r3
 800a7b6:	3b01      	subs	r3, #1
 800a7b8:	b29a      	uxth	r2, r3
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7c2:	3b01      	subs	r3, #1
 800a7c4:	b29a      	uxth	r2, r3
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7ce:	b2db      	uxtb	r3, r3
 800a7d0:	3301      	adds	r3, #1
 800a7d2:	b2da      	uxtb	r2, r3
 800a7d4:	8979      	ldrh	r1, [r7, #10]
 800a7d6:	4b4e      	ldr	r3, [pc, #312]	@ (800a910 <HAL_I2C_Master_Transmit+0x228>)
 800a7d8:	9300      	str	r3, [sp, #0]
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	68f8      	ldr	r0, [r7, #12]
 800a7de:	f000 fd6d 	bl	800b2bc <I2C_TransferConfig>
 800a7e2:	e066      	b.n	800a8b2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7e8:	b2da      	uxtb	r2, r3
 800a7ea:	8979      	ldrh	r1, [r7, #10]
 800a7ec:	4b48      	ldr	r3, [pc, #288]	@ (800a910 <HAL_I2C_Master_Transmit+0x228>)
 800a7ee:	9300      	str	r3, [sp, #0]
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	68f8      	ldr	r0, [r7, #12]
 800a7f4:	f000 fd62 	bl	800b2bc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800a7f8:	e05b      	b.n	800a8b2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a7fa:	693a      	ldr	r2, [r7, #16]
 800a7fc:	6a39      	ldr	r1, [r7, #32]
 800a7fe:	68f8      	ldr	r0, [r7, #12]
 800a800:	f000 fb65 	bl	800aece <I2C_WaitOnTXISFlagUntilTimeout>
 800a804:	4603      	mov	r3, r0
 800a806:	2b00      	cmp	r3, #0
 800a808:	d001      	beq.n	800a80e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800a80a:	2301      	movs	r3, #1
 800a80c:	e07b      	b.n	800a906 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a812:	781a      	ldrb	r2, [r3, #0]
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a81e:	1c5a      	adds	r2, r3, #1
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a828:	b29b      	uxth	r3, r3
 800a82a:	3b01      	subs	r3, #1
 800a82c:	b29a      	uxth	r2, r3
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a836:	3b01      	subs	r3, #1
 800a838:	b29a      	uxth	r2, r3
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a842:	b29b      	uxth	r3, r3
 800a844:	2b00      	cmp	r3, #0
 800a846:	d034      	beq.n	800a8b2 <HAL_I2C_Master_Transmit+0x1ca>
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d130      	bne.n	800a8b2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	9300      	str	r3, [sp, #0]
 800a854:	6a3b      	ldr	r3, [r7, #32]
 800a856:	2200      	movs	r2, #0
 800a858:	2180      	movs	r1, #128	@ 0x80
 800a85a:	68f8      	ldr	r0, [r7, #12]
 800a85c:	f000 fade 	bl	800ae1c <I2C_WaitOnFlagUntilTimeout>
 800a860:	4603      	mov	r3, r0
 800a862:	2b00      	cmp	r3, #0
 800a864:	d001      	beq.n	800a86a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800a866:	2301      	movs	r3, #1
 800a868:	e04d      	b.n	800a906 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a86e:	b29b      	uxth	r3, r3
 800a870:	2bff      	cmp	r3, #255	@ 0xff
 800a872:	d90e      	bls.n	800a892 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	22ff      	movs	r2, #255	@ 0xff
 800a878:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a87e:	b2da      	uxtb	r2, r3
 800a880:	8979      	ldrh	r1, [r7, #10]
 800a882:	2300      	movs	r3, #0
 800a884:	9300      	str	r3, [sp, #0]
 800a886:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a88a:	68f8      	ldr	r0, [r7, #12]
 800a88c:	f000 fd16 	bl	800b2bc <I2C_TransferConfig>
 800a890:	e00f      	b.n	800a8b2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a896:	b29a      	uxth	r2, r3
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8a0:	b2da      	uxtb	r2, r3
 800a8a2:	8979      	ldrh	r1, [r7, #10]
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	9300      	str	r3, [sp, #0]
 800a8a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a8ac:	68f8      	ldr	r0, [r7, #12]
 800a8ae:	f000 fd05 	bl	800b2bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d19e      	bne.n	800a7fa <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a8bc:	693a      	ldr	r2, [r7, #16]
 800a8be:	6a39      	ldr	r1, [r7, #32]
 800a8c0:	68f8      	ldr	r0, [r7, #12]
 800a8c2:	f000 fb4b 	bl	800af5c <I2C_WaitOnSTOPFlagUntilTimeout>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d001      	beq.n	800a8d0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	e01a      	b.n	800a906 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	2220      	movs	r2, #32
 800a8d6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	6859      	ldr	r1, [r3, #4]
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681a      	ldr	r2, [r3, #0]
 800a8e2:	4b0c      	ldr	r3, [pc, #48]	@ (800a914 <HAL_I2C_Master_Transmit+0x22c>)
 800a8e4:	400b      	ands	r3, r1
 800a8e6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	2220      	movs	r2, #32
 800a8ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a900:	2300      	movs	r3, #0
 800a902:	e000      	b.n	800a906 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800a904:	2302      	movs	r3, #2
  }
}
 800a906:	4618      	mov	r0, r3
 800a908:	3718      	adds	r7, #24
 800a90a:	46bd      	mov	sp, r7
 800a90c:	bd80      	pop	{r7, pc}
 800a90e:	bf00      	nop
 800a910:	80002000 	.word	0x80002000
 800a914:	fe00e800 	.word	0xfe00e800

0800a918 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b088      	sub	sp, #32
 800a91c:	af02      	add	r7, sp, #8
 800a91e:	60f8      	str	r0, [r7, #12]
 800a920:	607a      	str	r2, [r7, #4]
 800a922:	461a      	mov	r2, r3
 800a924:	460b      	mov	r3, r1
 800a926:	817b      	strh	r3, [r7, #10]
 800a928:	4613      	mov	r3, r2
 800a92a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a932:	b2db      	uxtb	r3, r3
 800a934:	2b20      	cmp	r3, #32
 800a936:	f040 80db 	bne.w	800aaf0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a940:	2b01      	cmp	r3, #1
 800a942:	d101      	bne.n	800a948 <HAL_I2C_Master_Receive+0x30>
 800a944:	2302      	movs	r3, #2
 800a946:	e0d4      	b.n	800aaf2 <HAL_I2C_Master_Receive+0x1da>
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	2201      	movs	r2, #1
 800a94c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a950:	f7fd f966 	bl	8007c20 <HAL_GetTick>
 800a954:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	9300      	str	r3, [sp, #0]
 800a95a:	2319      	movs	r3, #25
 800a95c:	2201      	movs	r2, #1
 800a95e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a962:	68f8      	ldr	r0, [r7, #12]
 800a964:	f000 fa5a 	bl	800ae1c <I2C_WaitOnFlagUntilTimeout>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d001      	beq.n	800a972 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800a96e:	2301      	movs	r3, #1
 800a970:	e0bf      	b.n	800aaf2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	2222      	movs	r2, #34	@ 0x22
 800a976:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2210      	movs	r2, #16
 800a97e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	2200      	movs	r2, #0
 800a986:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	687a      	ldr	r2, [r7, #4]
 800a98c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	893a      	ldrh	r2, [r7, #8]
 800a992:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	2200      	movs	r2, #0
 800a998:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a99e:	b29b      	uxth	r3, r3
 800a9a0:	2bff      	cmp	r3, #255	@ 0xff
 800a9a2:	d90e      	bls.n	800a9c2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	22ff      	movs	r2, #255	@ 0xff
 800a9a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9ae:	b2da      	uxtb	r2, r3
 800a9b0:	8979      	ldrh	r1, [r7, #10]
 800a9b2:	4b52      	ldr	r3, [pc, #328]	@ (800aafc <HAL_I2C_Master_Receive+0x1e4>)
 800a9b4:	9300      	str	r3, [sp, #0]
 800a9b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a9ba:	68f8      	ldr	r0, [r7, #12]
 800a9bc:	f000 fc7e 	bl	800b2bc <I2C_TransferConfig>
 800a9c0:	e06d      	b.n	800aa9e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9c6:	b29a      	uxth	r2, r3
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9d0:	b2da      	uxtb	r2, r3
 800a9d2:	8979      	ldrh	r1, [r7, #10]
 800a9d4:	4b49      	ldr	r3, [pc, #292]	@ (800aafc <HAL_I2C_Master_Receive+0x1e4>)
 800a9d6:	9300      	str	r3, [sp, #0]
 800a9d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a9dc:	68f8      	ldr	r0, [r7, #12]
 800a9de:	f000 fc6d 	bl	800b2bc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800a9e2:	e05c      	b.n	800aa9e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a9e4:	697a      	ldr	r2, [r7, #20]
 800a9e6:	6a39      	ldr	r1, [r7, #32]
 800a9e8:	68f8      	ldr	r0, [r7, #12]
 800a9ea:	f000 fafb 	bl	800afe4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d001      	beq.n	800a9f8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800a9f4:	2301      	movs	r3, #1
 800a9f6:	e07c      	b.n	800aaf2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa02:	b2d2      	uxtb	r2, r2
 800aa04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa0a:	1c5a      	adds	r2, r3, #1
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa14:	3b01      	subs	r3, #1
 800aa16:	b29a      	uxth	r2, r3
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	3b01      	subs	r3, #1
 800aa24:	b29a      	uxth	r2, r3
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa2e:	b29b      	uxth	r3, r3
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d034      	beq.n	800aa9e <HAL_I2C_Master_Receive+0x186>
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d130      	bne.n	800aa9e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	9300      	str	r3, [sp, #0]
 800aa40:	6a3b      	ldr	r3, [r7, #32]
 800aa42:	2200      	movs	r2, #0
 800aa44:	2180      	movs	r1, #128	@ 0x80
 800aa46:	68f8      	ldr	r0, [r7, #12]
 800aa48:	f000 f9e8 	bl	800ae1c <I2C_WaitOnFlagUntilTimeout>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d001      	beq.n	800aa56 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800aa52:	2301      	movs	r3, #1
 800aa54:	e04d      	b.n	800aaf2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa5a:	b29b      	uxth	r3, r3
 800aa5c:	2bff      	cmp	r3, #255	@ 0xff
 800aa5e:	d90e      	bls.n	800aa7e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	22ff      	movs	r2, #255	@ 0xff
 800aa64:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa6a:	b2da      	uxtb	r2, r3
 800aa6c:	8979      	ldrh	r1, [r7, #10]
 800aa6e:	2300      	movs	r3, #0
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aa76:	68f8      	ldr	r0, [r7, #12]
 800aa78:	f000 fc20 	bl	800b2bc <I2C_TransferConfig>
 800aa7c:	e00f      	b.n	800aa9e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa82:	b29a      	uxth	r2, r3
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa8c:	b2da      	uxtb	r2, r3
 800aa8e:	8979      	ldrh	r1, [r7, #10]
 800aa90:	2300      	movs	r3, #0
 800aa92:	9300      	str	r3, [sp, #0]
 800aa94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aa98:	68f8      	ldr	r0, [r7, #12]
 800aa9a:	f000 fc0f 	bl	800b2bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aaa2:	b29b      	uxth	r3, r3
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d19d      	bne.n	800a9e4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aaa8:	697a      	ldr	r2, [r7, #20]
 800aaaa:	6a39      	ldr	r1, [r7, #32]
 800aaac:	68f8      	ldr	r0, [r7, #12]
 800aaae:	f000 fa55 	bl	800af5c <I2C_WaitOnSTOPFlagUntilTimeout>
 800aab2:	4603      	mov	r3, r0
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d001      	beq.n	800aabc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800aab8:	2301      	movs	r3, #1
 800aaba:	e01a      	b.n	800aaf2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	2220      	movs	r2, #32
 800aac2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	6859      	ldr	r1, [r3, #4]
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681a      	ldr	r2, [r3, #0]
 800aace:	4b0c      	ldr	r3, [pc, #48]	@ (800ab00 <HAL_I2C_Master_Receive+0x1e8>)
 800aad0:	400b      	ands	r3, r1
 800aad2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	2220      	movs	r2, #32
 800aad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2200      	movs	r2, #0
 800aae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2200      	movs	r2, #0
 800aae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800aaec:	2300      	movs	r3, #0
 800aaee:	e000      	b.n	800aaf2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800aaf0:	2302      	movs	r3, #2
  }
}
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	3718      	adds	r7, #24
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	bd80      	pop	{r7, pc}
 800aafa:	bf00      	nop
 800aafc:	80002400 	.word	0x80002400
 800ab00:	fe00e800 	.word	0xfe00e800

0800ab04 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b088      	sub	sp, #32
 800ab08:	af02      	add	r7, sp, #8
 800ab0a:	60f8      	str	r0, [r7, #12]
 800ab0c:	4608      	mov	r0, r1
 800ab0e:	4611      	mov	r1, r2
 800ab10:	461a      	mov	r2, r3
 800ab12:	4603      	mov	r3, r0
 800ab14:	817b      	strh	r3, [r7, #10]
 800ab16:	460b      	mov	r3, r1
 800ab18:	813b      	strh	r3, [r7, #8]
 800ab1a:	4613      	mov	r3, r2
 800ab1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab24:	b2db      	uxtb	r3, r3
 800ab26:	2b20      	cmp	r3, #32
 800ab28:	f040 80f9 	bne.w	800ad1e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab2c:	6a3b      	ldr	r3, [r7, #32]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d002      	beq.n	800ab38 <HAL_I2C_Mem_Write+0x34>
 800ab32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d105      	bne.n	800ab44 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab3e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ab40:	2301      	movs	r3, #1
 800ab42:	e0ed      	b.n	800ad20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d101      	bne.n	800ab52 <HAL_I2C_Mem_Write+0x4e>
 800ab4e:	2302      	movs	r3, #2
 800ab50:	e0e6      	b.n	800ad20 <HAL_I2C_Mem_Write+0x21c>
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	2201      	movs	r2, #1
 800ab56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ab5a:	f7fd f861 	bl	8007c20 <HAL_GetTick>
 800ab5e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ab60:	697b      	ldr	r3, [r7, #20]
 800ab62:	9300      	str	r3, [sp, #0]
 800ab64:	2319      	movs	r3, #25
 800ab66:	2201      	movs	r2, #1
 800ab68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ab6c:	68f8      	ldr	r0, [r7, #12]
 800ab6e:	f000 f955 	bl	800ae1c <I2C_WaitOnFlagUntilTimeout>
 800ab72:	4603      	mov	r3, r0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d001      	beq.n	800ab7c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800ab78:	2301      	movs	r3, #1
 800ab7a:	e0d1      	b.n	800ad20 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2221      	movs	r2, #33	@ 0x21
 800ab80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2240      	movs	r2, #64	@ 0x40
 800ab88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	6a3a      	ldr	r2, [r7, #32]
 800ab96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ab9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	2200      	movs	r2, #0
 800aba2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800aba4:	88f8      	ldrh	r0, [r7, #6]
 800aba6:	893a      	ldrh	r2, [r7, #8]
 800aba8:	8979      	ldrh	r1, [r7, #10]
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	9301      	str	r3, [sp, #4]
 800abae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb0:	9300      	str	r3, [sp, #0]
 800abb2:	4603      	mov	r3, r0
 800abb4:	68f8      	ldr	r0, [r7, #12]
 800abb6:	f000 f8b9 	bl	800ad2c <I2C_RequestMemoryWrite>
 800abba:	4603      	mov	r3, r0
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d005      	beq.n	800abcc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	2200      	movs	r2, #0
 800abc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800abc8:	2301      	movs	r3, #1
 800abca:	e0a9      	b.n	800ad20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	2bff      	cmp	r3, #255	@ 0xff
 800abd4:	d90e      	bls.n	800abf4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	22ff      	movs	r2, #255	@ 0xff
 800abda:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abe0:	b2da      	uxtb	r2, r3
 800abe2:	8979      	ldrh	r1, [r7, #10]
 800abe4:	2300      	movs	r3, #0
 800abe6:	9300      	str	r3, [sp, #0]
 800abe8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f000 fb65 	bl	800b2bc <I2C_TransferConfig>
 800abf2:	e00f      	b.n	800ac14 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abf8:	b29a      	uxth	r2, r3
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac02:	b2da      	uxtb	r2, r3
 800ac04:	8979      	ldrh	r1, [r7, #10]
 800ac06:	2300      	movs	r3, #0
 800ac08:	9300      	str	r3, [sp, #0]
 800ac0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ac0e:	68f8      	ldr	r0, [r7, #12]
 800ac10:	f000 fb54 	bl	800b2bc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ac14:	697a      	ldr	r2, [r7, #20]
 800ac16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac18:	68f8      	ldr	r0, [r7, #12]
 800ac1a:	f000 f958 	bl	800aece <I2C_WaitOnTXISFlagUntilTimeout>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d001      	beq.n	800ac28 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800ac24:	2301      	movs	r3, #1
 800ac26:	e07b      	b.n	800ad20 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac2c:	781a      	ldrb	r2, [r3, #0]
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac38:	1c5a      	adds	r2, r3, #1
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac42:	b29b      	uxth	r3, r3
 800ac44:	3b01      	subs	r3, #1
 800ac46:	b29a      	uxth	r2, r3
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac50:	3b01      	subs	r3, #1
 800ac52:	b29a      	uxth	r2, r3
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac5c:	b29b      	uxth	r3, r3
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d034      	beq.n	800accc <HAL_I2C_Mem_Write+0x1c8>
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d130      	bne.n	800accc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	9300      	str	r3, [sp, #0]
 800ac6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac70:	2200      	movs	r2, #0
 800ac72:	2180      	movs	r1, #128	@ 0x80
 800ac74:	68f8      	ldr	r0, [r7, #12]
 800ac76:	f000 f8d1 	bl	800ae1c <I2C_WaitOnFlagUntilTimeout>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d001      	beq.n	800ac84 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800ac80:	2301      	movs	r3, #1
 800ac82:	e04d      	b.n	800ad20 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac88:	b29b      	uxth	r3, r3
 800ac8a:	2bff      	cmp	r3, #255	@ 0xff
 800ac8c:	d90e      	bls.n	800acac <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	22ff      	movs	r2, #255	@ 0xff
 800ac92:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac98:	b2da      	uxtb	r2, r3
 800ac9a:	8979      	ldrh	r1, [r7, #10]
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	9300      	str	r3, [sp, #0]
 800aca0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aca4:	68f8      	ldr	r0, [r7, #12]
 800aca6:	f000 fb09 	bl	800b2bc <I2C_TransferConfig>
 800acaa:	e00f      	b.n	800accc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acba:	b2da      	uxtb	r2, r3
 800acbc:	8979      	ldrh	r1, [r7, #10]
 800acbe:	2300      	movs	r3, #0
 800acc0:	9300      	str	r3, [sp, #0]
 800acc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800acc6:	68f8      	ldr	r0, [r7, #12]
 800acc8:	f000 faf8 	bl	800b2bc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acd0:	b29b      	uxth	r3, r3
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d19e      	bne.n	800ac14 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800acd6:	697a      	ldr	r2, [r7, #20]
 800acd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800acda:	68f8      	ldr	r0, [r7, #12]
 800acdc:	f000 f93e 	bl	800af5c <I2C_WaitOnSTOPFlagUntilTimeout>
 800ace0:	4603      	mov	r3, r0
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d001      	beq.n	800acea <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800ace6:	2301      	movs	r3, #1
 800ace8:	e01a      	b.n	800ad20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2220      	movs	r2, #32
 800acf0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	6859      	ldr	r1, [r3, #4]
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681a      	ldr	r2, [r3, #0]
 800acfc:	4b0a      	ldr	r3, [pc, #40]	@ (800ad28 <HAL_I2C_Mem_Write+0x224>)
 800acfe:	400b      	ands	r3, r1
 800ad00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2220      	movs	r2, #32
 800ad06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2200      	movs	r2, #0
 800ad16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	e000      	b.n	800ad20 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800ad1e:	2302      	movs	r3, #2
  }
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3718      	adds	r7, #24
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}
 800ad28:	fe00e800 	.word	0xfe00e800

0800ad2c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b086      	sub	sp, #24
 800ad30:	af02      	add	r7, sp, #8
 800ad32:	60f8      	str	r0, [r7, #12]
 800ad34:	4608      	mov	r0, r1
 800ad36:	4611      	mov	r1, r2
 800ad38:	461a      	mov	r2, r3
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	817b      	strh	r3, [r7, #10]
 800ad3e:	460b      	mov	r3, r1
 800ad40:	813b      	strh	r3, [r7, #8]
 800ad42:	4613      	mov	r3, r2
 800ad44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800ad46:	88fb      	ldrh	r3, [r7, #6]
 800ad48:	b2da      	uxtb	r2, r3
 800ad4a:	8979      	ldrh	r1, [r7, #10]
 800ad4c:	4b20      	ldr	r3, [pc, #128]	@ (800add0 <I2C_RequestMemoryWrite+0xa4>)
 800ad4e:	9300      	str	r3, [sp, #0]
 800ad50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ad54:	68f8      	ldr	r0, [r7, #12]
 800ad56:	f000 fab1 	bl	800b2bc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ad5a:	69fa      	ldr	r2, [r7, #28]
 800ad5c:	69b9      	ldr	r1, [r7, #24]
 800ad5e:	68f8      	ldr	r0, [r7, #12]
 800ad60:	f000 f8b5 	bl	800aece <I2C_WaitOnTXISFlagUntilTimeout>
 800ad64:	4603      	mov	r3, r0
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d001      	beq.n	800ad6e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800ad6a:	2301      	movs	r3, #1
 800ad6c:	e02c      	b.n	800adc8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ad6e:	88fb      	ldrh	r3, [r7, #6]
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d105      	bne.n	800ad80 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ad74:	893b      	ldrh	r3, [r7, #8]
 800ad76:	b2da      	uxtb	r2, r3
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	629a      	str	r2, [r3, #40]	@ 0x28
 800ad7e:	e015      	b.n	800adac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ad80:	893b      	ldrh	r3, [r7, #8]
 800ad82:	0a1b      	lsrs	r3, r3, #8
 800ad84:	b29b      	uxth	r3, r3
 800ad86:	b2da      	uxtb	r2, r3
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ad8e:	69fa      	ldr	r2, [r7, #28]
 800ad90:	69b9      	ldr	r1, [r7, #24]
 800ad92:	68f8      	ldr	r0, [r7, #12]
 800ad94:	f000 f89b 	bl	800aece <I2C_WaitOnTXISFlagUntilTimeout>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d001      	beq.n	800ada2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e012      	b.n	800adc8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ada2:	893b      	ldrh	r3, [r7, #8]
 800ada4:	b2da      	uxtb	r2, r3
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	9300      	str	r3, [sp, #0]
 800adb0:	69bb      	ldr	r3, [r7, #24]
 800adb2:	2200      	movs	r2, #0
 800adb4:	2180      	movs	r1, #128	@ 0x80
 800adb6:	68f8      	ldr	r0, [r7, #12]
 800adb8:	f000 f830 	bl	800ae1c <I2C_WaitOnFlagUntilTimeout>
 800adbc:	4603      	mov	r3, r0
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d001      	beq.n	800adc6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800adc2:	2301      	movs	r3, #1
 800adc4:	e000      	b.n	800adc8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800adc6:	2300      	movs	r3, #0
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3710      	adds	r7, #16
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}
 800add0:	80002000 	.word	0x80002000

0800add4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	699b      	ldr	r3, [r3, #24]
 800ade2:	f003 0302 	and.w	r3, r3, #2
 800ade6:	2b02      	cmp	r3, #2
 800ade8:	d103      	bne.n	800adf2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2200      	movs	r2, #0
 800adf0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	699b      	ldr	r3, [r3, #24]
 800adf8:	f003 0301 	and.w	r3, r3, #1
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d007      	beq.n	800ae10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	699a      	ldr	r2, [r3, #24]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	f042 0201 	orr.w	r2, r2, #1
 800ae0e:	619a      	str	r2, [r3, #24]
  }
}
 800ae10:	bf00      	nop
 800ae12:	370c      	adds	r7, #12
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr

0800ae1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b084      	sub	sp, #16
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	60f8      	str	r0, [r7, #12]
 800ae24:	60b9      	str	r1, [r7, #8]
 800ae26:	603b      	str	r3, [r7, #0]
 800ae28:	4613      	mov	r3, r2
 800ae2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ae2c:	e03b      	b.n	800aea6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae2e:	69ba      	ldr	r2, [r7, #24]
 800ae30:	6839      	ldr	r1, [r7, #0]
 800ae32:	68f8      	ldr	r0, [r7, #12]
 800ae34:	f000 f962 	bl	800b0fc <I2C_IsErrorOccurred>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d001      	beq.n	800ae42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	e041      	b.n	800aec6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae48:	d02d      	beq.n	800aea6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae4a:	f7fc fee9 	bl	8007c20 <HAL_GetTick>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	69bb      	ldr	r3, [r7, #24]
 800ae52:	1ad3      	subs	r3, r2, r3
 800ae54:	683a      	ldr	r2, [r7, #0]
 800ae56:	429a      	cmp	r2, r3
 800ae58:	d302      	bcc.n	800ae60 <I2C_WaitOnFlagUntilTimeout+0x44>
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d122      	bne.n	800aea6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	699a      	ldr	r2, [r3, #24]
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	4013      	ands	r3, r2
 800ae6a:	68ba      	ldr	r2, [r7, #8]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	bf0c      	ite	eq
 800ae70:	2301      	moveq	r3, #1
 800ae72:	2300      	movne	r3, #0
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	461a      	mov	r2, r3
 800ae78:	79fb      	ldrb	r3, [r7, #7]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d113      	bne.n	800aea6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae82:	f043 0220 	orr.w	r2, r3, #32
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	2220      	movs	r2, #32
 800ae8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	2200      	movs	r2, #0
 800ae96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800aea2:	2301      	movs	r3, #1
 800aea4:	e00f      	b.n	800aec6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	699a      	ldr	r2, [r3, #24]
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	4013      	ands	r3, r2
 800aeb0:	68ba      	ldr	r2, [r7, #8]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	bf0c      	ite	eq
 800aeb6:	2301      	moveq	r3, #1
 800aeb8:	2300      	movne	r3, #0
 800aeba:	b2db      	uxtb	r3, r3
 800aebc:	461a      	mov	r2, r3
 800aebe:	79fb      	ldrb	r3, [r7, #7]
 800aec0:	429a      	cmp	r2, r3
 800aec2:	d0b4      	beq.n	800ae2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aec4:	2300      	movs	r3, #0
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3710      	adds	r7, #16
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}

0800aece <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800aece:	b580      	push	{r7, lr}
 800aed0:	b084      	sub	sp, #16
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	60f8      	str	r0, [r7, #12]
 800aed6:	60b9      	str	r1, [r7, #8]
 800aed8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800aeda:	e033      	b.n	800af44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	68b9      	ldr	r1, [r7, #8]
 800aee0:	68f8      	ldr	r0, [r7, #12]
 800aee2:	f000 f90b 	bl	800b0fc <I2C_IsErrorOccurred>
 800aee6:	4603      	mov	r3, r0
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d001      	beq.n	800aef0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800aeec:	2301      	movs	r3, #1
 800aeee:	e031      	b.n	800af54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aef6:	d025      	beq.n	800af44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aef8:	f7fc fe92 	bl	8007c20 <HAL_GetTick>
 800aefc:	4602      	mov	r2, r0
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	1ad3      	subs	r3, r2, r3
 800af02:	68ba      	ldr	r2, [r7, #8]
 800af04:	429a      	cmp	r2, r3
 800af06:	d302      	bcc.n	800af0e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d11a      	bne.n	800af44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	699b      	ldr	r3, [r3, #24]
 800af14:	f003 0302 	and.w	r3, r3, #2
 800af18:	2b02      	cmp	r3, #2
 800af1a:	d013      	beq.n	800af44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af20:	f043 0220 	orr.w	r2, r3, #32
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	2220      	movs	r2, #32
 800af2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	2200      	movs	r2, #0
 800af34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	2200      	movs	r2, #0
 800af3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800af40:	2301      	movs	r3, #1
 800af42:	e007      	b.n	800af54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	699b      	ldr	r3, [r3, #24]
 800af4a:	f003 0302 	and.w	r3, r3, #2
 800af4e:	2b02      	cmp	r3, #2
 800af50:	d1c4      	bne.n	800aedc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800af52:	2300      	movs	r3, #0
}
 800af54:	4618      	mov	r0, r3
 800af56:	3710      	adds	r7, #16
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	60f8      	str	r0, [r7, #12]
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800af68:	e02f      	b.n	800afca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800af6a:	687a      	ldr	r2, [r7, #4]
 800af6c:	68b9      	ldr	r1, [r7, #8]
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f000 f8c4 	bl	800b0fc <I2C_IsErrorOccurred>
 800af74:	4603      	mov	r3, r0
 800af76:	2b00      	cmp	r3, #0
 800af78:	d001      	beq.n	800af7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800af7a:	2301      	movs	r3, #1
 800af7c:	e02d      	b.n	800afda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af7e:	f7fc fe4f 	bl	8007c20 <HAL_GetTick>
 800af82:	4602      	mov	r2, r0
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	1ad3      	subs	r3, r2, r3
 800af88:	68ba      	ldr	r2, [r7, #8]
 800af8a:	429a      	cmp	r2, r3
 800af8c:	d302      	bcc.n	800af94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d11a      	bne.n	800afca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	699b      	ldr	r3, [r3, #24]
 800af9a:	f003 0320 	and.w	r3, r3, #32
 800af9e:	2b20      	cmp	r3, #32
 800afa0:	d013      	beq.n	800afca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afa6:	f043 0220 	orr.w	r2, r3, #32
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2220      	movs	r2, #32
 800afb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	2200      	movs	r2, #0
 800afba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	2200      	movs	r2, #0
 800afc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800afc6:	2301      	movs	r3, #1
 800afc8:	e007      	b.n	800afda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	699b      	ldr	r3, [r3, #24]
 800afd0:	f003 0320 	and.w	r3, r3, #32
 800afd4:	2b20      	cmp	r3, #32
 800afd6:	d1c8      	bne.n	800af6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
	...

0800afe4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b086      	sub	sp, #24
 800afe8:	af00      	add	r7, sp, #0
 800afea:	60f8      	str	r0, [r7, #12]
 800afec:	60b9      	str	r1, [r7, #8]
 800afee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800aff4:	e071      	b.n	800b0da <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	68b9      	ldr	r1, [r7, #8]
 800affa:	68f8      	ldr	r0, [r7, #12]
 800affc:	f000 f87e 	bl	800b0fc <I2C_IsErrorOccurred>
 800b000:	4603      	mov	r3, r0
 800b002:	2b00      	cmp	r3, #0
 800b004:	d001      	beq.n	800b00a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800b006:	2301      	movs	r3, #1
 800b008:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	699b      	ldr	r3, [r3, #24]
 800b010:	f003 0320 	and.w	r3, r3, #32
 800b014:	2b20      	cmp	r3, #32
 800b016:	d13b      	bne.n	800b090 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800b018:	7dfb      	ldrb	r3, [r7, #23]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d138      	bne.n	800b090 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	699b      	ldr	r3, [r3, #24]
 800b024:	f003 0304 	and.w	r3, r3, #4
 800b028:	2b04      	cmp	r3, #4
 800b02a:	d105      	bne.n	800b038 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b030:	2b00      	cmp	r3, #0
 800b032:	d001      	beq.n	800b038 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800b034:	2300      	movs	r3, #0
 800b036:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	699b      	ldr	r3, [r3, #24]
 800b03e:	f003 0310 	and.w	r3, r3, #16
 800b042:	2b10      	cmp	r3, #16
 800b044:	d121      	bne.n	800b08a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	2210      	movs	r2, #16
 800b04c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	2204      	movs	r2, #4
 800b052:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	2220      	movs	r2, #32
 800b05a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	6859      	ldr	r1, [r3, #4]
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681a      	ldr	r2, [r3, #0]
 800b066:	4b24      	ldr	r3, [pc, #144]	@ (800b0f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800b068:	400b      	ands	r3, r1
 800b06a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2220      	movs	r2, #32
 800b070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2200      	movs	r2, #0
 800b078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	2200      	movs	r2, #0
 800b080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b084:	2301      	movs	r3, #1
 800b086:	75fb      	strb	r3, [r7, #23]
 800b088:	e002      	b.n	800b090 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2200      	movs	r2, #0
 800b08e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800b090:	f7fc fdc6 	bl	8007c20 <HAL_GetTick>
 800b094:	4602      	mov	r2, r0
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	1ad3      	subs	r3, r2, r3
 800b09a:	68ba      	ldr	r2, [r7, #8]
 800b09c:	429a      	cmp	r2, r3
 800b09e:	d302      	bcc.n	800b0a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d119      	bne.n	800b0da <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800b0a6:	7dfb      	ldrb	r3, [r7, #23]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d116      	bne.n	800b0da <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	699b      	ldr	r3, [r3, #24]
 800b0b2:	f003 0304 	and.w	r3, r3, #4
 800b0b6:	2b04      	cmp	r3, #4
 800b0b8:	d00f      	beq.n	800b0da <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0be:	f043 0220 	orr.w	r2, r3, #32
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	2220      	movs	r2, #32
 800b0ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	699b      	ldr	r3, [r3, #24]
 800b0e0:	f003 0304 	and.w	r3, r3, #4
 800b0e4:	2b04      	cmp	r3, #4
 800b0e6:	d002      	beq.n	800b0ee <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800b0e8:	7dfb      	ldrb	r3, [r7, #23]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d083      	beq.n	800aff6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800b0ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	3718      	adds	r7, #24
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}
 800b0f8:	fe00e800 	.word	0xfe00e800

0800b0fc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b08a      	sub	sp, #40	@ 0x28
 800b100:	af00      	add	r7, sp, #0
 800b102:	60f8      	str	r0, [r7, #12]
 800b104:	60b9      	str	r1, [r7, #8]
 800b106:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b108:	2300      	movs	r3, #0
 800b10a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	699b      	ldr	r3, [r3, #24]
 800b114:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b116:	2300      	movs	r3, #0
 800b118:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b11e:	69bb      	ldr	r3, [r7, #24]
 800b120:	f003 0310 	and.w	r3, r3, #16
 800b124:	2b00      	cmp	r3, #0
 800b126:	d068      	beq.n	800b1fa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2210      	movs	r2, #16
 800b12e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b130:	e049      	b.n	800b1c6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b138:	d045      	beq.n	800b1c6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b13a:	f7fc fd71 	bl	8007c20 <HAL_GetTick>
 800b13e:	4602      	mov	r2, r0
 800b140:	69fb      	ldr	r3, [r7, #28]
 800b142:	1ad3      	subs	r3, r2, r3
 800b144:	68ba      	ldr	r2, [r7, #8]
 800b146:	429a      	cmp	r2, r3
 800b148:	d302      	bcc.n	800b150 <I2C_IsErrorOccurred+0x54>
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d13a      	bne.n	800b1c6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b15a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b162:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	699b      	ldr	r3, [r3, #24]
 800b16a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b16e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b172:	d121      	bne.n	800b1b8 <I2C_IsErrorOccurred+0xbc>
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b17a:	d01d      	beq.n	800b1b8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b17c:	7cfb      	ldrb	r3, [r7, #19]
 800b17e:	2b20      	cmp	r3, #32
 800b180:	d01a      	beq.n	800b1b8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	685a      	ldr	r2, [r3, #4]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b190:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b192:	f7fc fd45 	bl	8007c20 <HAL_GetTick>
 800b196:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b198:	e00e      	b.n	800b1b8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b19a:	f7fc fd41 	bl	8007c20 <HAL_GetTick>
 800b19e:	4602      	mov	r2, r0
 800b1a0:	69fb      	ldr	r3, [r7, #28]
 800b1a2:	1ad3      	subs	r3, r2, r3
 800b1a4:	2b19      	cmp	r3, #25
 800b1a6:	d907      	bls.n	800b1b8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b1a8:	6a3b      	ldr	r3, [r7, #32]
 800b1aa:	f043 0320 	orr.w	r3, r3, #32
 800b1ae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b1b6:	e006      	b.n	800b1c6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	699b      	ldr	r3, [r3, #24]
 800b1be:	f003 0320 	and.w	r3, r3, #32
 800b1c2:	2b20      	cmp	r3, #32
 800b1c4:	d1e9      	bne.n	800b19a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	699b      	ldr	r3, [r3, #24]
 800b1cc:	f003 0320 	and.w	r3, r3, #32
 800b1d0:	2b20      	cmp	r3, #32
 800b1d2:	d003      	beq.n	800b1dc <I2C_IsErrorOccurred+0xe0>
 800b1d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d0aa      	beq.n	800b132 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b1dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d103      	bne.n	800b1ec <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	2220      	movs	r2, #32
 800b1ea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b1ec:	6a3b      	ldr	r3, [r7, #32]
 800b1ee:	f043 0304 	orr.w	r3, r3, #4
 800b1f2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	699b      	ldr	r3, [r3, #24]
 800b200:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b202:	69bb      	ldr	r3, [r7, #24]
 800b204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d00b      	beq.n	800b224 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b20c:	6a3b      	ldr	r3, [r7, #32]
 800b20e:	f043 0301 	orr.w	r3, r3, #1
 800b212:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b21c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b21e:	2301      	movs	r3, #1
 800b220:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b224:	69bb      	ldr	r3, [r7, #24]
 800b226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d00b      	beq.n	800b246 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b22e:	6a3b      	ldr	r3, [r7, #32]
 800b230:	f043 0308 	orr.w	r3, r3, #8
 800b234:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b23e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b240:	2301      	movs	r3, #1
 800b242:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d00b      	beq.n	800b268 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b250:	6a3b      	ldr	r3, [r7, #32]
 800b252:	f043 0302 	orr.w	r3, r3, #2
 800b256:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b260:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b262:	2301      	movs	r3, #1
 800b264:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b268:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d01c      	beq.n	800b2aa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f7ff fdaf 	bl	800add4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	6859      	ldr	r1, [r3, #4]
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	4b0d      	ldr	r3, [pc, #52]	@ (800b2b8 <I2C_IsErrorOccurred+0x1bc>)
 800b282:	400b      	ands	r3, r1
 800b284:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b28a:	6a3b      	ldr	r3, [r7, #32]
 800b28c:	431a      	orrs	r2, r3
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	2220      	movs	r2, #32
 800b296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	2200      	movs	r2, #0
 800b29e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b2aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3728      	adds	r7, #40	@ 0x28
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	fe00e800 	.word	0xfe00e800

0800b2bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b087      	sub	sp, #28
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	607b      	str	r3, [r7, #4]
 800b2c6:	460b      	mov	r3, r1
 800b2c8:	817b      	strh	r3, [r7, #10]
 800b2ca:	4613      	mov	r3, r2
 800b2cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b2ce:	897b      	ldrh	r3, [r7, #10]
 800b2d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b2d4:	7a7b      	ldrb	r3, [r7, #9]
 800b2d6:	041b      	lsls	r3, r3, #16
 800b2d8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b2dc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b2e2:	6a3b      	ldr	r3, [r7, #32]
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b2ea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	685a      	ldr	r2, [r3, #4]
 800b2f2:	6a3b      	ldr	r3, [r7, #32]
 800b2f4:	0d5b      	lsrs	r3, r3, #21
 800b2f6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b2fa:	4b08      	ldr	r3, [pc, #32]	@ (800b31c <I2C_TransferConfig+0x60>)
 800b2fc:	430b      	orrs	r3, r1
 800b2fe:	43db      	mvns	r3, r3
 800b300:	ea02 0103 	and.w	r1, r2, r3
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	697a      	ldr	r2, [r7, #20]
 800b30a:	430a      	orrs	r2, r1
 800b30c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b30e:	bf00      	nop
 800b310:	371c      	adds	r7, #28
 800b312:	46bd      	mov	sp, r7
 800b314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b318:	4770      	bx	lr
 800b31a:	bf00      	nop
 800b31c:	03ff63ff 	.word	0x03ff63ff

0800b320 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b320:	b480      	push	{r7}
 800b322:	b083      	sub	sp, #12
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b330:	b2db      	uxtb	r3, r3
 800b332:	2b20      	cmp	r3, #32
 800b334:	d138      	bne.n	800b3a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b33c:	2b01      	cmp	r3, #1
 800b33e:	d101      	bne.n	800b344 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b340:	2302      	movs	r3, #2
 800b342:	e032      	b.n	800b3aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2201      	movs	r2, #1
 800b348:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2224      	movs	r2, #36	@ 0x24
 800b350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	681a      	ldr	r2, [r3, #0]
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	f022 0201 	bic.w	r2, r2, #1
 800b362:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	681a      	ldr	r2, [r3, #0]
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b372:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	6819      	ldr	r1, [r3, #0]
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	683a      	ldr	r2, [r7, #0]
 800b380:	430a      	orrs	r2, r1
 800b382:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	681a      	ldr	r2, [r3, #0]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f042 0201 	orr.w	r2, r2, #1
 800b392:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2220      	movs	r2, #32
 800b398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	e000      	b.n	800b3aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b3a8:	2302      	movs	r3, #2
  }
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	370c      	adds	r7, #12
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr

0800b3b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b3b6:	b480      	push	{r7}
 800b3b8:	b085      	sub	sp, #20
 800b3ba:	af00      	add	r7, sp, #0
 800b3bc:	6078      	str	r0, [r7, #4]
 800b3be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3c6:	b2db      	uxtb	r3, r3
 800b3c8:	2b20      	cmp	r3, #32
 800b3ca:	d139      	bne.n	800b440 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b3d2:	2b01      	cmp	r3, #1
 800b3d4:	d101      	bne.n	800b3da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b3d6:	2302      	movs	r3, #2
 800b3d8:	e033      	b.n	800b442 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	2201      	movs	r2, #1
 800b3de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	2224      	movs	r2, #36	@ 0x24
 800b3e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	681a      	ldr	r2, [r3, #0]
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f022 0201 	bic.w	r2, r2, #1
 800b3f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b408:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	021b      	lsls	r3, r3, #8
 800b40e:	68fa      	ldr	r2, [r7, #12]
 800b410:	4313      	orrs	r3, r2
 800b412:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	68fa      	ldr	r2, [r7, #12]
 800b41a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	681a      	ldr	r2, [r3, #0]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f042 0201 	orr.w	r2, r2, #1
 800b42a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2220      	movs	r2, #32
 800b430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2200      	movs	r2, #0
 800b438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b43c:	2300      	movs	r3, #0
 800b43e:	e000      	b.n	800b442 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b440:	2302      	movs	r3, #2
  }
}
 800b442:	4618      	mov	r0, r3
 800b444:	3714      	adds	r7, #20
 800b446:	46bd      	mov	sp, r7
 800b448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44c:	4770      	bx	lr

0800b44e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b44e:	b580      	push	{r7, lr}
 800b450:	b084      	sub	sp, #16
 800b452:	af00      	add	r7, sp, #0
 800b454:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d101      	bne.n	800b460 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b45c:	2301      	movs	r3, #1
 800b45e:	e0c0      	b.n	800b5e2 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800b466:	b2db      	uxtb	r3, r3
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d106      	bne.n	800b47a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2200      	movs	r2, #0
 800b470:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f00b fd2f 	bl	8016ed8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	2203      	movs	r2, #3
 800b47e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4618      	mov	r0, r3
 800b488:	f004 ff7f 	bl	801038a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b48c:	2300      	movs	r3, #0
 800b48e:	73fb      	strb	r3, [r7, #15]
 800b490:	e03e      	b.n	800b510 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b492:	7bfa      	ldrb	r2, [r7, #15]
 800b494:	6879      	ldr	r1, [r7, #4]
 800b496:	4613      	mov	r3, r2
 800b498:	009b      	lsls	r3, r3, #2
 800b49a:	4413      	add	r3, r2
 800b49c:	00db      	lsls	r3, r3, #3
 800b49e:	440b      	add	r3, r1
 800b4a0:	3311      	adds	r3, #17
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b4a6:	7bfa      	ldrb	r2, [r7, #15]
 800b4a8:	6879      	ldr	r1, [r7, #4]
 800b4aa:	4613      	mov	r3, r2
 800b4ac:	009b      	lsls	r3, r3, #2
 800b4ae:	4413      	add	r3, r2
 800b4b0:	00db      	lsls	r3, r3, #3
 800b4b2:	440b      	add	r3, r1
 800b4b4:	3310      	adds	r3, #16
 800b4b6:	7bfa      	ldrb	r2, [r7, #15]
 800b4b8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b4ba:	7bfa      	ldrb	r2, [r7, #15]
 800b4bc:	6879      	ldr	r1, [r7, #4]
 800b4be:	4613      	mov	r3, r2
 800b4c0:	009b      	lsls	r3, r3, #2
 800b4c2:	4413      	add	r3, r2
 800b4c4:	00db      	lsls	r3, r3, #3
 800b4c6:	440b      	add	r3, r1
 800b4c8:	3313      	adds	r3, #19
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b4ce:	7bfa      	ldrb	r2, [r7, #15]
 800b4d0:	6879      	ldr	r1, [r7, #4]
 800b4d2:	4613      	mov	r3, r2
 800b4d4:	009b      	lsls	r3, r3, #2
 800b4d6:	4413      	add	r3, r2
 800b4d8:	00db      	lsls	r3, r3, #3
 800b4da:	440b      	add	r3, r1
 800b4dc:	3320      	adds	r3, #32
 800b4de:	2200      	movs	r2, #0
 800b4e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b4e2:	7bfa      	ldrb	r2, [r7, #15]
 800b4e4:	6879      	ldr	r1, [r7, #4]
 800b4e6:	4613      	mov	r3, r2
 800b4e8:	009b      	lsls	r3, r3, #2
 800b4ea:	4413      	add	r3, r2
 800b4ec:	00db      	lsls	r3, r3, #3
 800b4ee:	440b      	add	r3, r1
 800b4f0:	3324      	adds	r3, #36	@ 0x24
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b4f6:	7bfb      	ldrb	r3, [r7, #15]
 800b4f8:	6879      	ldr	r1, [r7, #4]
 800b4fa:	1c5a      	adds	r2, r3, #1
 800b4fc:	4613      	mov	r3, r2
 800b4fe:	009b      	lsls	r3, r3, #2
 800b500:	4413      	add	r3, r2
 800b502:	00db      	lsls	r3, r3, #3
 800b504:	440b      	add	r3, r1
 800b506:	2200      	movs	r2, #0
 800b508:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b50a:	7bfb      	ldrb	r3, [r7, #15]
 800b50c:	3301      	adds	r3, #1
 800b50e:	73fb      	strb	r3, [r7, #15]
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	791b      	ldrb	r3, [r3, #4]
 800b514:	7bfa      	ldrb	r2, [r7, #15]
 800b516:	429a      	cmp	r2, r3
 800b518:	d3bb      	bcc.n	800b492 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b51a:	2300      	movs	r3, #0
 800b51c:	73fb      	strb	r3, [r7, #15]
 800b51e:	e044      	b.n	800b5aa <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b520:	7bfa      	ldrb	r2, [r7, #15]
 800b522:	6879      	ldr	r1, [r7, #4]
 800b524:	4613      	mov	r3, r2
 800b526:	009b      	lsls	r3, r3, #2
 800b528:	4413      	add	r3, r2
 800b52a:	00db      	lsls	r3, r3, #3
 800b52c:	440b      	add	r3, r1
 800b52e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800b532:	2200      	movs	r2, #0
 800b534:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b536:	7bfa      	ldrb	r2, [r7, #15]
 800b538:	6879      	ldr	r1, [r7, #4]
 800b53a:	4613      	mov	r3, r2
 800b53c:	009b      	lsls	r3, r3, #2
 800b53e:	4413      	add	r3, r2
 800b540:	00db      	lsls	r3, r3, #3
 800b542:	440b      	add	r3, r1
 800b544:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b548:	7bfa      	ldrb	r2, [r7, #15]
 800b54a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b54c:	7bfa      	ldrb	r2, [r7, #15]
 800b54e:	6879      	ldr	r1, [r7, #4]
 800b550:	4613      	mov	r3, r2
 800b552:	009b      	lsls	r3, r3, #2
 800b554:	4413      	add	r3, r2
 800b556:	00db      	lsls	r3, r3, #3
 800b558:	440b      	add	r3, r1
 800b55a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800b55e:	2200      	movs	r2, #0
 800b560:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b562:	7bfa      	ldrb	r2, [r7, #15]
 800b564:	6879      	ldr	r1, [r7, #4]
 800b566:	4613      	mov	r3, r2
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	4413      	add	r3, r2
 800b56c:	00db      	lsls	r3, r3, #3
 800b56e:	440b      	add	r3, r1
 800b570:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800b574:	2200      	movs	r2, #0
 800b576:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b578:	7bfa      	ldrb	r2, [r7, #15]
 800b57a:	6879      	ldr	r1, [r7, #4]
 800b57c:	4613      	mov	r3, r2
 800b57e:	009b      	lsls	r3, r3, #2
 800b580:	4413      	add	r3, r2
 800b582:	00db      	lsls	r3, r3, #3
 800b584:	440b      	add	r3, r1
 800b586:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b58a:	2200      	movs	r2, #0
 800b58c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b58e:	7bfa      	ldrb	r2, [r7, #15]
 800b590:	6879      	ldr	r1, [r7, #4]
 800b592:	4613      	mov	r3, r2
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	4413      	add	r3, r2
 800b598:	00db      	lsls	r3, r3, #3
 800b59a:	440b      	add	r3, r1
 800b59c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b5a4:	7bfb      	ldrb	r3, [r7, #15]
 800b5a6:	3301      	adds	r3, #1
 800b5a8:	73fb      	strb	r3, [r7, #15]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	791b      	ldrb	r3, [r3, #4]
 800b5ae:	7bfa      	ldrb	r2, [r7, #15]
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d3b5      	bcc.n	800b520 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6818      	ldr	r0, [r3, #0]
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	3304      	adds	r3, #4
 800b5bc:	e893 0006 	ldmia.w	r3, {r1, r2}
 800b5c0:	f004 fefe 	bl	80103c0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2201      	movs	r2, #1
 800b5ce:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	7a9b      	ldrb	r3, [r3, #10]
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	d102      	bne.n	800b5e0 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f001 fc0e 	bl	800cdfc <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800b5e0:	2300      	movs	r3, #0
}
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	3710      	adds	r7, #16
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	bd80      	pop	{r7, pc}

0800b5ea <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b5ea:	b580      	push	{r7, lr}
 800b5ec:	b082      	sub	sp, #8
 800b5ee:	af00      	add	r7, sp, #0
 800b5f0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	d101      	bne.n	800b600 <HAL_PCD_Start+0x16>
 800b5fc:	2302      	movs	r3, #2
 800b5fe:	e012      	b.n	800b626 <HAL_PCD_Start+0x3c>
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2201      	movs	r2, #1
 800b604:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	4618      	mov	r0, r3
 800b60e:	f004 fea5 	bl	801035c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	4618      	mov	r0, r3
 800b618:	f006 fc82 	bl	8011f20 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b624:	2300      	movs	r3, #0
}
 800b626:	4618      	mov	r0, r3
 800b628:	3708      	adds	r7, #8
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}

0800b62e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b62e:	b580      	push	{r7, lr}
 800b630:	b084      	sub	sp, #16
 800b632:	af00      	add	r7, sp, #0
 800b634:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4618      	mov	r0, r3
 800b63c:	f006 fc87 	bl	8011f4e <USB_ReadInterrupts>
 800b640:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d003      	beq.n	800b654 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f000 fb06 	bl	800bc5e <PCD_EP_ISR_Handler>

    return;
 800b652:	e110      	b.n	800b876 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d013      	beq.n	800b686 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b666:	b29a      	uxth	r2, r3
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b670:	b292      	uxth	r2, r2
 800b672:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800b676:	6878      	ldr	r0, [r7, #4]
 800b678:	f00b fcbf 	bl	8016ffa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800b67c:	2100      	movs	r1, #0
 800b67e:	6878      	ldr	r0, [r7, #4]
 800b680:	f000 f8fc 	bl	800b87c <HAL_PCD_SetAddress>

    return;
 800b684:	e0f7      	b.n	800b876 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d00c      	beq.n	800b6aa <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b698:	b29a      	uxth	r2, r3
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b6a2:	b292      	uxth	r2, r2
 800b6a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b6a8:	e0e5      	b.n	800b876 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d00c      	beq.n	800b6ce <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b6bc:	b29a      	uxth	r2, r3
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b6c6:	b292      	uxth	r2, r2
 800b6c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b6cc:	e0d3      	b.n	800b876 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d034      	beq.n	800b742 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b6e0:	b29a      	uxth	r2, r3
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f022 0204 	bic.w	r2, r2, #4
 800b6ea:	b292      	uxth	r2, r2
 800b6ec:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b6f8:	b29a      	uxth	r2, r3
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f022 0208 	bic.w	r2, r2, #8
 800b702:	b292      	uxth	r2, r2
 800b704:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800b70e:	2b01      	cmp	r3, #1
 800b710:	d107      	bne.n	800b722 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2200      	movs	r2, #0
 800b716:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800b71a:	2100      	movs	r1, #0
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f00b fe5f 	bl	80173e0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f00b fca2 	bl	801706c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b730:	b29a      	uxth	r2, r3
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b73a:	b292      	uxth	r2, r2
 800b73c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b740:	e099      	b.n	800b876 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d027      	beq.n	800b79c <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b754:	b29a      	uxth	r2, r3
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	f042 0208 	orr.w	r2, r2, #8
 800b75e:	b292      	uxth	r2, r2
 800b760:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b76c:	b29a      	uxth	r2, r3
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b776:	b292      	uxth	r2, r2
 800b778:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b784:	b29a      	uxth	r2, r3
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f042 0204 	orr.w	r2, r2, #4
 800b78e:	b292      	uxth	r2, r2
 800b790:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f00b fc4f 	bl	8017038 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800b79a:	e06c      	b.n	800b876 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d040      	beq.n	800b828 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b7ae:	b29a      	uxth	r2, r3
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b7b8:	b292      	uxth	r2, r2
 800b7ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d12b      	bne.n	800b820 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b7d0:	b29a      	uxth	r2, r3
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f042 0204 	orr.w	r2, r2, #4
 800b7da:	b292      	uxth	r2, r2
 800b7dc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b7e8:	b29a      	uxth	r2, r3
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f042 0208 	orr.w	r2, r2, #8
 800b7f2:	b292      	uxth	r2, r2
 800b7f4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b808:	b29b      	uxth	r3, r3
 800b80a:	089b      	lsrs	r3, r3, #2
 800b80c:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800b816:	2101      	movs	r1, #1
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f00b fde1 	bl	80173e0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800b81e:	e02a      	b.n	800b876 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800b820:	6878      	ldr	r0, [r7, #4]
 800b822:	f00b fc09 	bl	8017038 <HAL_PCD_SuspendCallback>
    return;
 800b826:	e026      	b.n	800b876 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d00f      	beq.n	800b852 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b83a:	b29a      	uxth	r2, r3
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800b844:	b292      	uxth	r2, r2
 800b846:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f00b fbc7 	bl	8016fde <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800b850:	e011      	b.n	800b876 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d00c      	beq.n	800b876 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b864:	b29a      	uxth	r2, r3
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b86e:	b292      	uxth	r2, r2
 800b870:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b874:	bf00      	nop
  }
}
 800b876:	3710      	adds	r7, #16
 800b878:	46bd      	mov	sp, r7
 800b87a:	bd80      	pop	{r7, pc}

0800b87c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	b082      	sub	sp, #8
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
 800b884:	460b      	mov	r3, r1
 800b886:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b88e:	2b01      	cmp	r3, #1
 800b890:	d101      	bne.n	800b896 <HAL_PCD_SetAddress+0x1a>
 800b892:	2302      	movs	r3, #2
 800b894:	e012      	b.n	800b8bc <HAL_PCD_SetAddress+0x40>
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2201      	movs	r2, #1
 800b89a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	78fa      	ldrb	r2, [r7, #3]
 800b8a2:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	78fa      	ldrb	r2, [r7, #3]
 800b8aa:	4611      	mov	r1, r2
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f006 fb23 	bl	8011ef8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b8ba:	2300      	movs	r3, #0
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	3708      	adds	r7, #8
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	bd80      	pop	{r7, pc}

0800b8c4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b084      	sub	sp, #16
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	4608      	mov	r0, r1
 800b8ce:	4611      	mov	r1, r2
 800b8d0:	461a      	mov	r2, r3
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	70fb      	strb	r3, [r7, #3]
 800b8d6:	460b      	mov	r3, r1
 800b8d8:	803b      	strh	r3, [r7, #0]
 800b8da:	4613      	mov	r3, r2
 800b8dc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800b8de:	2300      	movs	r3, #0
 800b8e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b8e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	da0e      	bge.n	800b908 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b8ea:	78fb      	ldrb	r3, [r7, #3]
 800b8ec:	f003 0207 	and.w	r2, r3, #7
 800b8f0:	4613      	mov	r3, r2
 800b8f2:	009b      	lsls	r3, r3, #2
 800b8f4:	4413      	add	r3, r2
 800b8f6:	00db      	lsls	r3, r3, #3
 800b8f8:	3310      	adds	r3, #16
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	2201      	movs	r2, #1
 800b904:	705a      	strb	r2, [r3, #1]
 800b906:	e00e      	b.n	800b926 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b908:	78fb      	ldrb	r3, [r7, #3]
 800b90a:	f003 0207 	and.w	r2, r3, #7
 800b90e:	4613      	mov	r3, r2
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	4413      	add	r3, r2
 800b914:	00db      	lsls	r3, r3, #3
 800b916:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b91a:	687a      	ldr	r2, [r7, #4]
 800b91c:	4413      	add	r3, r2
 800b91e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	2200      	movs	r2, #0
 800b924:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800b926:	78fb      	ldrb	r3, [r7, #3]
 800b928:	f003 0307 	and.w	r3, r3, #7
 800b92c:	b2da      	uxtb	r2, r3
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800b932:	883b      	ldrh	r3, [r7, #0]
 800b934:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	78ba      	ldrb	r2, [r7, #2]
 800b940:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800b942:	78bb      	ldrb	r3, [r7, #2]
 800b944:	2b02      	cmp	r3, #2
 800b946:	d102      	bne.n	800b94e <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2200      	movs	r2, #0
 800b94c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b954:	2b01      	cmp	r3, #1
 800b956:	d101      	bne.n	800b95c <HAL_PCD_EP_Open+0x98>
 800b958:	2302      	movs	r3, #2
 800b95a:	e00e      	b.n	800b97a <HAL_PCD_EP_Open+0xb6>
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2201      	movs	r2, #1
 800b960:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	68f9      	ldr	r1, [r7, #12]
 800b96a:	4618      	mov	r0, r3
 800b96c:	f004 fd46 	bl	80103fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2200      	movs	r2, #0
 800b974:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800b978:	7afb      	ldrb	r3, [r7, #11]
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3710      	adds	r7, #16
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}

0800b982 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b982:	b580      	push	{r7, lr}
 800b984:	b084      	sub	sp, #16
 800b986:	af00      	add	r7, sp, #0
 800b988:	6078      	str	r0, [r7, #4]
 800b98a:	460b      	mov	r3, r1
 800b98c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b98e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b992:	2b00      	cmp	r3, #0
 800b994:	da0e      	bge.n	800b9b4 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b996:	78fb      	ldrb	r3, [r7, #3]
 800b998:	f003 0207 	and.w	r2, r3, #7
 800b99c:	4613      	mov	r3, r2
 800b99e:	009b      	lsls	r3, r3, #2
 800b9a0:	4413      	add	r3, r2
 800b9a2:	00db      	lsls	r3, r3, #3
 800b9a4:	3310      	adds	r3, #16
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	4413      	add	r3, r2
 800b9aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	2201      	movs	r2, #1
 800b9b0:	705a      	strb	r2, [r3, #1]
 800b9b2:	e00e      	b.n	800b9d2 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b9b4:	78fb      	ldrb	r3, [r7, #3]
 800b9b6:	f003 0207 	and.w	r2, r3, #7
 800b9ba:	4613      	mov	r3, r2
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	4413      	add	r3, r2
 800b9c0:	00db      	lsls	r3, r3, #3
 800b9c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b9c6:	687a      	ldr	r2, [r7, #4]
 800b9c8:	4413      	add	r3, r2
 800b9ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800b9d2:	78fb      	ldrb	r3, [r7, #3]
 800b9d4:	f003 0307 	and.w	r3, r3, #7
 800b9d8:	b2da      	uxtb	r2, r3
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b9e4:	2b01      	cmp	r3, #1
 800b9e6:	d101      	bne.n	800b9ec <HAL_PCD_EP_Close+0x6a>
 800b9e8:	2302      	movs	r3, #2
 800b9ea:	e00e      	b.n	800ba0a <HAL_PCD_EP_Close+0x88>
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	68f9      	ldr	r1, [r7, #12]
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f005 f9e6 	bl	8010dcc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2200      	movs	r2, #0
 800ba04:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800ba08:	2300      	movs	r3, #0
}
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	3710      	adds	r7, #16
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bd80      	pop	{r7, pc}

0800ba12 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ba12:	b580      	push	{r7, lr}
 800ba14:	b086      	sub	sp, #24
 800ba16:	af00      	add	r7, sp, #0
 800ba18:	60f8      	str	r0, [r7, #12]
 800ba1a:	607a      	str	r2, [r7, #4]
 800ba1c:	603b      	str	r3, [r7, #0]
 800ba1e:	460b      	mov	r3, r1
 800ba20:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ba22:	7afb      	ldrb	r3, [r7, #11]
 800ba24:	f003 0207 	and.w	r2, r3, #7
 800ba28:	4613      	mov	r3, r2
 800ba2a:	009b      	lsls	r3, r3, #2
 800ba2c:	4413      	add	r3, r2
 800ba2e:	00db      	lsls	r3, r3, #3
 800ba30:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ba34:	68fa      	ldr	r2, [r7, #12]
 800ba36:	4413      	add	r3, r2
 800ba38:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	687a      	ldr	r2, [r7, #4]
 800ba3e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	683a      	ldr	r2, [r7, #0]
 800ba44:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800ba46:	697b      	ldr	r3, [r7, #20]
 800ba48:	2200      	movs	r2, #0
 800ba4a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800ba4c:	697b      	ldr	r3, [r7, #20]
 800ba4e:	2200      	movs	r2, #0
 800ba50:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ba52:	7afb      	ldrb	r3, [r7, #11]
 800ba54:	f003 0307 	and.w	r3, r3, #7
 800ba58:	b2da      	uxtb	r2, r3
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	6979      	ldr	r1, [r7, #20]
 800ba64:	4618      	mov	r0, r3
 800ba66:	f005 fb9e 	bl	80111a6 <USB_EPStartXfer>

  return HAL_OK;
 800ba6a:	2300      	movs	r3, #0
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3718      	adds	r7, #24
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b083      	sub	sp, #12
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800ba80:	78fb      	ldrb	r3, [r7, #3]
 800ba82:	f003 0207 	and.w	r2, r3, #7
 800ba86:	6879      	ldr	r1, [r7, #4]
 800ba88:	4613      	mov	r3, r2
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	4413      	add	r3, r2
 800ba8e:	00db      	lsls	r3, r3, #3
 800ba90:	440b      	add	r3, r1
 800ba92:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800ba96:	681b      	ldr	r3, [r3, #0]
}
 800ba98:	4618      	mov	r0, r3
 800ba9a:	370c      	adds	r7, #12
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa2:	4770      	bx	lr

0800baa4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b086      	sub	sp, #24
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	60f8      	str	r0, [r7, #12]
 800baac:	607a      	str	r2, [r7, #4]
 800baae:	603b      	str	r3, [r7, #0]
 800bab0:	460b      	mov	r3, r1
 800bab2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bab4:	7afb      	ldrb	r3, [r7, #11]
 800bab6:	f003 0207 	and.w	r2, r3, #7
 800baba:	4613      	mov	r3, r2
 800babc:	009b      	lsls	r3, r3, #2
 800babe:	4413      	add	r3, r2
 800bac0:	00db      	lsls	r3, r3, #3
 800bac2:	3310      	adds	r3, #16
 800bac4:	68fa      	ldr	r2, [r7, #12]
 800bac6:	4413      	add	r3, r2
 800bac8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800baca:	697b      	ldr	r3, [r7, #20]
 800bacc:	687a      	ldr	r2, [r7, #4]
 800bace:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800bad0:	697b      	ldr	r3, [r7, #20]
 800bad2:	683a      	ldr	r2, [r7, #0]
 800bad4:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800bad6:	697b      	ldr	r3, [r7, #20]
 800bad8:	2201      	movs	r2, #1
 800bada:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	683a      	ldr	r2, [r7, #0]
 800bae2:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800bae4:	697b      	ldr	r3, [r7, #20]
 800bae6:	2200      	movs	r2, #0
 800bae8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	2201      	movs	r2, #1
 800baee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800baf0:	7afb      	ldrb	r3, [r7, #11]
 800baf2:	f003 0307 	and.w	r3, r3, #7
 800baf6:	b2da      	uxtb	r2, r3
 800baf8:	697b      	ldr	r3, [r7, #20]
 800bafa:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	6979      	ldr	r1, [r7, #20]
 800bb02:	4618      	mov	r0, r3
 800bb04:	f005 fb4f 	bl	80111a6 <USB_EPStartXfer>

  return HAL_OK;
 800bb08:	2300      	movs	r3, #0
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	3718      	adds	r7, #24
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	bd80      	pop	{r7, pc}

0800bb12 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800bb12:	b580      	push	{r7, lr}
 800bb14:	b084      	sub	sp, #16
 800bb16:	af00      	add	r7, sp, #0
 800bb18:	6078      	str	r0, [r7, #4]
 800bb1a:	460b      	mov	r3, r1
 800bb1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800bb1e:	78fb      	ldrb	r3, [r7, #3]
 800bb20:	f003 0307 	and.w	r3, r3, #7
 800bb24:	687a      	ldr	r2, [r7, #4]
 800bb26:	7912      	ldrb	r2, [r2, #4]
 800bb28:	4293      	cmp	r3, r2
 800bb2a:	d901      	bls.n	800bb30 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	e03e      	b.n	800bbae <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800bb30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	da0e      	bge.n	800bb56 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bb38:	78fb      	ldrb	r3, [r7, #3]
 800bb3a:	f003 0207 	and.w	r2, r3, #7
 800bb3e:	4613      	mov	r3, r2
 800bb40:	009b      	lsls	r3, r3, #2
 800bb42:	4413      	add	r3, r2
 800bb44:	00db      	lsls	r3, r3, #3
 800bb46:	3310      	adds	r3, #16
 800bb48:	687a      	ldr	r2, [r7, #4]
 800bb4a:	4413      	add	r3, r2
 800bb4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	2201      	movs	r2, #1
 800bb52:	705a      	strb	r2, [r3, #1]
 800bb54:	e00c      	b.n	800bb70 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800bb56:	78fa      	ldrb	r2, [r7, #3]
 800bb58:	4613      	mov	r3, r2
 800bb5a:	009b      	lsls	r3, r3, #2
 800bb5c:	4413      	add	r3, r2
 800bb5e:	00db      	lsls	r3, r3, #3
 800bb60:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bb64:	687a      	ldr	r2, [r7, #4]
 800bb66:	4413      	add	r3, r2
 800bb68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	2201      	movs	r2, #1
 800bb74:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800bb76:	78fb      	ldrb	r3, [r7, #3]
 800bb78:	f003 0307 	and.w	r3, r3, #7
 800bb7c:	b2da      	uxtb	r2, r3
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d101      	bne.n	800bb90 <HAL_PCD_EP_SetStall+0x7e>
 800bb8c:	2302      	movs	r3, #2
 800bb8e:	e00e      	b.n	800bbae <HAL_PCD_EP_SetStall+0x9c>
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2201      	movs	r2, #1
 800bb94:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	68f9      	ldr	r1, [r7, #12]
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f006 f8b0 	bl	8011d04 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2200      	movs	r2, #0
 800bba8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800bbac:	2300      	movs	r3, #0
}
 800bbae:	4618      	mov	r0, r3
 800bbb0:	3710      	adds	r7, #16
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}

0800bbb6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800bbb6:	b580      	push	{r7, lr}
 800bbb8:	b084      	sub	sp, #16
 800bbba:	af00      	add	r7, sp, #0
 800bbbc:	6078      	str	r0, [r7, #4]
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800bbc2:	78fb      	ldrb	r3, [r7, #3]
 800bbc4:	f003 030f 	and.w	r3, r3, #15
 800bbc8:	687a      	ldr	r2, [r7, #4]
 800bbca:	7912      	ldrb	r2, [r2, #4]
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d901      	bls.n	800bbd4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	e040      	b.n	800bc56 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800bbd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	da0e      	bge.n	800bbfa <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bbdc:	78fb      	ldrb	r3, [r7, #3]
 800bbde:	f003 0207 	and.w	r2, r3, #7
 800bbe2:	4613      	mov	r3, r2
 800bbe4:	009b      	lsls	r3, r3, #2
 800bbe6:	4413      	add	r3, r2
 800bbe8:	00db      	lsls	r3, r3, #3
 800bbea:	3310      	adds	r3, #16
 800bbec:	687a      	ldr	r2, [r7, #4]
 800bbee:	4413      	add	r3, r2
 800bbf0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2201      	movs	r2, #1
 800bbf6:	705a      	strb	r2, [r3, #1]
 800bbf8:	e00e      	b.n	800bc18 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bbfa:	78fb      	ldrb	r3, [r7, #3]
 800bbfc:	f003 0207 	and.w	r2, r3, #7
 800bc00:	4613      	mov	r3, r2
 800bc02:	009b      	lsls	r3, r3, #2
 800bc04:	4413      	add	r3, r2
 800bc06:	00db      	lsls	r3, r3, #3
 800bc08:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bc0c:	687a      	ldr	r2, [r7, #4]
 800bc0e:	4413      	add	r3, r2
 800bc10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2200      	movs	r2, #0
 800bc16:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800bc1e:	78fb      	ldrb	r3, [r7, #3]
 800bc20:	f003 0307 	and.w	r3, r3, #7
 800bc24:	b2da      	uxtb	r2, r3
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bc30:	2b01      	cmp	r3, #1
 800bc32:	d101      	bne.n	800bc38 <HAL_PCD_EP_ClrStall+0x82>
 800bc34:	2302      	movs	r3, #2
 800bc36:	e00e      	b.n	800bc56 <HAL_PCD_EP_ClrStall+0xa0>
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	68f9      	ldr	r1, [r7, #12]
 800bc46:	4618      	mov	r0, r3
 800bc48:	f006 f8ad 	bl	8011da6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	2200      	movs	r2, #0
 800bc50:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800bc54:	2300      	movs	r3, #0
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3710      	adds	r7, #16
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bd80      	pop	{r7, pc}

0800bc5e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800bc5e:	b580      	push	{r7, lr}
 800bc60:	b092      	sub	sp, #72	@ 0x48
 800bc62:	af00      	add	r7, sp, #0
 800bc64:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800bc66:	e333      	b.n	800c2d0 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bc70:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800bc72:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bc74:	b2db      	uxtb	r3, r3
 800bc76:	f003 030f 	and.w	r3, r3, #15
 800bc7a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800bc7e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	f040 8108 	bne.w	800be98 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800bc88:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bc8a:	f003 0310 	and.w	r3, r3, #16
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d14c      	bne.n	800bd2c <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	881b      	ldrh	r3, [r3, #0]
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800bc9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bca2:	813b      	strh	r3, [r7, #8]
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681a      	ldr	r2, [r3, #0]
 800bca8:	893b      	ldrh	r3, [r7, #8]
 800bcaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bcb2:	b29b      	uxth	r3, r3
 800bcb4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	3310      	adds	r3, #16
 800bcba:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcc4:	b29b      	uxth	r3, r3
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcca:	781b      	ldrb	r3, [r3, #0]
 800bccc:	00db      	lsls	r3, r3, #3
 800bcce:	4413      	add	r3, r2
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	6812      	ldr	r2, [r2, #0]
 800bcd4:	4413      	add	r3, r2
 800bcd6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bcda:	881b      	ldrh	r3, [r3, #0]
 800bcdc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800bce0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bce2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800bce4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bce6:	695a      	ldr	r2, [r3, #20]
 800bce8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcea:	69db      	ldr	r3, [r3, #28]
 800bcec:	441a      	add	r2, r3
 800bcee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcf0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800bcf2:	2100      	movs	r1, #0
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f00b f958 	bl	8016faa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	7b1b      	ldrb	r3, [r3, #12]
 800bcfe:	b2db      	uxtb	r3, r3
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	f000 82e5 	beq.w	800c2d0 <PCD_EP_ISR_Handler+0x672>
 800bd06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd08:	699b      	ldr	r3, [r3, #24]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	f040 82e0 	bne.w	800c2d0 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	7b1b      	ldrb	r3, [r3, #12]
 800bd14:	b2db      	uxtb	r3, r3
 800bd16:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bd1a:	b2da      	uxtb	r2, r3
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2200      	movs	r2, #0
 800bd28:	731a      	strb	r2, [r3, #12]
 800bd2a:	e2d1      	b.n	800c2d0 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bd32:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	881b      	ldrh	r3, [r3, #0]
 800bd3a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800bd3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bd3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d032      	beq.n	800bdac <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	461a      	mov	r2, r3
 800bd52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	00db      	lsls	r3, r3, #3
 800bd58:	4413      	add	r3, r2
 800bd5a:	687a      	ldr	r2, [r7, #4]
 800bd5c:	6812      	ldr	r2, [r2, #0]
 800bd5e:	4413      	add	r3, r2
 800bd60:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bd64:	881b      	ldrh	r3, [r3, #0]
 800bd66:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800bd6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd6c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6818      	ldr	r0, [r3, #0]
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800bd78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd7a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800bd7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd7e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	f006 f937 	bl	8011ff4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	881b      	ldrh	r3, [r3, #0]
 800bd8c:	b29a      	uxth	r2, r3
 800bd8e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800bd92:	4013      	ands	r3, r2
 800bd94:	817b      	strh	r3, [r7, #10]
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	897a      	ldrh	r2, [r7, #10]
 800bd9c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bda0:	b292      	uxth	r2, r2
 800bda2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800bda4:	6878      	ldr	r0, [r7, #4]
 800bda6:	f00b f8d3 	bl	8016f50 <HAL_PCD_SetupStageCallback>
 800bdaa:	e291      	b.n	800c2d0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800bdac:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	f280 828d 	bge.w	800c2d0 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	881b      	ldrh	r3, [r3, #0]
 800bdbc:	b29a      	uxth	r2, r3
 800bdbe:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800bdc2:	4013      	ands	r3, r2
 800bdc4:	81fb      	strh	r3, [r7, #14]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	89fa      	ldrh	r2, [r7, #14]
 800bdcc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bdd0:	b292      	uxth	r2, r2
 800bdd2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bddc:	b29b      	uxth	r3, r3
 800bdde:	461a      	mov	r2, r3
 800bde0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	00db      	lsls	r3, r3, #3
 800bde6:	4413      	add	r3, r2
 800bde8:	687a      	ldr	r2, [r7, #4]
 800bdea:	6812      	ldr	r2, [r2, #0]
 800bdec:	4413      	add	r3, r2
 800bdee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bdf2:	881b      	ldrh	r3, [r3, #0]
 800bdf4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800bdf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdfa:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800bdfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdfe:	69db      	ldr	r3, [r3, #28]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d019      	beq.n	800be38 <PCD_EP_ISR_Handler+0x1da>
 800be04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be06:	695b      	ldr	r3, [r3, #20]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d015      	beq.n	800be38 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6818      	ldr	r0, [r3, #0]
 800be10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be12:	6959      	ldr	r1, [r3, #20]
 800be14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be16:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800be18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be1a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800be1c:	b29b      	uxth	r3, r3
 800be1e:	f006 f8e9 	bl	8011ff4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800be22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be24:	695a      	ldr	r2, [r3, #20]
 800be26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be28:	69db      	ldr	r3, [r3, #28]
 800be2a:	441a      	add	r2, r3
 800be2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be2e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800be30:	2100      	movs	r1, #0
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	f00b f89e 	bl	8016f74 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	881b      	ldrh	r3, [r3, #0]
 800be3e:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800be40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800be42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800be46:	2b00      	cmp	r3, #0
 800be48:	f040 8242 	bne.w	800c2d0 <PCD_EP_ISR_Handler+0x672>
 800be4c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800be4e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800be52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800be56:	f000 823b 	beq.w	800c2d0 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	881b      	ldrh	r3, [r3, #0]
 800be60:	b29b      	uxth	r3, r3
 800be62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800be66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be6a:	81bb      	strh	r3, [r7, #12]
 800be6c:	89bb      	ldrh	r3, [r7, #12]
 800be6e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800be72:	81bb      	strh	r3, [r7, #12]
 800be74:	89bb      	ldrh	r3, [r7, #12]
 800be76:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800be7a:	81bb      	strh	r3, [r7, #12]
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681a      	ldr	r2, [r3, #0]
 800be80:	89bb      	ldrh	r3, [r7, #12]
 800be82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be92:	b29b      	uxth	r3, r3
 800be94:	8013      	strh	r3, [r2, #0]
 800be96:	e21b      	b.n	800c2d0 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	461a      	mov	r2, r3
 800be9e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bea2:	009b      	lsls	r3, r3, #2
 800bea4:	4413      	add	r3, r2
 800bea6:	881b      	ldrh	r3, [r3, #0]
 800bea8:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800beaa:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800beae:	2b00      	cmp	r3, #0
 800beb0:	f280 80f1 	bge.w	800c096 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	461a      	mov	r2, r3
 800beba:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bebe:	009b      	lsls	r3, r3, #2
 800bec0:	4413      	add	r3, r2
 800bec2:	881b      	ldrh	r3, [r3, #0]
 800bec4:	b29a      	uxth	r2, r3
 800bec6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800beca:	4013      	ands	r3, r2
 800becc:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	461a      	mov	r2, r3
 800bed4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bed8:	009b      	lsls	r3, r3, #2
 800beda:	4413      	add	r3, r2
 800bedc:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800bede:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bee2:	b292      	uxth	r2, r2
 800bee4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800bee6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800beea:	4613      	mov	r3, r2
 800beec:	009b      	lsls	r3, r3, #2
 800beee:	4413      	add	r3, r2
 800bef0:	00db      	lsls	r3, r3, #3
 800bef2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bef6:	687a      	ldr	r2, [r7, #4]
 800bef8:	4413      	add	r3, r2
 800befa:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800befc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800befe:	7b1b      	ldrb	r3, [r3, #12]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d123      	bne.n	800bf4c <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf0c:	b29b      	uxth	r3, r3
 800bf0e:	461a      	mov	r2, r3
 800bf10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf12:	781b      	ldrb	r3, [r3, #0]
 800bf14:	00db      	lsls	r3, r3, #3
 800bf16:	4413      	add	r3, r2
 800bf18:	687a      	ldr	r2, [r7, #4]
 800bf1a:	6812      	ldr	r2, [r2, #0]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bf22:	881b      	ldrh	r3, [r3, #0]
 800bf24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf28:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800bf2c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	f000 808b 	beq.w	800c04c <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6818      	ldr	r0, [r3, #0]
 800bf3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf3c:	6959      	ldr	r1, [r3, #20]
 800bf3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf40:	88da      	ldrh	r2, [r3, #6]
 800bf42:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bf46:	f006 f855 	bl	8011ff4 <USB_ReadPMA>
 800bf4a:	e07f      	b.n	800c04c <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800bf4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf4e:	78db      	ldrb	r3, [r3, #3]
 800bf50:	2b02      	cmp	r3, #2
 800bf52:	d109      	bne.n	800bf68 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800bf54:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bf56:	461a      	mov	r2, r3
 800bf58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f000 f9c6 	bl	800c2ec <HAL_PCD_EP_DB_Receive>
 800bf60:	4603      	mov	r3, r0
 800bf62:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800bf66:	e071      	b.n	800c04c <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	461a      	mov	r2, r3
 800bf6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf70:	781b      	ldrb	r3, [r3, #0]
 800bf72:	009b      	lsls	r3, r3, #2
 800bf74:	4413      	add	r3, r2
 800bf76:	881b      	ldrh	r3, [r3, #0]
 800bf78:	b29b      	uxth	r3, r3
 800bf7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf82:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	461a      	mov	r2, r3
 800bf8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf8c:	781b      	ldrb	r3, [r3, #0]
 800bf8e:	009b      	lsls	r3, r3, #2
 800bf90:	441a      	add	r2, r3
 800bf92:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800bf94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bfa0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bfa4:	b29b      	uxth	r3, r3
 800bfa6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	461a      	mov	r2, r3
 800bfae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfb0:	781b      	ldrb	r3, [r3, #0]
 800bfb2:	009b      	lsls	r3, r3, #2
 800bfb4:	4413      	add	r3, r2
 800bfb6:	881b      	ldrh	r3, [r3, #0]
 800bfb8:	b29b      	uxth	r3, r3
 800bfba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d022      	beq.n	800c008 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bfca:	b29b      	uxth	r3, r3
 800bfcc:	461a      	mov	r2, r3
 800bfce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfd0:	781b      	ldrb	r3, [r3, #0]
 800bfd2:	00db      	lsls	r3, r3, #3
 800bfd4:	4413      	add	r3, r2
 800bfd6:	687a      	ldr	r2, [r7, #4]
 800bfd8:	6812      	ldr	r2, [r2, #0]
 800bfda:	4413      	add	r3, r2
 800bfdc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bfe0:	881b      	ldrh	r3, [r3, #0]
 800bfe2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bfe6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800bfea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d02c      	beq.n	800c04c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	6818      	ldr	r0, [r3, #0]
 800bff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bff8:	6959      	ldr	r1, [r3, #20]
 800bffa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bffc:	891a      	ldrh	r2, [r3, #8]
 800bffe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c002:	f005 fff7 	bl	8011ff4 <USB_ReadPMA>
 800c006:	e021      	b.n	800c04c <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c010:	b29b      	uxth	r3, r3
 800c012:	461a      	mov	r2, r3
 800c014:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c016:	781b      	ldrb	r3, [r3, #0]
 800c018:	00db      	lsls	r3, r3, #3
 800c01a:	4413      	add	r3, r2
 800c01c:	687a      	ldr	r2, [r7, #4]
 800c01e:	6812      	ldr	r2, [r2, #0]
 800c020:	4413      	add	r3, r2
 800c022:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c026:	881b      	ldrh	r3, [r3, #0]
 800c028:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c02c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800c030:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c034:	2b00      	cmp	r3, #0
 800c036:	d009      	beq.n	800c04c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	6818      	ldr	r0, [r3, #0]
 800c03c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c03e:	6959      	ldr	r1, [r3, #20]
 800c040:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c042:	895a      	ldrh	r2, [r3, #10]
 800c044:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c048:	f005 ffd4 	bl	8011ff4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800c04c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c04e:	69da      	ldr	r2, [r3, #28]
 800c050:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c054:	441a      	add	r2, r3
 800c056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c058:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800c05a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c05c:	695a      	ldr	r2, [r3, #20]
 800c05e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c062:	441a      	add	r2, r3
 800c064:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c066:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800c068:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c06a:	699b      	ldr	r3, [r3, #24]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d005      	beq.n	800c07c <PCD_EP_ISR_Handler+0x41e>
 800c070:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c074:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c076:	691b      	ldr	r3, [r3, #16]
 800c078:	429a      	cmp	r2, r3
 800c07a:	d206      	bcs.n	800c08a <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800c07c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c07e:	781b      	ldrb	r3, [r3, #0]
 800c080:	4619      	mov	r1, r3
 800c082:	6878      	ldr	r0, [r7, #4]
 800c084:	f00a ff76 	bl	8016f74 <HAL_PCD_DataOutStageCallback>
 800c088:	e005      	b.n	800c096 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c090:	4618      	mov	r0, r3
 800c092:	f005 f888 	bl	80111a6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800c096:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	f000 8117 	beq.w	800c2d0 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800c0a2:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c0a6:	4613      	mov	r3, r2
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	4413      	add	r3, r2
 800c0ac:	00db      	lsls	r3, r3, #3
 800c0ae:	3310      	adds	r3, #16
 800c0b0:	687a      	ldr	r2, [r7, #4]
 800c0b2:	4413      	add	r3, r2
 800c0b4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	461a      	mov	r2, r3
 800c0bc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c0c0:	009b      	lsls	r3, r3, #2
 800c0c2:	4413      	add	r3, r2
 800c0c4:	881b      	ldrh	r3, [r3, #0]
 800c0c6:	b29b      	uxth	r3, r3
 800c0c8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c0cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0d0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	461a      	mov	r2, r3
 800c0d8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	441a      	add	r2, r3
 800c0e0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c0e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c0e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c0ea:	b29b      	uxth	r3, r3
 800c0ec:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800c0ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0f0:	78db      	ldrb	r3, [r3, #3]
 800c0f2:	2b01      	cmp	r3, #1
 800c0f4:	f040 80a1 	bne.w	800c23a <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800c0f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800c0fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c100:	7b1b      	ldrb	r3, [r3, #12]
 800c102:	2b00      	cmp	r3, #0
 800c104:	f000 8092 	beq.w	800c22c <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c108:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c10a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d046      	beq.n	800c1a0 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c114:	785b      	ldrb	r3, [r3, #1]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d126      	bne.n	800c168 <PCD_EP_ISR_Handler+0x50a>
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	617b      	str	r3, [r7, #20]
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c128:	b29b      	uxth	r3, r3
 800c12a:	461a      	mov	r2, r3
 800c12c:	697b      	ldr	r3, [r7, #20]
 800c12e:	4413      	add	r3, r2
 800c130:	617b      	str	r3, [r7, #20]
 800c132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c134:	781b      	ldrb	r3, [r3, #0]
 800c136:	00da      	lsls	r2, r3, #3
 800c138:	697b      	ldr	r3, [r7, #20]
 800c13a:	4413      	add	r3, r2
 800c13c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c140:	613b      	str	r3, [r7, #16]
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	881b      	ldrh	r3, [r3, #0]
 800c146:	b29b      	uxth	r3, r3
 800c148:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c14c:	b29a      	uxth	r2, r3
 800c14e:	693b      	ldr	r3, [r7, #16]
 800c150:	801a      	strh	r2, [r3, #0]
 800c152:	693b      	ldr	r3, [r7, #16]
 800c154:	881b      	ldrh	r3, [r3, #0]
 800c156:	b29b      	uxth	r3, r3
 800c158:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c15c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c160:	b29a      	uxth	r2, r3
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	801a      	strh	r2, [r3, #0]
 800c166:	e061      	b.n	800c22c <PCD_EP_ISR_Handler+0x5ce>
 800c168:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c16a:	785b      	ldrb	r3, [r3, #1]
 800c16c:	2b01      	cmp	r3, #1
 800c16e:	d15d      	bne.n	800c22c <PCD_EP_ISR_Handler+0x5ce>
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	61fb      	str	r3, [r7, #28]
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c17e:	b29b      	uxth	r3, r3
 800c180:	461a      	mov	r2, r3
 800c182:	69fb      	ldr	r3, [r7, #28]
 800c184:	4413      	add	r3, r2
 800c186:	61fb      	str	r3, [r7, #28]
 800c188:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c18a:	781b      	ldrb	r3, [r3, #0]
 800c18c:	00da      	lsls	r2, r3, #3
 800c18e:	69fb      	ldr	r3, [r7, #28]
 800c190:	4413      	add	r3, r2
 800c192:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c196:	61bb      	str	r3, [r7, #24]
 800c198:	69bb      	ldr	r3, [r7, #24]
 800c19a:	2200      	movs	r2, #0
 800c19c:	801a      	strh	r2, [r3, #0]
 800c19e:	e045      	b.n	800c22c <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c1a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1a8:	785b      	ldrb	r3, [r3, #1]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d126      	bne.n	800c1fc <PCD_EP_ISR_Handler+0x59e>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c1bc:	b29b      	uxth	r3, r3
 800c1be:	461a      	mov	r2, r3
 800c1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c2:	4413      	add	r3, r2
 800c1c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1c8:	781b      	ldrb	r3, [r3, #0]
 800c1ca:	00da      	lsls	r2, r3, #3
 800c1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ce:	4413      	add	r3, r2
 800c1d0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c1d4:	623b      	str	r3, [r7, #32]
 800c1d6:	6a3b      	ldr	r3, [r7, #32]
 800c1d8:	881b      	ldrh	r3, [r3, #0]
 800c1da:	b29b      	uxth	r3, r3
 800c1dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c1e0:	b29a      	uxth	r2, r3
 800c1e2:	6a3b      	ldr	r3, [r7, #32]
 800c1e4:	801a      	strh	r2, [r3, #0]
 800c1e6:	6a3b      	ldr	r3, [r7, #32]
 800c1e8:	881b      	ldrh	r3, [r3, #0]
 800c1ea:	b29b      	uxth	r3, r3
 800c1ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c1f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c1f4:	b29a      	uxth	r2, r3
 800c1f6:	6a3b      	ldr	r3, [r7, #32]
 800c1f8:	801a      	strh	r2, [r3, #0]
 800c1fa:	e017      	b.n	800c22c <PCD_EP_ISR_Handler+0x5ce>
 800c1fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1fe:	785b      	ldrb	r3, [r3, #1]
 800c200:	2b01      	cmp	r3, #1
 800c202:	d113      	bne.n	800c22c <PCD_EP_ISR_Handler+0x5ce>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c20c:	b29b      	uxth	r3, r3
 800c20e:	461a      	mov	r2, r3
 800c210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c212:	4413      	add	r3, r2
 800c214:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c218:	781b      	ldrb	r3, [r3, #0]
 800c21a:	00da      	lsls	r2, r3, #3
 800c21c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c21e:	4413      	add	r3, r2
 800c220:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c224:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c228:	2200      	movs	r2, #0
 800c22a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c22c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c22e:	781b      	ldrb	r3, [r3, #0]
 800c230:	4619      	mov	r1, r3
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f00a feb9 	bl	8016faa <HAL_PCD_DataInStageCallback>
 800c238:	e04a      	b.n	800c2d0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800c23a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c23c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c240:	2b00      	cmp	r3, #0
 800c242:	d13f      	bne.n	800c2c4 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c24c:	b29b      	uxth	r3, r3
 800c24e:	461a      	mov	r2, r3
 800c250:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	00db      	lsls	r3, r3, #3
 800c256:	4413      	add	r3, r2
 800c258:	687a      	ldr	r2, [r7, #4]
 800c25a:	6812      	ldr	r2, [r2, #0]
 800c25c:	4413      	add	r3, r2
 800c25e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c262:	881b      	ldrh	r3, [r3, #0]
 800c264:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c268:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800c26a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c26c:	699a      	ldr	r2, [r3, #24]
 800c26e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c270:	429a      	cmp	r2, r3
 800c272:	d906      	bls.n	800c282 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800c274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c276:	699a      	ldr	r2, [r3, #24]
 800c278:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c27a:	1ad2      	subs	r2, r2, r3
 800c27c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c27e:	619a      	str	r2, [r3, #24]
 800c280:	e002      	b.n	800c288 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800c282:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c284:	2200      	movs	r2, #0
 800c286:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800c288:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c28a:	699b      	ldr	r3, [r3, #24]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d106      	bne.n	800c29e <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c292:	781b      	ldrb	r3, [r3, #0]
 800c294:	4619      	mov	r1, r3
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f00a fe87 	bl	8016faa <HAL_PCD_DataInStageCallback>
 800c29c:	e018      	b.n	800c2d0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800c29e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2a0:	695a      	ldr	r2, [r3, #20]
 800c2a2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c2a4:	441a      	add	r2, r3
 800c2a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2a8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800c2aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2ac:	69da      	ldr	r2, [r3, #28]
 800c2ae:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c2b0:	441a      	add	r2, r3
 800c2b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2b4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c2bc:	4618      	mov	r0, r3
 800c2be:	f004 ff72 	bl	80111a6 <USB_EPStartXfer>
 800c2c2:	e005      	b.n	800c2d0 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800c2c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f000 f917 	bl	800c4fe <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c2d8:	b29b      	uxth	r3, r3
 800c2da:	b21b      	sxth	r3, r3
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	f6ff acc3 	blt.w	800bc68 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800c2e2:	2300      	movs	r3, #0
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	3748      	adds	r7, #72	@ 0x48
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}

0800c2ec <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b088      	sub	sp, #32
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	60f8      	str	r0, [r7, #12]
 800c2f4:	60b9      	str	r1, [r7, #8]
 800c2f6:	4613      	mov	r3, r2
 800c2f8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c2fa:	88fb      	ldrh	r3, [r7, #6]
 800c2fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c300:	2b00      	cmp	r3, #0
 800c302:	d07c      	beq.n	800c3fe <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c30c:	b29b      	uxth	r3, r3
 800c30e:	461a      	mov	r2, r3
 800c310:	68bb      	ldr	r3, [r7, #8]
 800c312:	781b      	ldrb	r3, [r3, #0]
 800c314:	00db      	lsls	r3, r3, #3
 800c316:	4413      	add	r3, r2
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	6812      	ldr	r2, [r2, #0]
 800c31c:	4413      	add	r3, r2
 800c31e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c322:	881b      	ldrh	r3, [r3, #0]
 800c324:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c328:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	699a      	ldr	r2, [r3, #24]
 800c32e:	8b7b      	ldrh	r3, [r7, #26]
 800c330:	429a      	cmp	r2, r3
 800c332:	d306      	bcc.n	800c342 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	699a      	ldr	r2, [r3, #24]
 800c338:	8b7b      	ldrh	r3, [r7, #26]
 800c33a:	1ad2      	subs	r2, r2, r3
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	619a      	str	r2, [r3, #24]
 800c340:	e002      	b.n	800c348 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800c342:	68bb      	ldr	r3, [r7, #8]
 800c344:	2200      	movs	r2, #0
 800c346:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	699b      	ldr	r3, [r3, #24]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d123      	bne.n	800c398 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	461a      	mov	r2, r3
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	781b      	ldrb	r3, [r3, #0]
 800c35a:	009b      	lsls	r3, r3, #2
 800c35c:	4413      	add	r3, r2
 800c35e:	881b      	ldrh	r3, [r3, #0]
 800c360:	b29b      	uxth	r3, r3
 800c362:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c36a:	833b      	strh	r3, [r7, #24]
 800c36c:	8b3b      	ldrh	r3, [r7, #24]
 800c36e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c372:	833b      	strh	r3, [r7, #24]
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	461a      	mov	r2, r3
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	781b      	ldrb	r3, [r3, #0]
 800c37e:	009b      	lsls	r3, r3, #2
 800c380:	441a      	add	r2, r3
 800c382:	8b3b      	ldrh	r3, [r7, #24]
 800c384:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c388:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c38c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c394:	b29b      	uxth	r3, r3
 800c396:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c398:	88fb      	ldrh	r3, [r7, #6]
 800c39a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d01f      	beq.n	800c3e2 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	461a      	mov	r2, r3
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	781b      	ldrb	r3, [r3, #0]
 800c3ac:	009b      	lsls	r3, r3, #2
 800c3ae:	4413      	add	r3, r2
 800c3b0:	881b      	ldrh	r3, [r3, #0]
 800c3b2:	b29b      	uxth	r3, r3
 800c3b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3bc:	82fb      	strh	r3, [r7, #22]
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	461a      	mov	r2, r3
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	781b      	ldrb	r3, [r3, #0]
 800c3c8:	009b      	lsls	r3, r3, #2
 800c3ca:	441a      	add	r2, r3
 800c3cc:	8afb      	ldrh	r3, [r7, #22]
 800c3ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c3d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c3da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c3de:	b29b      	uxth	r3, r3
 800c3e0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c3e2:	8b7b      	ldrh	r3, [r7, #26]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	f000 8085 	beq.w	800c4f4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	6818      	ldr	r0, [r3, #0]
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	6959      	ldr	r1, [r3, #20]
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	891a      	ldrh	r2, [r3, #8]
 800c3f6:	8b7b      	ldrh	r3, [r7, #26]
 800c3f8:	f005 fdfc 	bl	8011ff4 <USB_ReadPMA>
 800c3fc:	e07a      	b.n	800c4f4 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c406:	b29b      	uxth	r3, r3
 800c408:	461a      	mov	r2, r3
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	781b      	ldrb	r3, [r3, #0]
 800c40e:	00db      	lsls	r3, r3, #3
 800c410:	4413      	add	r3, r2
 800c412:	68fa      	ldr	r2, [r7, #12]
 800c414:	6812      	ldr	r2, [r2, #0]
 800c416:	4413      	add	r3, r2
 800c418:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c41c:	881b      	ldrh	r3, [r3, #0]
 800c41e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c422:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	699a      	ldr	r2, [r3, #24]
 800c428:	8b7b      	ldrh	r3, [r7, #26]
 800c42a:	429a      	cmp	r2, r3
 800c42c:	d306      	bcc.n	800c43c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	699a      	ldr	r2, [r3, #24]
 800c432:	8b7b      	ldrh	r3, [r7, #26]
 800c434:	1ad2      	subs	r2, r2, r3
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	619a      	str	r2, [r3, #24]
 800c43a:	e002      	b.n	800c442 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	2200      	movs	r2, #0
 800c440:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	699b      	ldr	r3, [r3, #24]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d123      	bne.n	800c492 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	461a      	mov	r2, r3
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	781b      	ldrb	r3, [r3, #0]
 800c454:	009b      	lsls	r3, r3, #2
 800c456:	4413      	add	r3, r2
 800c458:	881b      	ldrh	r3, [r3, #0]
 800c45a:	b29b      	uxth	r3, r3
 800c45c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c460:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c464:	83fb      	strh	r3, [r7, #30]
 800c466:	8bfb      	ldrh	r3, [r7, #30]
 800c468:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c46c:	83fb      	strh	r3, [r7, #30]
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	461a      	mov	r2, r3
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	781b      	ldrb	r3, [r3, #0]
 800c478:	009b      	lsls	r3, r3, #2
 800c47a:	441a      	add	r2, r3
 800c47c:	8bfb      	ldrh	r3, [r7, #30]
 800c47e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c482:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c486:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c48a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c48e:	b29b      	uxth	r3, r3
 800c490:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800c492:	88fb      	ldrh	r3, [r7, #6]
 800c494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d11f      	bne.n	800c4dc <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	68bb      	ldr	r3, [r7, #8]
 800c4a4:	781b      	ldrb	r3, [r3, #0]
 800c4a6:	009b      	lsls	r3, r3, #2
 800c4a8:	4413      	add	r3, r2
 800c4aa:	881b      	ldrh	r3, [r3, #0]
 800c4ac:	b29b      	uxth	r3, r3
 800c4ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4b6:	83bb      	strh	r3, [r7, #28]
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	461a      	mov	r2, r3
 800c4be:	68bb      	ldr	r3, [r7, #8]
 800c4c0:	781b      	ldrb	r3, [r3, #0]
 800c4c2:	009b      	lsls	r3, r3, #2
 800c4c4:	441a      	add	r2, r3
 800c4c6:	8bbb      	ldrh	r3, [r7, #28]
 800c4c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c4d8:	b29b      	uxth	r3, r3
 800c4da:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c4dc:	8b7b      	ldrh	r3, [r7, #26]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d008      	beq.n	800c4f4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	6818      	ldr	r0, [r3, #0]
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	6959      	ldr	r1, [r3, #20]
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	895a      	ldrh	r2, [r3, #10]
 800c4ee:	8b7b      	ldrh	r3, [r7, #26]
 800c4f0:	f005 fd80 	bl	8011ff4 <USB_ReadPMA>
    }
  }

  return count;
 800c4f4:	8b7b      	ldrh	r3, [r7, #26]
}
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	3720      	adds	r7, #32
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	bd80      	pop	{r7, pc}

0800c4fe <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c4fe:	b580      	push	{r7, lr}
 800c500:	b0a6      	sub	sp, #152	@ 0x98
 800c502:	af00      	add	r7, sp, #0
 800c504:	60f8      	str	r0, [r7, #12]
 800c506:	60b9      	str	r1, [r7, #8]
 800c508:	4613      	mov	r3, r2
 800c50a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c50c:	88fb      	ldrh	r3, [r7, #6]
 800c50e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c512:	2b00      	cmp	r3, #0
 800c514:	f000 81f7 	beq.w	800c906 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c520:	b29b      	uxth	r3, r3
 800c522:	461a      	mov	r2, r3
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	781b      	ldrb	r3, [r3, #0]
 800c528:	00db      	lsls	r3, r3, #3
 800c52a:	4413      	add	r3, r2
 800c52c:	68fa      	ldr	r2, [r7, #12]
 800c52e:	6812      	ldr	r2, [r2, #0]
 800c530:	4413      	add	r3, r2
 800c532:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c536:	881b      	ldrh	r3, [r3, #0]
 800c538:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c53c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	699a      	ldr	r2, [r3, #24]
 800c544:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c548:	429a      	cmp	r2, r3
 800c54a:	d907      	bls.n	800c55c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	699a      	ldr	r2, [r3, #24]
 800c550:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c554:	1ad2      	subs	r2, r2, r3
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	619a      	str	r2, [r3, #24]
 800c55a:	e002      	b.n	800c562 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	2200      	movs	r2, #0
 800c560:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800c562:	68bb      	ldr	r3, [r7, #8]
 800c564:	699b      	ldr	r3, [r3, #24]
 800c566:	2b00      	cmp	r3, #0
 800c568:	f040 80e1 	bne.w	800c72e <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	785b      	ldrb	r3, [r3, #1]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d126      	bne.n	800c5c2 <HAL_PCD_EP_DB_Transmit+0xc4>
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	633b      	str	r3, [r7, #48]	@ 0x30
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c582:	b29b      	uxth	r3, r3
 800c584:	461a      	mov	r2, r3
 800c586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c588:	4413      	add	r3, r2
 800c58a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c58c:	68bb      	ldr	r3, [r7, #8]
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	00da      	lsls	r2, r3, #3
 800c592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c594:	4413      	add	r3, r2
 800c596:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c59a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c59e:	881b      	ldrh	r3, [r3, #0]
 800c5a0:	b29b      	uxth	r3, r3
 800c5a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c5a6:	b29a      	uxth	r2, r3
 800c5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5aa:	801a      	strh	r2, [r3, #0]
 800c5ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5ae:	881b      	ldrh	r3, [r3, #0]
 800c5b0:	b29b      	uxth	r3, r3
 800c5b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c5b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c5ba:	b29a      	uxth	r2, r3
 800c5bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5be:	801a      	strh	r2, [r3, #0]
 800c5c0:	e01a      	b.n	800c5f8 <HAL_PCD_EP_DB_Transmit+0xfa>
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	785b      	ldrb	r3, [r3, #1]
 800c5c6:	2b01      	cmp	r3, #1
 800c5c8:	d116      	bne.n	800c5f8 <HAL_PCD_EP_DB_Transmit+0xfa>
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c5d8:	b29b      	uxth	r3, r3
 800c5da:	461a      	mov	r2, r3
 800c5dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5de:	4413      	add	r3, r2
 800c5e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c5e2:	68bb      	ldr	r3, [r7, #8]
 800c5e4:	781b      	ldrb	r3, [r3, #0]
 800c5e6:	00da      	lsls	r2, r3, #3
 800c5e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ea:	4413      	add	r3, r2
 800c5ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c5f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c5fe:	68bb      	ldr	r3, [r7, #8]
 800c600:	785b      	ldrb	r3, [r3, #1]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d126      	bne.n	800c654 <HAL_PCD_EP_DB_Transmit+0x156>
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	623b      	str	r3, [r7, #32]
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c614:	b29b      	uxth	r3, r3
 800c616:	461a      	mov	r2, r3
 800c618:	6a3b      	ldr	r3, [r7, #32]
 800c61a:	4413      	add	r3, r2
 800c61c:	623b      	str	r3, [r7, #32]
 800c61e:	68bb      	ldr	r3, [r7, #8]
 800c620:	781b      	ldrb	r3, [r3, #0]
 800c622:	00da      	lsls	r2, r3, #3
 800c624:	6a3b      	ldr	r3, [r7, #32]
 800c626:	4413      	add	r3, r2
 800c628:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c62c:	61fb      	str	r3, [r7, #28]
 800c62e:	69fb      	ldr	r3, [r7, #28]
 800c630:	881b      	ldrh	r3, [r3, #0]
 800c632:	b29b      	uxth	r3, r3
 800c634:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c638:	b29a      	uxth	r2, r3
 800c63a:	69fb      	ldr	r3, [r7, #28]
 800c63c:	801a      	strh	r2, [r3, #0]
 800c63e:	69fb      	ldr	r3, [r7, #28]
 800c640:	881b      	ldrh	r3, [r3, #0]
 800c642:	b29b      	uxth	r3, r3
 800c644:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c648:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c64c:	b29a      	uxth	r2, r3
 800c64e:	69fb      	ldr	r3, [r7, #28]
 800c650:	801a      	strh	r2, [r3, #0]
 800c652:	e017      	b.n	800c684 <HAL_PCD_EP_DB_Transmit+0x186>
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	785b      	ldrb	r3, [r3, #1]
 800c658:	2b01      	cmp	r3, #1
 800c65a:	d113      	bne.n	800c684 <HAL_PCD_EP_DB_Transmit+0x186>
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c664:	b29b      	uxth	r3, r3
 800c666:	461a      	mov	r2, r3
 800c668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c66a:	4413      	add	r3, r2
 800c66c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	781b      	ldrb	r3, [r3, #0]
 800c672:	00da      	lsls	r2, r3, #3
 800c674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c676:	4413      	add	r3, r2
 800c678:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c67c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c680:	2200      	movs	r2, #0
 800c682:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	78db      	ldrb	r3, [r3, #3]
 800c688:	2b02      	cmp	r3, #2
 800c68a:	d123      	bne.n	800c6d4 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	461a      	mov	r2, r3
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	009b      	lsls	r3, r3, #2
 800c698:	4413      	add	r3, r2
 800c69a:	881b      	ldrh	r3, [r3, #0]
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c6a6:	837b      	strh	r3, [r7, #26]
 800c6a8:	8b7b      	ldrh	r3, [r7, #26]
 800c6aa:	f083 0320 	eor.w	r3, r3, #32
 800c6ae:	837b      	strh	r3, [r7, #26]
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	461a      	mov	r2, r3
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	781b      	ldrb	r3, [r3, #0]
 800c6ba:	009b      	lsls	r3, r3, #2
 800c6bc:	441a      	add	r2, r3
 800c6be:	8b7b      	ldrh	r3, [r7, #26]
 800c6c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c6cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6d0:	b29b      	uxth	r3, r3
 800c6d2:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c6d4:	68bb      	ldr	r3, [r7, #8]
 800c6d6:	781b      	ldrb	r3, [r3, #0]
 800c6d8:	4619      	mov	r1, r3
 800c6da:	68f8      	ldr	r0, [r7, #12]
 800c6dc:	f00a fc65 	bl	8016faa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c6e0:	88fb      	ldrh	r3, [r7, #6]
 800c6e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d01f      	beq.n	800c72a <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	461a      	mov	r2, r3
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	781b      	ldrb	r3, [r3, #0]
 800c6f4:	009b      	lsls	r3, r3, #2
 800c6f6:	4413      	add	r3, r2
 800c6f8:	881b      	ldrh	r3, [r3, #0]
 800c6fa:	b29b      	uxth	r3, r3
 800c6fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c704:	833b      	strh	r3, [r7, #24]
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	461a      	mov	r2, r3
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	781b      	ldrb	r3, [r3, #0]
 800c710:	009b      	lsls	r3, r3, #2
 800c712:	441a      	add	r2, r3
 800c714:	8b3b      	ldrh	r3, [r7, #24]
 800c716:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c71a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c71e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c726:	b29b      	uxth	r3, r3
 800c728:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800c72a:	2300      	movs	r3, #0
 800c72c:	e31f      	b.n	800cd6e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c72e:	88fb      	ldrh	r3, [r7, #6]
 800c730:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c734:	2b00      	cmp	r3, #0
 800c736:	d021      	beq.n	800c77c <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	461a      	mov	r2, r3
 800c73e:	68bb      	ldr	r3, [r7, #8]
 800c740:	781b      	ldrb	r3, [r3, #0]
 800c742:	009b      	lsls	r3, r3, #2
 800c744:	4413      	add	r3, r2
 800c746:	881b      	ldrh	r3, [r3, #0]
 800c748:	b29b      	uxth	r3, r3
 800c74a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c74e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c752:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	461a      	mov	r2, r3
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	781b      	ldrb	r3, [r3, #0]
 800c760:	009b      	lsls	r3, r3, #2
 800c762:	441a      	add	r2, r3
 800c764:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800c768:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c76c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c770:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c778:	b29b      	uxth	r3, r3
 800c77a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c782:	2b01      	cmp	r3, #1
 800c784:	f040 82ca 	bne.w	800cd1c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	695a      	ldr	r2, [r3, #20]
 800c78c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c790:	441a      	add	r2, r3
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800c796:	68bb      	ldr	r3, [r7, #8]
 800c798:	69da      	ldr	r2, [r3, #28]
 800c79a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c79e:	441a      	add	r2, r3
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	6a1a      	ldr	r2, [r3, #32]
 800c7a8:	68bb      	ldr	r3, [r7, #8]
 800c7aa:	691b      	ldr	r3, [r3, #16]
 800c7ac:	429a      	cmp	r2, r3
 800c7ae:	d309      	bcc.n	800c7c4 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	691b      	ldr	r3, [r3, #16]
 800c7b4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	6a1a      	ldr	r2, [r3, #32]
 800c7ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c7bc:	1ad2      	subs	r2, r2, r3
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	621a      	str	r2, [r3, #32]
 800c7c2:	e015      	b.n	800c7f0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	6a1b      	ldr	r3, [r3, #32]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d107      	bne.n	800c7dc <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800c7cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c7d0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800c7d2:	68bb      	ldr	r3, [r7, #8]
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800c7da:	e009      	b.n	800c7f0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	2200      	movs	r2, #0
 800c7e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800c7e4:	68bb      	ldr	r3, [r7, #8]
 800c7e6:	6a1b      	ldr	r3, [r3, #32]
 800c7e8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800c7ea:	68bb      	ldr	r3, [r7, #8]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	785b      	ldrb	r3, [r3, #1]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d15f      	bne.n	800c8b8 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	643b      	str	r3, [r7, #64]	@ 0x40
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c806:	b29b      	uxth	r3, r3
 800c808:	461a      	mov	r2, r3
 800c80a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c80c:	4413      	add	r3, r2
 800c80e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	781b      	ldrb	r3, [r3, #0]
 800c814:	00da      	lsls	r2, r3, #3
 800c816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c818:	4413      	add	r3, r2
 800c81a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c81e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c822:	881b      	ldrh	r3, [r3, #0]
 800c824:	b29b      	uxth	r3, r3
 800c826:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c82a:	b29a      	uxth	r2, r3
 800c82c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c82e:	801a      	strh	r2, [r3, #0]
 800c830:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c832:	2b00      	cmp	r3, #0
 800c834:	d10a      	bne.n	800c84c <HAL_PCD_EP_DB_Transmit+0x34e>
 800c836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c838:	881b      	ldrh	r3, [r3, #0]
 800c83a:	b29b      	uxth	r3, r3
 800c83c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c840:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c844:	b29a      	uxth	r2, r3
 800c846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c848:	801a      	strh	r2, [r3, #0]
 800c84a:	e051      	b.n	800c8f0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c84c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c84e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c850:	d816      	bhi.n	800c880 <HAL_PCD_EP_DB_Transmit+0x382>
 800c852:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c854:	085b      	lsrs	r3, r3, #1
 800c856:	653b      	str	r3, [r7, #80]	@ 0x50
 800c858:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c85a:	f003 0301 	and.w	r3, r3, #1
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d002      	beq.n	800c868 <HAL_PCD_EP_DB_Transmit+0x36a>
 800c862:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c864:	3301      	adds	r3, #1
 800c866:	653b      	str	r3, [r7, #80]	@ 0x50
 800c868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c86a:	881b      	ldrh	r3, [r3, #0]
 800c86c:	b29a      	uxth	r2, r3
 800c86e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c870:	b29b      	uxth	r3, r3
 800c872:	029b      	lsls	r3, r3, #10
 800c874:	b29b      	uxth	r3, r3
 800c876:	4313      	orrs	r3, r2
 800c878:	b29a      	uxth	r2, r3
 800c87a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c87c:	801a      	strh	r2, [r3, #0]
 800c87e:	e037      	b.n	800c8f0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c880:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c882:	095b      	lsrs	r3, r3, #5
 800c884:	653b      	str	r3, [r7, #80]	@ 0x50
 800c886:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c888:	f003 031f 	and.w	r3, r3, #31
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d102      	bne.n	800c896 <HAL_PCD_EP_DB_Transmit+0x398>
 800c890:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c892:	3b01      	subs	r3, #1
 800c894:	653b      	str	r3, [r7, #80]	@ 0x50
 800c896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c898:	881b      	ldrh	r3, [r3, #0]
 800c89a:	b29a      	uxth	r2, r3
 800c89c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c89e:	b29b      	uxth	r3, r3
 800c8a0:	029b      	lsls	r3, r3, #10
 800c8a2:	b29b      	uxth	r3, r3
 800c8a4:	4313      	orrs	r3, r2
 800c8a6:	b29b      	uxth	r3, r3
 800c8a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8b0:	b29a      	uxth	r2, r3
 800c8b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8b4:	801a      	strh	r2, [r3, #0]
 800c8b6:	e01b      	b.n	800c8f0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c8b8:	68bb      	ldr	r3, [r7, #8]
 800c8ba:	785b      	ldrb	r3, [r3, #1]
 800c8bc:	2b01      	cmp	r3, #1
 800c8be:	d117      	bne.n	800c8f0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8d4:	4413      	add	r3, r2
 800c8d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c8d8:	68bb      	ldr	r3, [r7, #8]
 800c8da:	781b      	ldrb	r3, [r3, #0]
 800c8dc:	00da      	lsls	r2, r3, #3
 800c8de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8e0:	4413      	add	r3, r2
 800c8e2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c8e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8ea:	b29a      	uxth	r2, r3
 800c8ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8ee:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	6818      	ldr	r0, [r3, #0]
 800c8f4:	68bb      	ldr	r3, [r7, #8]
 800c8f6:	6959      	ldr	r1, [r3, #20]
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	891a      	ldrh	r2, [r3, #8]
 800c8fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8fe:	b29b      	uxth	r3, r3
 800c900:	f005 fb35 	bl	8011f6e <USB_WritePMA>
 800c904:	e20a      	b.n	800cd1c <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c90e:	b29b      	uxth	r3, r3
 800c910:	461a      	mov	r2, r3
 800c912:	68bb      	ldr	r3, [r7, #8]
 800c914:	781b      	ldrb	r3, [r3, #0]
 800c916:	00db      	lsls	r3, r3, #3
 800c918:	4413      	add	r3, r2
 800c91a:	68fa      	ldr	r2, [r7, #12]
 800c91c:	6812      	ldr	r2, [r2, #0]
 800c91e:	4413      	add	r3, r2
 800c920:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c924:	881b      	ldrh	r3, [r3, #0]
 800c926:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c92a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	699a      	ldr	r2, [r3, #24]
 800c932:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c936:	429a      	cmp	r2, r3
 800c938:	d307      	bcc.n	800c94a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800c93a:	68bb      	ldr	r3, [r7, #8]
 800c93c:	699a      	ldr	r2, [r3, #24]
 800c93e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c942:	1ad2      	subs	r2, r2, r3
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	619a      	str	r2, [r3, #24]
 800c948:	e002      	b.n	800c950 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	2200      	movs	r2, #0
 800c94e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800c950:	68bb      	ldr	r3, [r7, #8]
 800c952:	699b      	ldr	r3, [r3, #24]
 800c954:	2b00      	cmp	r3, #0
 800c956:	f040 80f6 	bne.w	800cb46 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c95a:	68bb      	ldr	r3, [r7, #8]
 800c95c:	785b      	ldrb	r3, [r3, #1]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d126      	bne.n	800c9b0 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	677b      	str	r3, [r7, #116]	@ 0x74
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c970:	b29b      	uxth	r3, r3
 800c972:	461a      	mov	r2, r3
 800c974:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c976:	4413      	add	r3, r2
 800c978:	677b      	str	r3, [r7, #116]	@ 0x74
 800c97a:	68bb      	ldr	r3, [r7, #8]
 800c97c:	781b      	ldrb	r3, [r3, #0]
 800c97e:	00da      	lsls	r2, r3, #3
 800c980:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c982:	4413      	add	r3, r2
 800c984:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c988:	673b      	str	r3, [r7, #112]	@ 0x70
 800c98a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c98c:	881b      	ldrh	r3, [r3, #0]
 800c98e:	b29b      	uxth	r3, r3
 800c990:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c994:	b29a      	uxth	r2, r3
 800c996:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c998:	801a      	strh	r2, [r3, #0]
 800c99a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c99c:	881b      	ldrh	r3, [r3, #0]
 800c99e:	b29b      	uxth	r3, r3
 800c9a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c9a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c9a8:	b29a      	uxth	r2, r3
 800c9aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c9ac:	801a      	strh	r2, [r3, #0]
 800c9ae:	e01a      	b.n	800c9e6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	785b      	ldrb	r3, [r3, #1]
 800c9b4:	2b01      	cmp	r3, #1
 800c9b6:	d116      	bne.n	800c9e6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9c6:	b29b      	uxth	r3, r3
 800c9c8:	461a      	mov	r2, r3
 800c9ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c9cc:	4413      	add	r3, r2
 800c9ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	781b      	ldrb	r3, [r3, #0]
 800c9d4:	00da      	lsls	r2, r3, #3
 800c9d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c9d8:	4413      	add	r3, r2
 800c9da:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c9de:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c9e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	785b      	ldrb	r3, [r3, #1]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d12f      	bne.n	800ca56 <HAL_PCD_EP_DB_Transmit+0x558>
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca06:	b29b      	uxth	r3, r3
 800ca08:	461a      	mov	r2, r3
 800ca0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ca0e:	4413      	add	r3, r2
 800ca10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	781b      	ldrb	r3, [r3, #0]
 800ca18:	00da      	lsls	r2, r3, #3
 800ca1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ca1e:	4413      	add	r3, r2
 800ca20:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ca24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ca28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca2c:	881b      	ldrh	r3, [r3, #0]
 800ca2e:	b29b      	uxth	r3, r3
 800ca30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ca34:	b29a      	uxth	r2, r3
 800ca36:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca3a:	801a      	strh	r2, [r3, #0]
 800ca3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca40:	881b      	ldrh	r3, [r3, #0]
 800ca42:	b29b      	uxth	r3, r3
 800ca44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca4c:	b29a      	uxth	r2, r3
 800ca4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca52:	801a      	strh	r2, [r3, #0]
 800ca54:	e01c      	b.n	800ca90 <HAL_PCD_EP_DB_Transmit+0x592>
 800ca56:	68bb      	ldr	r3, [r7, #8]
 800ca58:	785b      	ldrb	r3, [r3, #1]
 800ca5a:	2b01      	cmp	r3, #1
 800ca5c:	d118      	bne.n	800ca90 <HAL_PCD_EP_DB_Transmit+0x592>
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ca66:	b29b      	uxth	r3, r3
 800ca68:	461a      	mov	r2, r3
 800ca6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ca6e:	4413      	add	r3, r2
 800ca70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ca74:	68bb      	ldr	r3, [r7, #8]
 800ca76:	781b      	ldrb	r3, [r3, #0]
 800ca78:	00da      	lsls	r2, r3, #3
 800ca7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ca7e:	4413      	add	r3, r2
 800ca80:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ca84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ca88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800ca90:	68bb      	ldr	r3, [r7, #8]
 800ca92:	78db      	ldrb	r3, [r3, #3]
 800ca94:	2b02      	cmp	r3, #2
 800ca96:	d127      	bne.n	800cae8 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	461a      	mov	r2, r3
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	781b      	ldrb	r3, [r3, #0]
 800caa2:	009b      	lsls	r3, r3, #2
 800caa4:	4413      	add	r3, r2
 800caa6:	881b      	ldrh	r3, [r3, #0]
 800caa8:	b29b      	uxth	r3, r3
 800caaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800caae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cab2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800cab6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800caba:	f083 0320 	eor.w	r3, r3, #32
 800cabe:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	461a      	mov	r2, r3
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	781b      	ldrb	r3, [r3, #0]
 800cacc:	009b      	lsls	r3, r3, #2
 800cace:	441a      	add	r2, r3
 800cad0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800cad4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cad8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cadc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cae0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cae4:	b29b      	uxth	r3, r3
 800cae6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800cae8:	68bb      	ldr	r3, [r7, #8]
 800caea:	781b      	ldrb	r3, [r3, #0]
 800caec:	4619      	mov	r1, r3
 800caee:	68f8      	ldr	r0, [r7, #12]
 800caf0:	f00a fa5b 	bl	8016faa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800caf4:	88fb      	ldrh	r3, [r7, #6]
 800caf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d121      	bne.n	800cb42 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	461a      	mov	r2, r3
 800cb04:	68bb      	ldr	r3, [r7, #8]
 800cb06:	781b      	ldrb	r3, [r3, #0]
 800cb08:	009b      	lsls	r3, r3, #2
 800cb0a:	4413      	add	r3, r2
 800cb0c:	881b      	ldrh	r3, [r3, #0]
 800cb0e:	b29b      	uxth	r3, r3
 800cb10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb18:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	461a      	mov	r2, r3
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	781b      	ldrb	r3, [r3, #0]
 800cb26:	009b      	lsls	r3, r3, #2
 800cb28:	441a      	add	r2, r3
 800cb2a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800cb2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb36:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cb3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb3e:	b29b      	uxth	r3, r3
 800cb40:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800cb42:	2300      	movs	r3, #0
 800cb44:	e113      	b.n	800cd6e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800cb46:	88fb      	ldrh	r3, [r7, #6]
 800cb48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d121      	bne.n	800cb94 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	461a      	mov	r2, r3
 800cb56:	68bb      	ldr	r3, [r7, #8]
 800cb58:	781b      	ldrb	r3, [r3, #0]
 800cb5a:	009b      	lsls	r3, r3, #2
 800cb5c:	4413      	add	r3, r2
 800cb5e:	881b      	ldrh	r3, [r3, #0]
 800cb60:	b29b      	uxth	r3, r3
 800cb62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb6a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	461a      	mov	r2, r3
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	781b      	ldrb	r3, [r3, #0]
 800cb78:	009b      	lsls	r3, r3, #2
 800cb7a:	441a      	add	r2, r3
 800cb7c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800cb80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cb8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb90:	b29b      	uxth	r3, r3
 800cb92:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800cb94:	68bb      	ldr	r3, [r7, #8]
 800cb96:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cb9a:	2b01      	cmp	r3, #1
 800cb9c:	f040 80be 	bne.w	800cd1c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800cba0:	68bb      	ldr	r3, [r7, #8]
 800cba2:	695a      	ldr	r2, [r3, #20]
 800cba4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cba8:	441a      	add	r2, r3
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	69da      	ldr	r2, [r3, #28]
 800cbb2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cbb6:	441a      	add	r2, r3
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	6a1a      	ldr	r2, [r3, #32]
 800cbc0:	68bb      	ldr	r3, [r7, #8]
 800cbc2:	691b      	ldr	r3, [r3, #16]
 800cbc4:	429a      	cmp	r2, r3
 800cbc6:	d309      	bcc.n	800cbdc <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	691b      	ldr	r3, [r3, #16]
 800cbcc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800cbce:	68bb      	ldr	r3, [r7, #8]
 800cbd0:	6a1a      	ldr	r2, [r3, #32]
 800cbd2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cbd4:	1ad2      	subs	r2, r2, r3
 800cbd6:	68bb      	ldr	r3, [r7, #8]
 800cbd8:	621a      	str	r2, [r3, #32]
 800cbda:	e015      	b.n	800cc08 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800cbdc:	68bb      	ldr	r3, [r7, #8]
 800cbde:	6a1b      	ldr	r3, [r3, #32]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d107      	bne.n	800cbf4 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800cbe4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cbe8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	2200      	movs	r2, #0
 800cbee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800cbf2:	e009      	b.n	800cc08 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	6a1b      	ldr	r3, [r3, #32]
 800cbf8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	2200      	movs	r2, #0
 800cc04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cc0e:	68bb      	ldr	r3, [r7, #8]
 800cc10:	785b      	ldrb	r3, [r3, #1]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d15f      	bne.n	800ccd6 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc24:	b29b      	uxth	r3, r3
 800cc26:	461a      	mov	r2, r3
 800cc28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc2a:	4413      	add	r3, r2
 800cc2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	00da      	lsls	r2, r3, #3
 800cc34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc36:	4413      	add	r3, r2
 800cc38:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cc3c:	667b      	str	r3, [r7, #100]	@ 0x64
 800cc3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc40:	881b      	ldrh	r3, [r3, #0]
 800cc42:	b29b      	uxth	r3, r3
 800cc44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc48:	b29a      	uxth	r2, r3
 800cc4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc4c:	801a      	strh	r2, [r3, #0]
 800cc4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d10a      	bne.n	800cc6a <HAL_PCD_EP_DB_Transmit+0x76c>
 800cc54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc56:	881b      	ldrh	r3, [r3, #0]
 800cc58:	b29b      	uxth	r3, r3
 800cc5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc62:	b29a      	uxth	r2, r3
 800cc64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc66:	801a      	strh	r2, [r3, #0]
 800cc68:	e04e      	b.n	800cd08 <HAL_PCD_EP_DB_Transmit+0x80a>
 800cc6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc6c:	2b3e      	cmp	r3, #62	@ 0x3e
 800cc6e:	d816      	bhi.n	800cc9e <HAL_PCD_EP_DB_Transmit+0x7a0>
 800cc70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc72:	085b      	lsrs	r3, r3, #1
 800cc74:	663b      	str	r3, [r7, #96]	@ 0x60
 800cc76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc78:	f003 0301 	and.w	r3, r3, #1
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d002      	beq.n	800cc86 <HAL_PCD_EP_DB_Transmit+0x788>
 800cc80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc82:	3301      	adds	r3, #1
 800cc84:	663b      	str	r3, [r7, #96]	@ 0x60
 800cc86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc88:	881b      	ldrh	r3, [r3, #0]
 800cc8a:	b29a      	uxth	r2, r3
 800cc8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc8e:	b29b      	uxth	r3, r3
 800cc90:	029b      	lsls	r3, r3, #10
 800cc92:	b29b      	uxth	r3, r3
 800cc94:	4313      	orrs	r3, r2
 800cc96:	b29a      	uxth	r2, r3
 800cc98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc9a:	801a      	strh	r2, [r3, #0]
 800cc9c:	e034      	b.n	800cd08 <HAL_PCD_EP_DB_Transmit+0x80a>
 800cc9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cca0:	095b      	lsrs	r3, r3, #5
 800cca2:	663b      	str	r3, [r7, #96]	@ 0x60
 800cca4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cca6:	f003 031f 	and.w	r3, r3, #31
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d102      	bne.n	800ccb4 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800ccae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ccb0:	3b01      	subs	r3, #1
 800ccb2:	663b      	str	r3, [r7, #96]	@ 0x60
 800ccb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ccb6:	881b      	ldrh	r3, [r3, #0]
 800ccb8:	b29a      	uxth	r2, r3
 800ccba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ccbc:	b29b      	uxth	r3, r3
 800ccbe:	029b      	lsls	r3, r3, #10
 800ccc0:	b29b      	uxth	r3, r3
 800ccc2:	4313      	orrs	r3, r2
 800ccc4:	b29b      	uxth	r3, r3
 800ccc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ccca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ccce:	b29a      	uxth	r2, r3
 800ccd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ccd2:	801a      	strh	r2, [r3, #0]
 800ccd4:	e018      	b.n	800cd08 <HAL_PCD_EP_DB_Transmit+0x80a>
 800ccd6:	68bb      	ldr	r3, [r7, #8]
 800ccd8:	785b      	ldrb	r3, [r3, #1]
 800ccda:	2b01      	cmp	r3, #1
 800ccdc:	d114      	bne.n	800cd08 <HAL_PCD_EP_DB_Transmit+0x80a>
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cce6:	b29b      	uxth	r3, r3
 800cce8:	461a      	mov	r2, r3
 800ccea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccec:	4413      	add	r3, r2
 800ccee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ccf0:	68bb      	ldr	r3, [r7, #8]
 800ccf2:	781b      	ldrb	r3, [r3, #0]
 800ccf4:	00da      	lsls	r2, r3, #3
 800ccf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccf8:	4413      	add	r3, r2
 800ccfa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ccfe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cd00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd02:	b29a      	uxth	r2, r3
 800cd04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cd06:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	6818      	ldr	r0, [r3, #0]
 800cd0c:	68bb      	ldr	r3, [r7, #8]
 800cd0e:	6959      	ldr	r1, [r3, #20]
 800cd10:	68bb      	ldr	r3, [r7, #8]
 800cd12:	895a      	ldrh	r2, [r3, #10]
 800cd14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd16:	b29b      	uxth	r3, r3
 800cd18:	f005 f929 	bl	8011f6e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	461a      	mov	r2, r3
 800cd22:	68bb      	ldr	r3, [r7, #8]
 800cd24:	781b      	ldrb	r3, [r3, #0]
 800cd26:	009b      	lsls	r3, r3, #2
 800cd28:	4413      	add	r3, r2
 800cd2a:	881b      	ldrh	r3, [r3, #0]
 800cd2c:	b29b      	uxth	r3, r3
 800cd2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd36:	82fb      	strh	r3, [r7, #22]
 800cd38:	8afb      	ldrh	r3, [r7, #22]
 800cd3a:	f083 0310 	eor.w	r3, r3, #16
 800cd3e:	82fb      	strh	r3, [r7, #22]
 800cd40:	8afb      	ldrh	r3, [r7, #22]
 800cd42:	f083 0320 	eor.w	r3, r3, #32
 800cd46:	82fb      	strh	r3, [r7, #22]
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	461a      	mov	r2, r3
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	781b      	ldrb	r3, [r3, #0]
 800cd52:	009b      	lsls	r3, r3, #2
 800cd54:	441a      	add	r2, r3
 800cd56:	8afb      	ldrh	r3, [r7, #22]
 800cd58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd68:	b29b      	uxth	r3, r3
 800cd6a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800cd6c:	2300      	movs	r3, #0
}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	3798      	adds	r7, #152	@ 0x98
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}

0800cd76 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800cd76:	b480      	push	{r7}
 800cd78:	b087      	sub	sp, #28
 800cd7a:	af00      	add	r7, sp, #0
 800cd7c:	60f8      	str	r0, [r7, #12]
 800cd7e:	607b      	str	r3, [r7, #4]
 800cd80:	460b      	mov	r3, r1
 800cd82:	817b      	strh	r3, [r7, #10]
 800cd84:	4613      	mov	r3, r2
 800cd86:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800cd88:	897b      	ldrh	r3, [r7, #10]
 800cd8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd8e:	b29b      	uxth	r3, r3
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d00b      	beq.n	800cdac <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cd94:	897b      	ldrh	r3, [r7, #10]
 800cd96:	f003 0207 	and.w	r2, r3, #7
 800cd9a:	4613      	mov	r3, r2
 800cd9c:	009b      	lsls	r3, r3, #2
 800cd9e:	4413      	add	r3, r2
 800cda0:	00db      	lsls	r3, r3, #3
 800cda2:	3310      	adds	r3, #16
 800cda4:	68fa      	ldr	r2, [r7, #12]
 800cda6:	4413      	add	r3, r2
 800cda8:	617b      	str	r3, [r7, #20]
 800cdaa:	e009      	b.n	800cdc0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cdac:	897a      	ldrh	r2, [r7, #10]
 800cdae:	4613      	mov	r3, r2
 800cdb0:	009b      	lsls	r3, r3, #2
 800cdb2:	4413      	add	r3, r2
 800cdb4:	00db      	lsls	r3, r3, #3
 800cdb6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cdba:	68fa      	ldr	r2, [r7, #12]
 800cdbc:	4413      	add	r3, r2
 800cdbe:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800cdc0:	893b      	ldrh	r3, [r7, #8]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d107      	bne.n	800cdd6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	2200      	movs	r2, #0
 800cdca:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	b29a      	uxth	r2, r3
 800cdd0:	697b      	ldr	r3, [r7, #20]
 800cdd2:	80da      	strh	r2, [r3, #6]
 800cdd4:	e00b      	b.n	800cdee <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800cdd6:	697b      	ldr	r3, [r7, #20]
 800cdd8:	2201      	movs	r2, #1
 800cdda:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	b29a      	uxth	r2, r3
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	0c1b      	lsrs	r3, r3, #16
 800cde8:	b29a      	uxth	r2, r3
 800cdea:	697b      	ldr	r3, [r7, #20]
 800cdec:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800cdee:	2300      	movs	r3, #0
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	371c      	adds	r7, #28
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfa:	4770      	bx	lr

0800cdfc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800cdfc:	b480      	push	{r7}
 800cdfe:	b085      	sub	sp, #20
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	2201      	movs	r2, #1
 800ce0e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	2200      	movs	r2, #0
 800ce16:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800ce20:	b29b      	uxth	r3, r3
 800ce22:	f043 0301 	orr.w	r3, r3, #1
 800ce26:	b29a      	uxth	r2, r3
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800ce34:	b29b      	uxth	r3, r3
 800ce36:	f043 0302 	orr.w	r3, r3, #2
 800ce3a:	b29a      	uxth	r2, r3
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800ce42:	2300      	movs	r3, #0
}
 800ce44:	4618      	mov	r0, r3
 800ce46:	3714      	adds	r7, #20
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4e:	4770      	bx	lr

0800ce50 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ce50:	b480      	push	{r7}
 800ce52:	b085      	sub	sp, #20
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d141      	bne.n	800cee2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ce5e:	4b4b      	ldr	r3, [pc, #300]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ce66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce6a:	d131      	bne.n	800ced0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ce6c:	4b47      	ldr	r3, [pc, #284]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce72:	4a46      	ldr	r2, [pc, #280]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ce7c:	4b43      	ldr	r3, [pc, #268]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ce84:	4a41      	ldr	r2, [pc, #260]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ce8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ce8c:	4b40      	ldr	r3, [pc, #256]	@ (800cf90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	2232      	movs	r2, #50	@ 0x32
 800ce92:	fb02 f303 	mul.w	r3, r2, r3
 800ce96:	4a3f      	ldr	r2, [pc, #252]	@ (800cf94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ce98:	fba2 2303 	umull	r2, r3, r2, r3
 800ce9c:	0c9b      	lsrs	r3, r3, #18
 800ce9e:	3301      	adds	r3, #1
 800cea0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cea2:	e002      	b.n	800ceaa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	3b01      	subs	r3, #1
 800cea8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ceaa:	4b38      	ldr	r3, [pc, #224]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ceac:	695b      	ldr	r3, [r3, #20]
 800ceae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ceb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ceb6:	d102      	bne.n	800cebe <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d1f2      	bne.n	800cea4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cebe:	4b33      	ldr	r3, [pc, #204]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cec0:	695b      	ldr	r3, [r3, #20]
 800cec2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cec6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ceca:	d158      	bne.n	800cf7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cecc:	2303      	movs	r3, #3
 800cece:	e057      	b.n	800cf80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ced0:	4b2e      	ldr	r3, [pc, #184]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ced2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ced6:	4a2d      	ldr	r2, [pc, #180]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ced8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cedc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800cee0:	e04d      	b.n	800cf7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cee8:	d141      	bne.n	800cf6e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ceea:	4b28      	ldr	r3, [pc, #160]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cef6:	d131      	bne.n	800cf5c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cef8:	4b24      	ldr	r3, [pc, #144]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cefa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cefe:	4a23      	ldr	r2, [pc, #140]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cf08:	4b20      	ldr	r3, [pc, #128]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cf10:	4a1e      	ldr	r2, [pc, #120]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cf16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cf18:	4b1d      	ldr	r3, [pc, #116]	@ (800cf90 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	2232      	movs	r2, #50	@ 0x32
 800cf1e:	fb02 f303 	mul.w	r3, r2, r3
 800cf22:	4a1c      	ldr	r2, [pc, #112]	@ (800cf94 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cf24:	fba2 2303 	umull	r2, r3, r2, r3
 800cf28:	0c9b      	lsrs	r3, r3, #18
 800cf2a:	3301      	adds	r3, #1
 800cf2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cf2e:	e002      	b.n	800cf36 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	3b01      	subs	r3, #1
 800cf34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cf36:	4b15      	ldr	r3, [pc, #84]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf38:	695b      	ldr	r3, [r3, #20]
 800cf3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cf3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf42:	d102      	bne.n	800cf4a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d1f2      	bne.n	800cf30 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cf4a:	4b10      	ldr	r3, [pc, #64]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf4c:	695b      	ldr	r3, [r3, #20]
 800cf4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cf52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf56:	d112      	bne.n	800cf7e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cf58:	2303      	movs	r3, #3
 800cf5a:	e011      	b.n	800cf80 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cf5c:	4b0b      	ldr	r3, [pc, #44]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf62:	4a0a      	ldr	r2, [pc, #40]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cf68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800cf6c:	e007      	b.n	800cf7e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800cf6e:	4b07      	ldr	r3, [pc, #28]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cf76:	4a05      	ldr	r2, [pc, #20]	@ (800cf8c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf78:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800cf7c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800cf7e:	2300      	movs	r3, #0
}
 800cf80:	4618      	mov	r0, r3
 800cf82:	3714      	adds	r7, #20
 800cf84:	46bd      	mov	sp, r7
 800cf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8a:	4770      	bx	lr
 800cf8c:	40007000 	.word	0x40007000
 800cf90:	20000004 	.word	0x20000004
 800cf94:	431bde83 	.word	0x431bde83

0800cf98 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800cf9c:	4b05      	ldr	r3, [pc, #20]	@ (800cfb4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800cf9e:	689b      	ldr	r3, [r3, #8]
 800cfa0:	4a04      	ldr	r2, [pc, #16]	@ (800cfb4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800cfa2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cfa6:	6093      	str	r3, [r2, #8]
}
 800cfa8:	bf00      	nop
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb0:	4770      	bx	lr
 800cfb2:	bf00      	nop
 800cfb4:	40007000 	.word	0x40007000

0800cfb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b088      	sub	sp, #32
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d101      	bne.n	800cfca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800cfc6:	2301      	movs	r3, #1
 800cfc8:	e2fe      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	f003 0301 	and.w	r3, r3, #1
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d075      	beq.n	800d0c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cfd6:	4b97      	ldr	r3, [pc, #604]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800cfd8:	689b      	ldr	r3, [r3, #8]
 800cfda:	f003 030c 	and.w	r3, r3, #12
 800cfde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800cfe0:	4b94      	ldr	r3, [pc, #592]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800cfe2:	68db      	ldr	r3, [r3, #12]
 800cfe4:	f003 0303 	and.w	r3, r3, #3
 800cfe8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800cfea:	69bb      	ldr	r3, [r7, #24]
 800cfec:	2b0c      	cmp	r3, #12
 800cfee:	d102      	bne.n	800cff6 <HAL_RCC_OscConfig+0x3e>
 800cff0:	697b      	ldr	r3, [r7, #20]
 800cff2:	2b03      	cmp	r3, #3
 800cff4:	d002      	beq.n	800cffc <HAL_RCC_OscConfig+0x44>
 800cff6:	69bb      	ldr	r3, [r7, #24]
 800cff8:	2b08      	cmp	r3, #8
 800cffa:	d10b      	bne.n	800d014 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cffc:	4b8d      	ldr	r3, [pc, #564]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d004:	2b00      	cmp	r3, #0
 800d006:	d05b      	beq.n	800d0c0 <HAL_RCC_OscConfig+0x108>
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	685b      	ldr	r3, [r3, #4]
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d157      	bne.n	800d0c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d010:	2301      	movs	r3, #1
 800d012:	e2d9      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	685b      	ldr	r3, [r3, #4]
 800d018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d01c:	d106      	bne.n	800d02c <HAL_RCC_OscConfig+0x74>
 800d01e:	4b85      	ldr	r3, [pc, #532]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	4a84      	ldr	r2, [pc, #528]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d028:	6013      	str	r3, [r2, #0]
 800d02a:	e01d      	b.n	800d068 <HAL_RCC_OscConfig+0xb0>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	685b      	ldr	r3, [r3, #4]
 800d030:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d034:	d10c      	bne.n	800d050 <HAL_RCC_OscConfig+0x98>
 800d036:	4b7f      	ldr	r3, [pc, #508]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	4a7e      	ldr	r2, [pc, #504]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d03c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d040:	6013      	str	r3, [r2, #0]
 800d042:	4b7c      	ldr	r3, [pc, #496]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	4a7b      	ldr	r2, [pc, #492]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d04c:	6013      	str	r3, [r2, #0]
 800d04e:	e00b      	b.n	800d068 <HAL_RCC_OscConfig+0xb0>
 800d050:	4b78      	ldr	r3, [pc, #480]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	4a77      	ldr	r2, [pc, #476]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d056:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d05a:	6013      	str	r3, [r2, #0]
 800d05c:	4b75      	ldr	r3, [pc, #468]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	4a74      	ldr	r2, [pc, #464]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d062:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d066:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	685b      	ldr	r3, [r3, #4]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d013      	beq.n	800d098 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d070:	f7fa fdd6 	bl	8007c20 <HAL_GetTick>
 800d074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d076:	e008      	b.n	800d08a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d078:	f7fa fdd2 	bl	8007c20 <HAL_GetTick>
 800d07c:	4602      	mov	r2, r0
 800d07e:	693b      	ldr	r3, [r7, #16]
 800d080:	1ad3      	subs	r3, r2, r3
 800d082:	2b64      	cmp	r3, #100	@ 0x64
 800d084:	d901      	bls.n	800d08a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d086:	2303      	movs	r3, #3
 800d088:	e29e      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d08a:	4b6a      	ldr	r3, [pc, #424]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d092:	2b00      	cmp	r3, #0
 800d094:	d0f0      	beq.n	800d078 <HAL_RCC_OscConfig+0xc0>
 800d096:	e014      	b.n	800d0c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d098:	f7fa fdc2 	bl	8007c20 <HAL_GetTick>
 800d09c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d09e:	e008      	b.n	800d0b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d0a0:	f7fa fdbe 	bl	8007c20 <HAL_GetTick>
 800d0a4:	4602      	mov	r2, r0
 800d0a6:	693b      	ldr	r3, [r7, #16]
 800d0a8:	1ad3      	subs	r3, r2, r3
 800d0aa:	2b64      	cmp	r3, #100	@ 0x64
 800d0ac:	d901      	bls.n	800d0b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d0ae:	2303      	movs	r3, #3
 800d0b0:	e28a      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d0b2:	4b60      	ldr	r3, [pc, #384]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d1f0      	bne.n	800d0a0 <HAL_RCC_OscConfig+0xe8>
 800d0be:	e000      	b.n	800d0c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d0c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f003 0302 	and.w	r3, r3, #2
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d075      	beq.n	800d1ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d0ce:	4b59      	ldr	r3, [pc, #356]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d0d0:	689b      	ldr	r3, [r3, #8]
 800d0d2:	f003 030c 	and.w	r3, r3, #12
 800d0d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d0d8:	4b56      	ldr	r3, [pc, #344]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d0da:	68db      	ldr	r3, [r3, #12]
 800d0dc:	f003 0303 	and.w	r3, r3, #3
 800d0e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d0e2:	69bb      	ldr	r3, [r7, #24]
 800d0e4:	2b0c      	cmp	r3, #12
 800d0e6:	d102      	bne.n	800d0ee <HAL_RCC_OscConfig+0x136>
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	2b02      	cmp	r3, #2
 800d0ec:	d002      	beq.n	800d0f4 <HAL_RCC_OscConfig+0x13c>
 800d0ee:	69bb      	ldr	r3, [r7, #24]
 800d0f0:	2b04      	cmp	r3, #4
 800d0f2:	d11f      	bne.n	800d134 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d0f4:	4b4f      	ldr	r3, [pc, #316]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d005      	beq.n	800d10c <HAL_RCC_OscConfig+0x154>
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	68db      	ldr	r3, [r3, #12]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d101      	bne.n	800d10c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d108:	2301      	movs	r3, #1
 800d10a:	e25d      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d10c:	4b49      	ldr	r3, [pc, #292]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d10e:	685b      	ldr	r3, [r3, #4]
 800d110:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	691b      	ldr	r3, [r3, #16]
 800d118:	061b      	lsls	r3, r3, #24
 800d11a:	4946      	ldr	r1, [pc, #280]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d11c:	4313      	orrs	r3, r2
 800d11e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d120:	4b45      	ldr	r3, [pc, #276]	@ (800d238 <HAL_RCC_OscConfig+0x280>)
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	4618      	mov	r0, r3
 800d126:	f7fa fd2f 	bl	8007b88 <HAL_InitTick>
 800d12a:	4603      	mov	r3, r0
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d043      	beq.n	800d1b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d130:	2301      	movs	r3, #1
 800d132:	e249      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	68db      	ldr	r3, [r3, #12]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d023      	beq.n	800d184 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d13c:	4b3d      	ldr	r3, [pc, #244]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	4a3c      	ldr	r2, [pc, #240]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d142:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d146:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d148:	f7fa fd6a 	bl	8007c20 <HAL_GetTick>
 800d14c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d14e:	e008      	b.n	800d162 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d150:	f7fa fd66 	bl	8007c20 <HAL_GetTick>
 800d154:	4602      	mov	r2, r0
 800d156:	693b      	ldr	r3, [r7, #16]
 800d158:	1ad3      	subs	r3, r2, r3
 800d15a:	2b02      	cmp	r3, #2
 800d15c:	d901      	bls.n	800d162 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d15e:	2303      	movs	r3, #3
 800d160:	e232      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d162:	4b34      	ldr	r3, [pc, #208]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d0f0      	beq.n	800d150 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d16e:	4b31      	ldr	r3, [pc, #196]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d170:	685b      	ldr	r3, [r3, #4]
 800d172:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	691b      	ldr	r3, [r3, #16]
 800d17a:	061b      	lsls	r3, r3, #24
 800d17c:	492d      	ldr	r1, [pc, #180]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d17e:	4313      	orrs	r3, r2
 800d180:	604b      	str	r3, [r1, #4]
 800d182:	e01a      	b.n	800d1ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d184:	4b2b      	ldr	r3, [pc, #172]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	4a2a      	ldr	r2, [pc, #168]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d18a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d18e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d190:	f7fa fd46 	bl	8007c20 <HAL_GetTick>
 800d194:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d196:	e008      	b.n	800d1aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d198:	f7fa fd42 	bl	8007c20 <HAL_GetTick>
 800d19c:	4602      	mov	r2, r0
 800d19e:	693b      	ldr	r3, [r7, #16]
 800d1a0:	1ad3      	subs	r3, r2, r3
 800d1a2:	2b02      	cmp	r3, #2
 800d1a4:	d901      	bls.n	800d1aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d1a6:	2303      	movs	r3, #3
 800d1a8:	e20e      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d1aa:	4b22      	ldr	r3, [pc, #136]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d1f0      	bne.n	800d198 <HAL_RCC_OscConfig+0x1e0>
 800d1b6:	e000      	b.n	800d1ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d1b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	f003 0308 	and.w	r3, r3, #8
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d041      	beq.n	800d24a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	695b      	ldr	r3, [r3, #20]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d01c      	beq.n	800d208 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d1ce:	4b19      	ldr	r3, [pc, #100]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d1d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d1d4:	4a17      	ldr	r2, [pc, #92]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d1d6:	f043 0301 	orr.w	r3, r3, #1
 800d1da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d1de:	f7fa fd1f 	bl	8007c20 <HAL_GetTick>
 800d1e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d1e4:	e008      	b.n	800d1f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d1e6:	f7fa fd1b 	bl	8007c20 <HAL_GetTick>
 800d1ea:	4602      	mov	r2, r0
 800d1ec:	693b      	ldr	r3, [r7, #16]
 800d1ee:	1ad3      	subs	r3, r2, r3
 800d1f0:	2b02      	cmp	r3, #2
 800d1f2:	d901      	bls.n	800d1f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d1f4:	2303      	movs	r3, #3
 800d1f6:	e1e7      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d1f8:	4b0e      	ldr	r3, [pc, #56]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d1fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d1fe:	f003 0302 	and.w	r3, r3, #2
 800d202:	2b00      	cmp	r3, #0
 800d204:	d0ef      	beq.n	800d1e6 <HAL_RCC_OscConfig+0x22e>
 800d206:	e020      	b.n	800d24a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d208:	4b0a      	ldr	r3, [pc, #40]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d20a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d20e:	4a09      	ldr	r2, [pc, #36]	@ (800d234 <HAL_RCC_OscConfig+0x27c>)
 800d210:	f023 0301 	bic.w	r3, r3, #1
 800d214:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d218:	f7fa fd02 	bl	8007c20 <HAL_GetTick>
 800d21c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d21e:	e00d      	b.n	800d23c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d220:	f7fa fcfe 	bl	8007c20 <HAL_GetTick>
 800d224:	4602      	mov	r2, r0
 800d226:	693b      	ldr	r3, [r7, #16]
 800d228:	1ad3      	subs	r3, r2, r3
 800d22a:	2b02      	cmp	r3, #2
 800d22c:	d906      	bls.n	800d23c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d22e:	2303      	movs	r3, #3
 800d230:	e1ca      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
 800d232:	bf00      	nop
 800d234:	40021000 	.word	0x40021000
 800d238:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d23c:	4b8c      	ldr	r3, [pc, #560]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d23e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d242:	f003 0302 	and.w	r3, r3, #2
 800d246:	2b00      	cmp	r3, #0
 800d248:	d1ea      	bne.n	800d220 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f003 0304 	and.w	r3, r3, #4
 800d252:	2b00      	cmp	r3, #0
 800d254:	f000 80a6 	beq.w	800d3a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d258:	2300      	movs	r3, #0
 800d25a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d25c:	4b84      	ldr	r3, [pc, #528]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d25e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d260:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d264:	2b00      	cmp	r3, #0
 800d266:	d101      	bne.n	800d26c <HAL_RCC_OscConfig+0x2b4>
 800d268:	2301      	movs	r3, #1
 800d26a:	e000      	b.n	800d26e <HAL_RCC_OscConfig+0x2b6>
 800d26c:	2300      	movs	r3, #0
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d00d      	beq.n	800d28e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d272:	4b7f      	ldr	r3, [pc, #508]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d276:	4a7e      	ldr	r2, [pc, #504]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d278:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d27c:	6593      	str	r3, [r2, #88]	@ 0x58
 800d27e:	4b7c      	ldr	r3, [pc, #496]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d282:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d286:	60fb      	str	r3, [r7, #12]
 800d288:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d28a:	2301      	movs	r3, #1
 800d28c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d28e:	4b79      	ldr	r3, [pc, #484]	@ (800d474 <HAL_RCC_OscConfig+0x4bc>)
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d296:	2b00      	cmp	r3, #0
 800d298:	d118      	bne.n	800d2cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d29a:	4b76      	ldr	r3, [pc, #472]	@ (800d474 <HAL_RCC_OscConfig+0x4bc>)
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	4a75      	ldr	r2, [pc, #468]	@ (800d474 <HAL_RCC_OscConfig+0x4bc>)
 800d2a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d2a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d2a6:	f7fa fcbb 	bl	8007c20 <HAL_GetTick>
 800d2aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d2ac:	e008      	b.n	800d2c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d2ae:	f7fa fcb7 	bl	8007c20 <HAL_GetTick>
 800d2b2:	4602      	mov	r2, r0
 800d2b4:	693b      	ldr	r3, [r7, #16]
 800d2b6:	1ad3      	subs	r3, r2, r3
 800d2b8:	2b02      	cmp	r3, #2
 800d2ba:	d901      	bls.n	800d2c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d2bc:	2303      	movs	r3, #3
 800d2be:	e183      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d2c0:	4b6c      	ldr	r3, [pc, #432]	@ (800d474 <HAL_RCC_OscConfig+0x4bc>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d0f0      	beq.n	800d2ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	689b      	ldr	r3, [r3, #8]
 800d2d0:	2b01      	cmp	r3, #1
 800d2d2:	d108      	bne.n	800d2e6 <HAL_RCC_OscConfig+0x32e>
 800d2d4:	4b66      	ldr	r3, [pc, #408]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d2d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2da:	4a65      	ldr	r2, [pc, #404]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d2dc:	f043 0301 	orr.w	r3, r3, #1
 800d2e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d2e4:	e024      	b.n	800d330 <HAL_RCC_OscConfig+0x378>
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	689b      	ldr	r3, [r3, #8]
 800d2ea:	2b05      	cmp	r3, #5
 800d2ec:	d110      	bne.n	800d310 <HAL_RCC_OscConfig+0x358>
 800d2ee:	4b60      	ldr	r3, [pc, #384]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d2f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2f4:	4a5e      	ldr	r2, [pc, #376]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d2f6:	f043 0304 	orr.w	r3, r3, #4
 800d2fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d2fe:	4b5c      	ldr	r3, [pc, #368]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d304:	4a5a      	ldr	r2, [pc, #360]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d306:	f043 0301 	orr.w	r3, r3, #1
 800d30a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d30e:	e00f      	b.n	800d330 <HAL_RCC_OscConfig+0x378>
 800d310:	4b57      	ldr	r3, [pc, #348]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d316:	4a56      	ldr	r2, [pc, #344]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d318:	f023 0301 	bic.w	r3, r3, #1
 800d31c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d320:	4b53      	ldr	r3, [pc, #332]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d326:	4a52      	ldr	r2, [pc, #328]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d328:	f023 0304 	bic.w	r3, r3, #4
 800d32c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	689b      	ldr	r3, [r3, #8]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d016      	beq.n	800d366 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d338:	f7fa fc72 	bl	8007c20 <HAL_GetTick>
 800d33c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d33e:	e00a      	b.n	800d356 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d340:	f7fa fc6e 	bl	8007c20 <HAL_GetTick>
 800d344:	4602      	mov	r2, r0
 800d346:	693b      	ldr	r3, [r7, #16]
 800d348:	1ad3      	subs	r3, r2, r3
 800d34a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d34e:	4293      	cmp	r3, r2
 800d350:	d901      	bls.n	800d356 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d352:	2303      	movs	r3, #3
 800d354:	e138      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d356:	4b46      	ldr	r3, [pc, #280]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d358:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d35c:	f003 0302 	and.w	r3, r3, #2
 800d360:	2b00      	cmp	r3, #0
 800d362:	d0ed      	beq.n	800d340 <HAL_RCC_OscConfig+0x388>
 800d364:	e015      	b.n	800d392 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d366:	f7fa fc5b 	bl	8007c20 <HAL_GetTick>
 800d36a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d36c:	e00a      	b.n	800d384 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d36e:	f7fa fc57 	bl	8007c20 <HAL_GetTick>
 800d372:	4602      	mov	r2, r0
 800d374:	693b      	ldr	r3, [r7, #16]
 800d376:	1ad3      	subs	r3, r2, r3
 800d378:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d37c:	4293      	cmp	r3, r2
 800d37e:	d901      	bls.n	800d384 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d380:	2303      	movs	r3, #3
 800d382:	e121      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d384:	4b3a      	ldr	r3, [pc, #232]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d38a:	f003 0302 	and.w	r3, r3, #2
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d1ed      	bne.n	800d36e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d392:	7ffb      	ldrb	r3, [r7, #31]
 800d394:	2b01      	cmp	r3, #1
 800d396:	d105      	bne.n	800d3a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d398:	4b35      	ldr	r3, [pc, #212]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d39a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d39c:	4a34      	ldr	r2, [pc, #208]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d39e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d3a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	f003 0320 	and.w	r3, r3, #32
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d03c      	beq.n	800d42a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	699b      	ldr	r3, [r3, #24]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d01c      	beq.n	800d3f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d3b8:	4b2d      	ldr	r3, [pc, #180]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d3ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d3be:	4a2c      	ldr	r2, [pc, #176]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d3c0:	f043 0301 	orr.w	r3, r3, #1
 800d3c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d3c8:	f7fa fc2a 	bl	8007c20 <HAL_GetTick>
 800d3cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d3ce:	e008      	b.n	800d3e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d3d0:	f7fa fc26 	bl	8007c20 <HAL_GetTick>
 800d3d4:	4602      	mov	r2, r0
 800d3d6:	693b      	ldr	r3, [r7, #16]
 800d3d8:	1ad3      	subs	r3, r2, r3
 800d3da:	2b02      	cmp	r3, #2
 800d3dc:	d901      	bls.n	800d3e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d3de:	2303      	movs	r3, #3
 800d3e0:	e0f2      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d3e2:	4b23      	ldr	r3, [pc, #140]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d3e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d3e8:	f003 0302 	and.w	r3, r3, #2
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d0ef      	beq.n	800d3d0 <HAL_RCC_OscConfig+0x418>
 800d3f0:	e01b      	b.n	800d42a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d3f2:	4b1f      	ldr	r3, [pc, #124]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d3f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d3f8:	4a1d      	ldr	r2, [pc, #116]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d3fa:	f023 0301 	bic.w	r3, r3, #1
 800d3fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d402:	f7fa fc0d 	bl	8007c20 <HAL_GetTick>
 800d406:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d408:	e008      	b.n	800d41c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d40a:	f7fa fc09 	bl	8007c20 <HAL_GetTick>
 800d40e:	4602      	mov	r2, r0
 800d410:	693b      	ldr	r3, [r7, #16]
 800d412:	1ad3      	subs	r3, r2, r3
 800d414:	2b02      	cmp	r3, #2
 800d416:	d901      	bls.n	800d41c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d418:	2303      	movs	r3, #3
 800d41a:	e0d5      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d41c:	4b14      	ldr	r3, [pc, #80]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d41e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d422:	f003 0302 	and.w	r3, r3, #2
 800d426:	2b00      	cmp	r3, #0
 800d428:	d1ef      	bne.n	800d40a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	69db      	ldr	r3, [r3, #28]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	f000 80c9 	beq.w	800d5c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d434:	4b0e      	ldr	r3, [pc, #56]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d436:	689b      	ldr	r3, [r3, #8]
 800d438:	f003 030c 	and.w	r3, r3, #12
 800d43c:	2b0c      	cmp	r3, #12
 800d43e:	f000 8083 	beq.w	800d548 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	69db      	ldr	r3, [r3, #28]
 800d446:	2b02      	cmp	r3, #2
 800d448:	d15e      	bne.n	800d508 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d44a:	4b09      	ldr	r3, [pc, #36]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	4a08      	ldr	r2, [pc, #32]	@ (800d470 <HAL_RCC_OscConfig+0x4b8>)
 800d450:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d454:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d456:	f7fa fbe3 	bl	8007c20 <HAL_GetTick>
 800d45a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d45c:	e00c      	b.n	800d478 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d45e:	f7fa fbdf 	bl	8007c20 <HAL_GetTick>
 800d462:	4602      	mov	r2, r0
 800d464:	693b      	ldr	r3, [r7, #16]
 800d466:	1ad3      	subs	r3, r2, r3
 800d468:	2b02      	cmp	r3, #2
 800d46a:	d905      	bls.n	800d478 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d46c:	2303      	movs	r3, #3
 800d46e:	e0ab      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
 800d470:	40021000 	.word	0x40021000
 800d474:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d478:	4b55      	ldr	r3, [pc, #340]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d480:	2b00      	cmp	r3, #0
 800d482:	d1ec      	bne.n	800d45e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d484:	4b52      	ldr	r3, [pc, #328]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d486:	68da      	ldr	r2, [r3, #12]
 800d488:	4b52      	ldr	r3, [pc, #328]	@ (800d5d4 <HAL_RCC_OscConfig+0x61c>)
 800d48a:	4013      	ands	r3, r2
 800d48c:	687a      	ldr	r2, [r7, #4]
 800d48e:	6a11      	ldr	r1, [r2, #32]
 800d490:	687a      	ldr	r2, [r7, #4]
 800d492:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d494:	3a01      	subs	r2, #1
 800d496:	0112      	lsls	r2, r2, #4
 800d498:	4311      	orrs	r1, r2
 800d49a:	687a      	ldr	r2, [r7, #4]
 800d49c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d49e:	0212      	lsls	r2, r2, #8
 800d4a0:	4311      	orrs	r1, r2
 800d4a2:	687a      	ldr	r2, [r7, #4]
 800d4a4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d4a6:	0852      	lsrs	r2, r2, #1
 800d4a8:	3a01      	subs	r2, #1
 800d4aa:	0552      	lsls	r2, r2, #21
 800d4ac:	4311      	orrs	r1, r2
 800d4ae:	687a      	ldr	r2, [r7, #4]
 800d4b0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d4b2:	0852      	lsrs	r2, r2, #1
 800d4b4:	3a01      	subs	r2, #1
 800d4b6:	0652      	lsls	r2, r2, #25
 800d4b8:	4311      	orrs	r1, r2
 800d4ba:	687a      	ldr	r2, [r7, #4]
 800d4bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d4be:	06d2      	lsls	r2, r2, #27
 800d4c0:	430a      	orrs	r2, r1
 800d4c2:	4943      	ldr	r1, [pc, #268]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d4c4:	4313      	orrs	r3, r2
 800d4c6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d4c8:	4b41      	ldr	r3, [pc, #260]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	4a40      	ldr	r2, [pc, #256]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d4ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d4d2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d4d4:	4b3e      	ldr	r3, [pc, #248]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d4d6:	68db      	ldr	r3, [r3, #12]
 800d4d8:	4a3d      	ldr	r2, [pc, #244]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d4da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d4de:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d4e0:	f7fa fb9e 	bl	8007c20 <HAL_GetTick>
 800d4e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d4e6:	e008      	b.n	800d4fa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d4e8:	f7fa fb9a 	bl	8007c20 <HAL_GetTick>
 800d4ec:	4602      	mov	r2, r0
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	1ad3      	subs	r3, r2, r3
 800d4f2:	2b02      	cmp	r3, #2
 800d4f4:	d901      	bls.n	800d4fa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d4f6:	2303      	movs	r3, #3
 800d4f8:	e066      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d4fa:	4b35      	ldr	r3, [pc, #212]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d502:	2b00      	cmp	r3, #0
 800d504:	d0f0      	beq.n	800d4e8 <HAL_RCC_OscConfig+0x530>
 800d506:	e05e      	b.n	800d5c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d508:	4b31      	ldr	r3, [pc, #196]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	4a30      	ldr	r2, [pc, #192]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d50e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d512:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d514:	f7fa fb84 	bl	8007c20 <HAL_GetTick>
 800d518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d51a:	e008      	b.n	800d52e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d51c:	f7fa fb80 	bl	8007c20 <HAL_GetTick>
 800d520:	4602      	mov	r2, r0
 800d522:	693b      	ldr	r3, [r7, #16]
 800d524:	1ad3      	subs	r3, r2, r3
 800d526:	2b02      	cmp	r3, #2
 800d528:	d901      	bls.n	800d52e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800d52a:	2303      	movs	r3, #3
 800d52c:	e04c      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d52e:	4b28      	ldr	r3, [pc, #160]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d536:	2b00      	cmp	r3, #0
 800d538:	d1f0      	bne.n	800d51c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d53a:	4b25      	ldr	r3, [pc, #148]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d53c:	68da      	ldr	r2, [r3, #12]
 800d53e:	4924      	ldr	r1, [pc, #144]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d540:	4b25      	ldr	r3, [pc, #148]	@ (800d5d8 <HAL_RCC_OscConfig+0x620>)
 800d542:	4013      	ands	r3, r2
 800d544:	60cb      	str	r3, [r1, #12]
 800d546:	e03e      	b.n	800d5c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	69db      	ldr	r3, [r3, #28]
 800d54c:	2b01      	cmp	r3, #1
 800d54e:	d101      	bne.n	800d554 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800d550:	2301      	movs	r3, #1
 800d552:	e039      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800d554:	4b1e      	ldr	r3, [pc, #120]	@ (800d5d0 <HAL_RCC_OscConfig+0x618>)
 800d556:	68db      	ldr	r3, [r3, #12]
 800d558:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d55a:	697b      	ldr	r3, [r7, #20]
 800d55c:	f003 0203 	and.w	r2, r3, #3
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	6a1b      	ldr	r3, [r3, #32]
 800d564:	429a      	cmp	r2, r3
 800d566:	d12c      	bne.n	800d5c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d568:	697b      	ldr	r3, [r7, #20]
 800d56a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d572:	3b01      	subs	r3, #1
 800d574:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d576:	429a      	cmp	r2, r3
 800d578:	d123      	bne.n	800d5c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d57a:	697b      	ldr	r3, [r7, #20]
 800d57c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d584:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d586:	429a      	cmp	r2, r3
 800d588:	d11b      	bne.n	800d5c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d58a:	697b      	ldr	r3, [r7, #20]
 800d58c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d594:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d596:	429a      	cmp	r2, r3
 800d598:	d113      	bne.n	800d5c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d59a:	697b      	ldr	r3, [r7, #20]
 800d59c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5a4:	085b      	lsrs	r3, r3, #1
 800d5a6:	3b01      	subs	r3, #1
 800d5a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d109      	bne.n	800d5c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d5ae:	697b      	ldr	r3, [r7, #20]
 800d5b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5b8:	085b      	lsrs	r3, r3, #1
 800d5ba:	3b01      	subs	r3, #1
 800d5bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d5be:	429a      	cmp	r2, r3
 800d5c0:	d001      	beq.n	800d5c6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800d5c2:	2301      	movs	r3, #1
 800d5c4:	e000      	b.n	800d5c8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800d5c6:	2300      	movs	r3, #0
}
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	3720      	adds	r7, #32
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}
 800d5d0:	40021000 	.word	0x40021000
 800d5d4:	019f800c 	.word	0x019f800c
 800d5d8:	feeefffc 	.word	0xfeeefffc

0800d5dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b086      	sub	sp, #24
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d101      	bne.n	800d5f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	e11e      	b.n	800d832 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d5f4:	4b91      	ldr	r3, [pc, #580]	@ (800d83c <HAL_RCC_ClockConfig+0x260>)
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	f003 030f 	and.w	r3, r3, #15
 800d5fc:	683a      	ldr	r2, [r7, #0]
 800d5fe:	429a      	cmp	r2, r3
 800d600:	d910      	bls.n	800d624 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d602:	4b8e      	ldr	r3, [pc, #568]	@ (800d83c <HAL_RCC_ClockConfig+0x260>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	f023 020f 	bic.w	r2, r3, #15
 800d60a:	498c      	ldr	r1, [pc, #560]	@ (800d83c <HAL_RCC_ClockConfig+0x260>)
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	4313      	orrs	r3, r2
 800d610:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d612:	4b8a      	ldr	r3, [pc, #552]	@ (800d83c <HAL_RCC_ClockConfig+0x260>)
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f003 030f 	and.w	r3, r3, #15
 800d61a:	683a      	ldr	r2, [r7, #0]
 800d61c:	429a      	cmp	r2, r3
 800d61e:	d001      	beq.n	800d624 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d620:	2301      	movs	r3, #1
 800d622:	e106      	b.n	800d832 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	f003 0301 	and.w	r3, r3, #1
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d073      	beq.n	800d718 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	2b03      	cmp	r3, #3
 800d636:	d129      	bne.n	800d68c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d638:	4b81      	ldr	r3, [pc, #516]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d640:	2b00      	cmp	r3, #0
 800d642:	d101      	bne.n	800d648 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d644:	2301      	movs	r3, #1
 800d646:	e0f4      	b.n	800d832 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d648:	f000 f99e 	bl	800d988 <RCC_GetSysClockFreqFromPLLSource>
 800d64c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d64e:	693b      	ldr	r3, [r7, #16]
 800d650:	4a7c      	ldr	r2, [pc, #496]	@ (800d844 <HAL_RCC_ClockConfig+0x268>)
 800d652:	4293      	cmp	r3, r2
 800d654:	d93f      	bls.n	800d6d6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d656:	4b7a      	ldr	r3, [pc, #488]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d658:	689b      	ldr	r3, [r3, #8]
 800d65a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d009      	beq.n	800d676 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d033      	beq.n	800d6d6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d672:	2b00      	cmp	r3, #0
 800d674:	d12f      	bne.n	800d6d6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d676:	4b72      	ldr	r3, [pc, #456]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d678:	689b      	ldr	r3, [r3, #8]
 800d67a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d67e:	4a70      	ldr	r2, [pc, #448]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d680:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d684:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d686:	2380      	movs	r3, #128	@ 0x80
 800d688:	617b      	str	r3, [r7, #20]
 800d68a:	e024      	b.n	800d6d6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	685b      	ldr	r3, [r3, #4]
 800d690:	2b02      	cmp	r3, #2
 800d692:	d107      	bne.n	800d6a4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d694:	4b6a      	ldr	r3, [pc, #424]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d109      	bne.n	800d6b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	e0c6      	b.n	800d832 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d6a4:	4b66      	ldr	r3, [pc, #408]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d101      	bne.n	800d6b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	e0be      	b.n	800d832 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d6b4:	f000 f8ce 	bl	800d854 <HAL_RCC_GetSysClockFreq>
 800d6b8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d6ba:	693b      	ldr	r3, [r7, #16]
 800d6bc:	4a61      	ldr	r2, [pc, #388]	@ (800d844 <HAL_RCC_ClockConfig+0x268>)
 800d6be:	4293      	cmp	r3, r2
 800d6c0:	d909      	bls.n	800d6d6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d6c2:	4b5f      	ldr	r3, [pc, #380]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d6c4:	689b      	ldr	r3, [r3, #8]
 800d6c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d6ca:	4a5d      	ldr	r2, [pc, #372]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d6cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6d0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d6d2:	2380      	movs	r3, #128	@ 0x80
 800d6d4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d6d6:	4b5a      	ldr	r3, [pc, #360]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d6d8:	689b      	ldr	r3, [r3, #8]
 800d6da:	f023 0203 	bic.w	r2, r3, #3
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	685b      	ldr	r3, [r3, #4]
 800d6e2:	4957      	ldr	r1, [pc, #348]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d6e4:	4313      	orrs	r3, r2
 800d6e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d6e8:	f7fa fa9a 	bl	8007c20 <HAL_GetTick>
 800d6ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d6ee:	e00a      	b.n	800d706 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d6f0:	f7fa fa96 	bl	8007c20 <HAL_GetTick>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	1ad3      	subs	r3, r2, r3
 800d6fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d6fe:	4293      	cmp	r3, r2
 800d700:	d901      	bls.n	800d706 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d702:	2303      	movs	r3, #3
 800d704:	e095      	b.n	800d832 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d706:	4b4e      	ldr	r3, [pc, #312]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d708:	689b      	ldr	r3, [r3, #8]
 800d70a:	f003 020c 	and.w	r2, r3, #12
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	685b      	ldr	r3, [r3, #4]
 800d712:	009b      	lsls	r3, r3, #2
 800d714:	429a      	cmp	r2, r3
 800d716:	d1eb      	bne.n	800d6f0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	f003 0302 	and.w	r3, r3, #2
 800d720:	2b00      	cmp	r3, #0
 800d722:	d023      	beq.n	800d76c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f003 0304 	and.w	r3, r3, #4
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d005      	beq.n	800d73c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d730:	4b43      	ldr	r3, [pc, #268]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d732:	689b      	ldr	r3, [r3, #8]
 800d734:	4a42      	ldr	r2, [pc, #264]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d736:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d73a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	f003 0308 	and.w	r3, r3, #8
 800d744:	2b00      	cmp	r3, #0
 800d746:	d007      	beq.n	800d758 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800d748:	4b3d      	ldr	r3, [pc, #244]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d74a:	689b      	ldr	r3, [r3, #8]
 800d74c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d750:	4a3b      	ldr	r2, [pc, #236]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d752:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d756:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d758:	4b39      	ldr	r3, [pc, #228]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d75a:	689b      	ldr	r3, [r3, #8]
 800d75c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	689b      	ldr	r3, [r3, #8]
 800d764:	4936      	ldr	r1, [pc, #216]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d766:	4313      	orrs	r3, r2
 800d768:	608b      	str	r3, [r1, #8]
 800d76a:	e008      	b.n	800d77e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800d76c:	697b      	ldr	r3, [r7, #20]
 800d76e:	2b80      	cmp	r3, #128	@ 0x80
 800d770:	d105      	bne.n	800d77e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800d772:	4b33      	ldr	r3, [pc, #204]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d774:	689b      	ldr	r3, [r3, #8]
 800d776:	4a32      	ldr	r2, [pc, #200]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d778:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d77c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d77e:	4b2f      	ldr	r3, [pc, #188]	@ (800d83c <HAL_RCC_ClockConfig+0x260>)
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	f003 030f 	and.w	r3, r3, #15
 800d786:	683a      	ldr	r2, [r7, #0]
 800d788:	429a      	cmp	r2, r3
 800d78a:	d21d      	bcs.n	800d7c8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d78c:	4b2b      	ldr	r3, [pc, #172]	@ (800d83c <HAL_RCC_ClockConfig+0x260>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	f023 020f 	bic.w	r2, r3, #15
 800d794:	4929      	ldr	r1, [pc, #164]	@ (800d83c <HAL_RCC_ClockConfig+0x260>)
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	4313      	orrs	r3, r2
 800d79a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800d79c:	f7fa fa40 	bl	8007c20 <HAL_GetTick>
 800d7a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d7a2:	e00a      	b.n	800d7ba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d7a4:	f7fa fa3c 	bl	8007c20 <HAL_GetTick>
 800d7a8:	4602      	mov	r2, r0
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	1ad3      	subs	r3, r2, r3
 800d7ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d7b2:	4293      	cmp	r3, r2
 800d7b4:	d901      	bls.n	800d7ba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800d7b6:	2303      	movs	r3, #3
 800d7b8:	e03b      	b.n	800d832 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d7ba:	4b20      	ldr	r3, [pc, #128]	@ (800d83c <HAL_RCC_ClockConfig+0x260>)
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	f003 030f 	and.w	r3, r3, #15
 800d7c2:	683a      	ldr	r2, [r7, #0]
 800d7c4:	429a      	cmp	r2, r3
 800d7c6:	d1ed      	bne.n	800d7a4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	f003 0304 	and.w	r3, r3, #4
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d008      	beq.n	800d7e6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d7d4:	4b1a      	ldr	r3, [pc, #104]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d7d6:	689b      	ldr	r3, [r3, #8]
 800d7d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	68db      	ldr	r3, [r3, #12]
 800d7e0:	4917      	ldr	r1, [pc, #92]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	f003 0308 	and.w	r3, r3, #8
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d009      	beq.n	800d806 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d7f2:	4b13      	ldr	r3, [pc, #76]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d7f4:	689b      	ldr	r3, [r3, #8]
 800d7f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	691b      	ldr	r3, [r3, #16]
 800d7fe:	00db      	lsls	r3, r3, #3
 800d800:	490f      	ldr	r1, [pc, #60]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d802:	4313      	orrs	r3, r2
 800d804:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d806:	f000 f825 	bl	800d854 <HAL_RCC_GetSysClockFreq>
 800d80a:	4602      	mov	r2, r0
 800d80c:	4b0c      	ldr	r3, [pc, #48]	@ (800d840 <HAL_RCC_ClockConfig+0x264>)
 800d80e:	689b      	ldr	r3, [r3, #8]
 800d810:	091b      	lsrs	r3, r3, #4
 800d812:	f003 030f 	and.w	r3, r3, #15
 800d816:	490c      	ldr	r1, [pc, #48]	@ (800d848 <HAL_RCC_ClockConfig+0x26c>)
 800d818:	5ccb      	ldrb	r3, [r1, r3]
 800d81a:	f003 031f 	and.w	r3, r3, #31
 800d81e:	fa22 f303 	lsr.w	r3, r2, r3
 800d822:	4a0a      	ldr	r2, [pc, #40]	@ (800d84c <HAL_RCC_ClockConfig+0x270>)
 800d824:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800d826:	4b0a      	ldr	r3, [pc, #40]	@ (800d850 <HAL_RCC_ClockConfig+0x274>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	4618      	mov	r0, r3
 800d82c:	f7fa f9ac 	bl	8007b88 <HAL_InitTick>
 800d830:	4603      	mov	r3, r0
}
 800d832:	4618      	mov	r0, r3
 800d834:	3718      	adds	r7, #24
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}
 800d83a:	bf00      	nop
 800d83c:	40022000 	.word	0x40022000
 800d840:	40021000 	.word	0x40021000
 800d844:	04c4b400 	.word	0x04c4b400
 800d848:	0801c188 	.word	0x0801c188
 800d84c:	20000004 	.word	0x20000004
 800d850:	2000000c 	.word	0x2000000c

0800d854 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d854:	b480      	push	{r7}
 800d856:	b087      	sub	sp, #28
 800d858:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d85a:	4b2c      	ldr	r3, [pc, #176]	@ (800d90c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d85c:	689b      	ldr	r3, [r3, #8]
 800d85e:	f003 030c 	and.w	r3, r3, #12
 800d862:	2b04      	cmp	r3, #4
 800d864:	d102      	bne.n	800d86c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d866:	4b2a      	ldr	r3, [pc, #168]	@ (800d910 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d868:	613b      	str	r3, [r7, #16]
 800d86a:	e047      	b.n	800d8fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d86c:	4b27      	ldr	r3, [pc, #156]	@ (800d90c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d86e:	689b      	ldr	r3, [r3, #8]
 800d870:	f003 030c 	and.w	r3, r3, #12
 800d874:	2b08      	cmp	r3, #8
 800d876:	d102      	bne.n	800d87e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d878:	4b26      	ldr	r3, [pc, #152]	@ (800d914 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d87a:	613b      	str	r3, [r7, #16]
 800d87c:	e03e      	b.n	800d8fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800d87e:	4b23      	ldr	r3, [pc, #140]	@ (800d90c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d880:	689b      	ldr	r3, [r3, #8]
 800d882:	f003 030c 	and.w	r3, r3, #12
 800d886:	2b0c      	cmp	r3, #12
 800d888:	d136      	bne.n	800d8f8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d88a:	4b20      	ldr	r3, [pc, #128]	@ (800d90c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d88c:	68db      	ldr	r3, [r3, #12]
 800d88e:	f003 0303 	and.w	r3, r3, #3
 800d892:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d894:	4b1d      	ldr	r3, [pc, #116]	@ (800d90c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d896:	68db      	ldr	r3, [r3, #12]
 800d898:	091b      	lsrs	r3, r3, #4
 800d89a:	f003 030f 	and.w	r3, r3, #15
 800d89e:	3301      	adds	r3, #1
 800d8a0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2b03      	cmp	r3, #3
 800d8a6:	d10c      	bne.n	800d8c2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d8a8:	4a1a      	ldr	r2, [pc, #104]	@ (800d914 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d8aa:	68bb      	ldr	r3, [r7, #8]
 800d8ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8b0:	4a16      	ldr	r2, [pc, #88]	@ (800d90c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d8b2:	68d2      	ldr	r2, [r2, #12]
 800d8b4:	0a12      	lsrs	r2, r2, #8
 800d8b6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d8ba:	fb02 f303 	mul.w	r3, r2, r3
 800d8be:	617b      	str	r3, [r7, #20]
      break;
 800d8c0:	e00c      	b.n	800d8dc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d8c2:	4a13      	ldr	r2, [pc, #76]	@ (800d910 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8ca:	4a10      	ldr	r2, [pc, #64]	@ (800d90c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d8cc:	68d2      	ldr	r2, [r2, #12]
 800d8ce:	0a12      	lsrs	r2, r2, #8
 800d8d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d8d4:	fb02 f303 	mul.w	r3, r2, r3
 800d8d8:	617b      	str	r3, [r7, #20]
      break;
 800d8da:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d8dc:	4b0b      	ldr	r3, [pc, #44]	@ (800d90c <HAL_RCC_GetSysClockFreq+0xb8>)
 800d8de:	68db      	ldr	r3, [r3, #12]
 800d8e0:	0e5b      	lsrs	r3, r3, #25
 800d8e2:	f003 0303 	and.w	r3, r3, #3
 800d8e6:	3301      	adds	r3, #1
 800d8e8:	005b      	lsls	r3, r3, #1
 800d8ea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d8ec:	697a      	ldr	r2, [r7, #20]
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8f4:	613b      	str	r3, [r7, #16]
 800d8f6:	e001      	b.n	800d8fc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d8fc:	693b      	ldr	r3, [r7, #16]
}
 800d8fe:	4618      	mov	r0, r3
 800d900:	371c      	adds	r7, #28
 800d902:	46bd      	mov	sp, r7
 800d904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d908:	4770      	bx	lr
 800d90a:	bf00      	nop
 800d90c:	40021000 	.word	0x40021000
 800d910:	00f42400 	.word	0x00f42400
 800d914:	007a1200 	.word	0x007a1200

0800d918 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d918:	b480      	push	{r7}
 800d91a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d91c:	4b03      	ldr	r3, [pc, #12]	@ (800d92c <HAL_RCC_GetHCLKFreq+0x14>)
 800d91e:	681b      	ldr	r3, [r3, #0]
}
 800d920:	4618      	mov	r0, r3
 800d922:	46bd      	mov	sp, r7
 800d924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d928:	4770      	bx	lr
 800d92a:	bf00      	nop
 800d92c:	20000004 	.word	0x20000004

0800d930 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d930:	b580      	push	{r7, lr}
 800d932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d934:	f7ff fff0 	bl	800d918 <HAL_RCC_GetHCLKFreq>
 800d938:	4602      	mov	r2, r0
 800d93a:	4b06      	ldr	r3, [pc, #24]	@ (800d954 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d93c:	689b      	ldr	r3, [r3, #8]
 800d93e:	0a1b      	lsrs	r3, r3, #8
 800d940:	f003 0307 	and.w	r3, r3, #7
 800d944:	4904      	ldr	r1, [pc, #16]	@ (800d958 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d946:	5ccb      	ldrb	r3, [r1, r3]
 800d948:	f003 031f 	and.w	r3, r3, #31
 800d94c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d950:	4618      	mov	r0, r3
 800d952:	bd80      	pop	{r7, pc}
 800d954:	40021000 	.word	0x40021000
 800d958:	0801c198 	.word	0x0801c198

0800d95c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d960:	f7ff ffda 	bl	800d918 <HAL_RCC_GetHCLKFreq>
 800d964:	4602      	mov	r2, r0
 800d966:	4b06      	ldr	r3, [pc, #24]	@ (800d980 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d968:	689b      	ldr	r3, [r3, #8]
 800d96a:	0adb      	lsrs	r3, r3, #11
 800d96c:	f003 0307 	and.w	r3, r3, #7
 800d970:	4904      	ldr	r1, [pc, #16]	@ (800d984 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d972:	5ccb      	ldrb	r3, [r1, r3]
 800d974:	f003 031f 	and.w	r3, r3, #31
 800d978:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	bd80      	pop	{r7, pc}
 800d980:	40021000 	.word	0x40021000
 800d984:	0801c198 	.word	0x0801c198

0800d988 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800d988:	b480      	push	{r7}
 800d98a:	b087      	sub	sp, #28
 800d98c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d98e:	4b1e      	ldr	r3, [pc, #120]	@ (800da08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d990:	68db      	ldr	r3, [r3, #12]
 800d992:	f003 0303 	and.w	r3, r3, #3
 800d996:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d998:	4b1b      	ldr	r3, [pc, #108]	@ (800da08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d99a:	68db      	ldr	r3, [r3, #12]
 800d99c:	091b      	lsrs	r3, r3, #4
 800d99e:	f003 030f 	and.w	r3, r3, #15
 800d9a2:	3301      	adds	r3, #1
 800d9a4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800d9a6:	693b      	ldr	r3, [r7, #16]
 800d9a8:	2b03      	cmp	r3, #3
 800d9aa:	d10c      	bne.n	800d9c6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d9ac:	4a17      	ldr	r2, [pc, #92]	@ (800da0c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9b4:	4a14      	ldr	r2, [pc, #80]	@ (800da08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d9b6:	68d2      	ldr	r2, [r2, #12]
 800d9b8:	0a12      	lsrs	r2, r2, #8
 800d9ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d9be:	fb02 f303 	mul.w	r3, r2, r3
 800d9c2:	617b      	str	r3, [r7, #20]
    break;
 800d9c4:	e00c      	b.n	800d9e0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d9c6:	4a12      	ldr	r2, [pc, #72]	@ (800da10 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9ce:	4a0e      	ldr	r2, [pc, #56]	@ (800da08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d9d0:	68d2      	ldr	r2, [r2, #12]
 800d9d2:	0a12      	lsrs	r2, r2, #8
 800d9d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d9d8:	fb02 f303 	mul.w	r3, r2, r3
 800d9dc:	617b      	str	r3, [r7, #20]
    break;
 800d9de:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d9e0:	4b09      	ldr	r3, [pc, #36]	@ (800da08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d9e2:	68db      	ldr	r3, [r3, #12]
 800d9e4:	0e5b      	lsrs	r3, r3, #25
 800d9e6:	f003 0303 	and.w	r3, r3, #3
 800d9ea:	3301      	adds	r3, #1
 800d9ec:	005b      	lsls	r3, r3, #1
 800d9ee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800d9f0:	697a      	ldr	r2, [r7, #20]
 800d9f2:	68bb      	ldr	r3, [r7, #8]
 800d9f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9f8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800d9fa:	687b      	ldr	r3, [r7, #4]
}
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	371c      	adds	r7, #28
 800da00:	46bd      	mov	sp, r7
 800da02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da06:	4770      	bx	lr
 800da08:	40021000 	.word	0x40021000
 800da0c:	007a1200 	.word	0x007a1200
 800da10:	00f42400 	.word	0x00f42400

0800da14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b086      	sub	sp, #24
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800da1c:	2300      	movs	r3, #0
 800da1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800da20:	2300      	movs	r3, #0
 800da22:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	f000 8098 	beq.w	800db62 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800da32:	2300      	movs	r3, #0
 800da34:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800da36:	4b43      	ldr	r3, [pc, #268]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d10d      	bne.n	800da5e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800da42:	4b40      	ldr	r3, [pc, #256]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da46:	4a3f      	ldr	r2, [pc, #252]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da4c:	6593      	str	r3, [r2, #88]	@ 0x58
 800da4e:	4b3d      	ldr	r3, [pc, #244]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800da56:	60bb      	str	r3, [r7, #8]
 800da58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800da5a:	2301      	movs	r3, #1
 800da5c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800da5e:	4b3a      	ldr	r3, [pc, #232]	@ (800db48 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	4a39      	ldr	r2, [pc, #228]	@ (800db48 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800da64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800da68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800da6a:	f7fa f8d9 	bl	8007c20 <HAL_GetTick>
 800da6e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800da70:	e009      	b.n	800da86 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800da72:	f7fa f8d5 	bl	8007c20 <HAL_GetTick>
 800da76:	4602      	mov	r2, r0
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	1ad3      	subs	r3, r2, r3
 800da7c:	2b02      	cmp	r3, #2
 800da7e:	d902      	bls.n	800da86 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800da80:	2303      	movs	r3, #3
 800da82:	74fb      	strb	r3, [r7, #19]
        break;
 800da84:	e005      	b.n	800da92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800da86:	4b30      	ldr	r3, [pc, #192]	@ (800db48 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d0ef      	beq.n	800da72 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800da92:	7cfb      	ldrb	r3, [r7, #19]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d159      	bne.n	800db4c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800da98:	4b2a      	ldr	r3, [pc, #168]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800daa2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800daa4:	697b      	ldr	r3, [r7, #20]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d01e      	beq.n	800dae8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daae:	697a      	ldr	r2, [r7, #20]
 800dab0:	429a      	cmp	r2, r3
 800dab2:	d019      	beq.n	800dae8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800dab4:	4b23      	ldr	r3, [pc, #140]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800daba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dabe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800dac0:	4b20      	ldr	r3, [pc, #128]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dac6:	4a1f      	ldr	r2, [pc, #124]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dacc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800dad0:	4b1c      	ldr	r3, [pc, #112]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dad6:	4a1b      	ldr	r2, [pc, #108]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dad8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dadc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800dae0:	4a18      	ldr	r2, [pc, #96]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dae2:	697b      	ldr	r3, [r7, #20]
 800dae4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800dae8:	697b      	ldr	r3, [r7, #20]
 800daea:	f003 0301 	and.w	r3, r3, #1
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d016      	beq.n	800db20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800daf2:	f7fa f895 	bl	8007c20 <HAL_GetTick>
 800daf6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800daf8:	e00b      	b.n	800db12 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dafa:	f7fa f891 	bl	8007c20 <HAL_GetTick>
 800dafe:	4602      	mov	r2, r0
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	1ad3      	subs	r3, r2, r3
 800db04:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db08:	4293      	cmp	r3, r2
 800db0a:	d902      	bls.n	800db12 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800db0c:	2303      	movs	r3, #3
 800db0e:	74fb      	strb	r3, [r7, #19]
            break;
 800db10:	e006      	b.n	800db20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800db12:	4b0c      	ldr	r3, [pc, #48]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db18:	f003 0302 	and.w	r3, r3, #2
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d0ec      	beq.n	800dafa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800db20:	7cfb      	ldrb	r3, [r7, #19]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d10b      	bne.n	800db3e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800db26:	4b07      	ldr	r3, [pc, #28]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db34:	4903      	ldr	r1, [pc, #12]	@ (800db44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db36:	4313      	orrs	r3, r2
 800db38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800db3c:	e008      	b.n	800db50 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800db3e:	7cfb      	ldrb	r3, [r7, #19]
 800db40:	74bb      	strb	r3, [r7, #18]
 800db42:	e005      	b.n	800db50 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800db44:	40021000 	.word	0x40021000
 800db48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db4c:	7cfb      	ldrb	r3, [r7, #19]
 800db4e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800db50:	7c7b      	ldrb	r3, [r7, #17]
 800db52:	2b01      	cmp	r3, #1
 800db54:	d105      	bne.n	800db62 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800db56:	4ba6      	ldr	r3, [pc, #664]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db5a:	4aa5      	ldr	r2, [pc, #660]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800db60:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	f003 0301 	and.w	r3, r3, #1
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d00a      	beq.n	800db84 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800db6e:	4ba0      	ldr	r3, [pc, #640]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db74:	f023 0203 	bic.w	r2, r3, #3
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	685b      	ldr	r3, [r3, #4]
 800db7c:	499c      	ldr	r1, [pc, #624]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db7e:	4313      	orrs	r3, r2
 800db80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	f003 0302 	and.w	r3, r3, #2
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d00a      	beq.n	800dba6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800db90:	4b97      	ldr	r3, [pc, #604]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db96:	f023 020c 	bic.w	r2, r3, #12
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	689b      	ldr	r3, [r3, #8]
 800db9e:	4994      	ldr	r1, [pc, #592]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dba0:	4313      	orrs	r3, r2
 800dba2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	f003 0304 	and.w	r3, r3, #4
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d00a      	beq.n	800dbc8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800dbb2:	4b8f      	ldr	r3, [pc, #572]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dbb8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	68db      	ldr	r3, [r3, #12]
 800dbc0:	498b      	ldr	r1, [pc, #556]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbc2:	4313      	orrs	r3, r2
 800dbc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f003 0308 	and.w	r3, r3, #8
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d00a      	beq.n	800dbea <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800dbd4:	4b86      	ldr	r3, [pc, #536]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dbda:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	691b      	ldr	r3, [r3, #16]
 800dbe2:	4983      	ldr	r1, [pc, #524]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbe4:	4313      	orrs	r3, r2
 800dbe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f003 0320 	and.w	r3, r3, #32
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d00a      	beq.n	800dc0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800dbf6:	4b7e      	ldr	r3, [pc, #504]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dbfc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	695b      	ldr	r3, [r3, #20]
 800dc04:	497a      	ldr	r1, [pc, #488]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc06:	4313      	orrs	r3, r2
 800dc08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d00a      	beq.n	800dc2e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800dc18:	4b75      	ldr	r3, [pc, #468]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc1e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	699b      	ldr	r3, [r3, #24]
 800dc26:	4972      	ldr	r1, [pc, #456]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc28:	4313      	orrs	r3, r2
 800dc2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d00a      	beq.n	800dc50 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800dc3a:	4b6d      	ldr	r3, [pc, #436]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc40:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	69db      	ldr	r3, [r3, #28]
 800dc48:	4969      	ldr	r1, [pc, #420]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc4a:	4313      	orrs	r3, r2
 800dc4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d00a      	beq.n	800dc72 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800dc5c:	4b64      	ldr	r3, [pc, #400]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc62:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	6a1b      	ldr	r3, [r3, #32]
 800dc6a:	4961      	ldr	r1, [pc, #388]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc6c:	4313      	orrs	r3, r2
 800dc6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d00a      	beq.n	800dc94 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800dc7e:	4b5c      	ldr	r3, [pc, #368]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc84:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc8c:	4958      	ldr	r1, [pc, #352]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc8e:	4313      	orrs	r3, r2
 800dc90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d015      	beq.n	800dccc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800dca0:	4b53      	ldr	r3, [pc, #332]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dca6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcae:	4950      	ldr	r1, [pc, #320]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcb0:	4313      	orrs	r3, r2
 800dcb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dcbe:	d105      	bne.n	800dccc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dcc0:	4b4b      	ldr	r3, [pc, #300]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcc2:	68db      	ldr	r3, [r3, #12]
 800dcc4:	4a4a      	ldr	r2, [pc, #296]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dcca:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d015      	beq.n	800dd04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800dcd8:	4b45      	ldr	r3, [pc, #276]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcde:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dce6:	4942      	ldr	r1, [pc, #264]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dce8:	4313      	orrs	r3, r2
 800dcea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dcf6:	d105      	bne.n	800dd04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dcf8:	4b3d      	ldr	r3, [pc, #244]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcfa:	68db      	ldr	r3, [r3, #12]
 800dcfc:	4a3c      	ldr	r2, [pc, #240]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dd02:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d015      	beq.n	800dd3c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800dd10:	4b37      	ldr	r3, [pc, #220]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd16:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd1e:	4934      	ldr	r1, [pc, #208]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd20:	4313      	orrs	r3, r2
 800dd22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dd2e:	d105      	bne.n	800dd3c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dd30:	4b2f      	ldr	r3, [pc, #188]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd32:	68db      	ldr	r3, [r3, #12]
 800dd34:	4a2e      	ldr	r2, [pc, #184]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dd3a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d015      	beq.n	800dd74 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800dd48:	4b29      	ldr	r3, [pc, #164]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd4e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd56:	4926      	ldr	r1, [pc, #152]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd58:	4313      	orrs	r3, r2
 800dd5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dd66:	d105      	bne.n	800dd74 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dd68:	4b21      	ldr	r3, [pc, #132]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd6a:	68db      	ldr	r3, [r3, #12]
 800dd6c:	4a20      	ldr	r2, [pc, #128]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dd72:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d015      	beq.n	800ddac <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800dd80:	4b1b      	ldr	r3, [pc, #108]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd8e:	4918      	ldr	r1, [pc, #96]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd90:	4313      	orrs	r3, r2
 800dd92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dd9e:	d105      	bne.n	800ddac <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dda0:	4b13      	ldr	r3, [pc, #76]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dda2:	68db      	ldr	r3, [r3, #12]
 800dda4:	4a12      	ldr	r2, [pc, #72]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dda6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ddaa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d015      	beq.n	800dde4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ddb8:	4b0d      	ldr	r3, [pc, #52]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ddba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddbe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddc6:	490a      	ldr	r1, [pc, #40]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ddc8:	4313      	orrs	r3, r2
 800ddca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ddd2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ddd6:	d105      	bne.n	800dde4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ddd8:	4b05      	ldr	r3, [pc, #20]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ddda:	68db      	ldr	r3, [r3, #12]
 800dddc:	4a04      	ldr	r2, [pc, #16]	@ (800ddf0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ddde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dde2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800dde4:	7cbb      	ldrb	r3, [r7, #18]
}
 800dde6:	4618      	mov	r0, r3
 800dde8:	3718      	adds	r7, #24
 800ddea:	46bd      	mov	sp, r7
 800ddec:	bd80      	pop	{r7, pc}
 800ddee:	bf00      	nop
 800ddf0:	40021000 	.word	0x40021000

0800ddf4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b084      	sub	sp, #16
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d101      	bne.n	800de06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800de02:	2301      	movs	r3, #1
 800de04:	e09d      	b.n	800df42 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d108      	bne.n	800de20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	685b      	ldr	r3, [r3, #4]
 800de12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800de16:	d009      	beq.n	800de2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	2200      	movs	r2, #0
 800de1c:	61da      	str	r2, [r3, #28]
 800de1e:	e005      	b.n	800de2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2200      	movs	r2, #0
 800de24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	2200      	movs	r2, #0
 800de2a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2200      	movs	r2, #0
 800de30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800de38:	b2db      	uxtb	r3, r3
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d106      	bne.n	800de4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	2200      	movs	r2, #0
 800de42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800de46:	6878      	ldr	r0, [r7, #4]
 800de48:	f7f6 fb8e 	bl	8004568 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	2202      	movs	r2, #2
 800de50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	681a      	ldr	r2, [r3, #0]
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800de62:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	68db      	ldr	r3, [r3, #12]
 800de68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800de6c:	d902      	bls.n	800de74 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800de6e:	2300      	movs	r3, #0
 800de70:	60fb      	str	r3, [r7, #12]
 800de72:	e002      	b.n	800de7a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800de74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800de78:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	68db      	ldr	r3, [r3, #12]
 800de7e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800de82:	d007      	beq.n	800de94 <HAL_SPI_Init+0xa0>
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	68db      	ldr	r3, [r3, #12]
 800de88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800de8c:	d002      	beq.n	800de94 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	2200      	movs	r2, #0
 800de92:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	685b      	ldr	r3, [r3, #4]
 800de98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	689b      	ldr	r3, [r3, #8]
 800dea0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800dea4:	431a      	orrs	r2, r3
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	691b      	ldr	r3, [r3, #16]
 800deaa:	f003 0302 	and.w	r3, r3, #2
 800deae:	431a      	orrs	r2, r3
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	695b      	ldr	r3, [r3, #20]
 800deb4:	f003 0301 	and.w	r3, r3, #1
 800deb8:	431a      	orrs	r2, r3
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	699b      	ldr	r3, [r3, #24]
 800debe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dec2:	431a      	orrs	r2, r3
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	69db      	ldr	r3, [r3, #28]
 800dec8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800decc:	431a      	orrs	r2, r3
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	6a1b      	ldr	r3, [r3, #32]
 800ded2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ded6:	ea42 0103 	orr.w	r1, r2, r3
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dede:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	430a      	orrs	r2, r1
 800dee8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	699b      	ldr	r3, [r3, #24]
 800deee:	0c1b      	lsrs	r3, r3, #16
 800def0:	f003 0204 	and.w	r2, r3, #4
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800def8:	f003 0310 	and.w	r3, r3, #16
 800defc:	431a      	orrs	r2, r3
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df02:	f003 0308 	and.w	r3, r3, #8
 800df06:	431a      	orrs	r2, r3
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	68db      	ldr	r3, [r3, #12]
 800df0c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800df10:	ea42 0103 	orr.w	r1, r2, r3
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	430a      	orrs	r2, r1
 800df20:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	69da      	ldr	r2, [r3, #28]
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800df30:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	2200      	movs	r2, #0
 800df36:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	2201      	movs	r2, #1
 800df3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800df40:	2300      	movs	r3, #0
}
 800df42:	4618      	mov	r0, r3
 800df44:	3710      	adds	r7, #16
 800df46:	46bd      	mov	sp, r7
 800df48:	bd80      	pop	{r7, pc}

0800df4a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800df4a:	b580      	push	{r7, lr}
 800df4c:	b088      	sub	sp, #32
 800df4e:	af00      	add	r7, sp, #0
 800df50:	60f8      	str	r0, [r7, #12]
 800df52:	60b9      	str	r1, [r7, #8]
 800df54:	603b      	str	r3, [r7, #0]
 800df56:	4613      	mov	r3, r2
 800df58:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800df5a:	f7f9 fe61 	bl	8007c20 <HAL_GetTick>
 800df5e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800df60:	88fb      	ldrh	r3, [r7, #6]
 800df62:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800df6a:	b2db      	uxtb	r3, r3
 800df6c:	2b01      	cmp	r3, #1
 800df6e:	d001      	beq.n	800df74 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800df70:	2302      	movs	r3, #2
 800df72:	e15c      	b.n	800e22e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800df74:	68bb      	ldr	r3, [r7, #8]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d002      	beq.n	800df80 <HAL_SPI_Transmit+0x36>
 800df7a:	88fb      	ldrh	r3, [r7, #6]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d101      	bne.n	800df84 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800df80:	2301      	movs	r3, #1
 800df82:	e154      	b.n	800e22e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800df8a:	2b01      	cmp	r3, #1
 800df8c:	d101      	bne.n	800df92 <HAL_SPI_Transmit+0x48>
 800df8e:	2302      	movs	r3, #2
 800df90:	e14d      	b.n	800e22e <HAL_SPI_Transmit+0x2e4>
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	2201      	movs	r2, #1
 800df96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	2203      	movs	r2, #3
 800df9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	68ba      	ldr	r2, [r7, #8]
 800dfac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	88fa      	ldrh	r2, [r7, #6]
 800dfb2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	88fa      	ldrh	r2, [r7, #6]
 800dfb8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	2200      	movs	r2, #0
 800dfbe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	2200      	movs	r2, #0
 800dfcc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	2200      	movs	r2, #0
 800dfda:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	689b      	ldr	r3, [r3, #8]
 800dfe0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dfe4:	d10f      	bne.n	800e006 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	681a      	ldr	r2, [r3, #0]
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dff4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	681a      	ldr	r2, [r3, #0]
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e004:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e010:	2b40      	cmp	r3, #64	@ 0x40
 800e012:	d007      	beq.n	800e024 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	681a      	ldr	r2, [r3, #0]
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e022:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	68db      	ldr	r3, [r3, #12]
 800e028:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e02c:	d952      	bls.n	800e0d4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	685b      	ldr	r3, [r3, #4]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d002      	beq.n	800e03c <HAL_SPI_Transmit+0xf2>
 800e036:	8b7b      	ldrh	r3, [r7, #26]
 800e038:	2b01      	cmp	r3, #1
 800e03a:	d145      	bne.n	800e0c8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e040:	881a      	ldrh	r2, [r3, #0]
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e04c:	1c9a      	adds	r2, r3, #2
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e056:	b29b      	uxth	r3, r3
 800e058:	3b01      	subs	r3, #1
 800e05a:	b29a      	uxth	r2, r3
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e060:	e032      	b.n	800e0c8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	689b      	ldr	r3, [r3, #8]
 800e068:	f003 0302 	and.w	r3, r3, #2
 800e06c:	2b02      	cmp	r3, #2
 800e06e:	d112      	bne.n	800e096 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e074:	881a      	ldrh	r2, [r3, #0]
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e080:	1c9a      	adds	r2, r3, #2
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e08a:	b29b      	uxth	r3, r3
 800e08c:	3b01      	subs	r3, #1
 800e08e:	b29a      	uxth	r2, r3
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e094:	e018      	b.n	800e0c8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e096:	f7f9 fdc3 	bl	8007c20 <HAL_GetTick>
 800e09a:	4602      	mov	r2, r0
 800e09c:	69fb      	ldr	r3, [r7, #28]
 800e09e:	1ad3      	subs	r3, r2, r3
 800e0a0:	683a      	ldr	r2, [r7, #0]
 800e0a2:	429a      	cmp	r2, r3
 800e0a4:	d803      	bhi.n	800e0ae <HAL_SPI_Transmit+0x164>
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0ac:	d102      	bne.n	800e0b4 <HAL_SPI_Transmit+0x16a>
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d109      	bne.n	800e0c8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	2201      	movs	r2, #1
 800e0b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	2200      	movs	r2, #0
 800e0c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e0c4:	2303      	movs	r3, #3
 800e0c6:	e0b2      	b.n	800e22e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0cc:	b29b      	uxth	r3, r3
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d1c7      	bne.n	800e062 <HAL_SPI_Transmit+0x118>
 800e0d2:	e083      	b.n	800e1dc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	685b      	ldr	r3, [r3, #4]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d002      	beq.n	800e0e2 <HAL_SPI_Transmit+0x198>
 800e0dc:	8b7b      	ldrh	r3, [r7, #26]
 800e0de:	2b01      	cmp	r3, #1
 800e0e0:	d177      	bne.n	800e1d2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0e6:	b29b      	uxth	r3, r3
 800e0e8:	2b01      	cmp	r3, #1
 800e0ea:	d912      	bls.n	800e112 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0f0:	881a      	ldrh	r2, [r3, #0]
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0fc:	1c9a      	adds	r2, r3, #2
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e106:	b29b      	uxth	r3, r3
 800e108:	3b02      	subs	r3, #2
 800e10a:	b29a      	uxth	r2, r3
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e110:	e05f      	b.n	800e1d2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	330c      	adds	r3, #12
 800e11c:	7812      	ldrb	r2, [r2, #0]
 800e11e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e124:	1c5a      	adds	r2, r3, #1
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e12e:	b29b      	uxth	r3, r3
 800e130:	3b01      	subs	r3, #1
 800e132:	b29a      	uxth	r2, r3
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e138:	e04b      	b.n	800e1d2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	689b      	ldr	r3, [r3, #8]
 800e140:	f003 0302 	and.w	r3, r3, #2
 800e144:	2b02      	cmp	r3, #2
 800e146:	d12b      	bne.n	800e1a0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e14c:	b29b      	uxth	r3, r3
 800e14e:	2b01      	cmp	r3, #1
 800e150:	d912      	bls.n	800e178 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e156:	881a      	ldrh	r2, [r3, #0]
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e162:	1c9a      	adds	r2, r3, #2
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e16c:	b29b      	uxth	r3, r3
 800e16e:	3b02      	subs	r3, #2
 800e170:	b29a      	uxth	r2, r3
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e176:	e02c      	b.n	800e1d2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	330c      	adds	r3, #12
 800e182:	7812      	ldrb	r2, [r2, #0]
 800e184:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e18a:	1c5a      	adds	r2, r3, #1
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e194:	b29b      	uxth	r3, r3
 800e196:	3b01      	subs	r3, #1
 800e198:	b29a      	uxth	r2, r3
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e19e:	e018      	b.n	800e1d2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e1a0:	f7f9 fd3e 	bl	8007c20 <HAL_GetTick>
 800e1a4:	4602      	mov	r2, r0
 800e1a6:	69fb      	ldr	r3, [r7, #28]
 800e1a8:	1ad3      	subs	r3, r2, r3
 800e1aa:	683a      	ldr	r2, [r7, #0]
 800e1ac:	429a      	cmp	r2, r3
 800e1ae:	d803      	bhi.n	800e1b8 <HAL_SPI_Transmit+0x26e>
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1b6:	d102      	bne.n	800e1be <HAL_SPI_Transmit+0x274>
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d109      	bne.n	800e1d2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	2201      	movs	r2, #1
 800e1c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e1ce:	2303      	movs	r3, #3
 800e1d0:	e02d      	b.n	800e22e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e1d6:	b29b      	uxth	r3, r3
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d1ae      	bne.n	800e13a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e1dc:	69fa      	ldr	r2, [r7, #28]
 800e1de:	6839      	ldr	r1, [r7, #0]
 800e1e0:	68f8      	ldr	r0, [r7, #12]
 800e1e2:	f000 fb65 	bl	800e8b0 <SPI_EndRxTxTransaction>
 800e1e6:	4603      	mov	r3, r0
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d002      	beq.n	800e1f2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	2220      	movs	r2, #32
 800e1f0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	689b      	ldr	r3, [r3, #8]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d10a      	bne.n	800e210 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	617b      	str	r3, [r7, #20]
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	68db      	ldr	r3, [r3, #12]
 800e204:	617b      	str	r3, [r7, #20]
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	689b      	ldr	r3, [r3, #8]
 800e20c:	617b      	str	r3, [r7, #20]
 800e20e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	2201      	movs	r2, #1
 800e214:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	2200      	movs	r2, #0
 800e21c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e224:	2b00      	cmp	r3, #0
 800e226:	d001      	beq.n	800e22c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800e228:	2301      	movs	r3, #1
 800e22a:	e000      	b.n	800e22e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800e22c:	2300      	movs	r3, #0
  }
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3720      	adds	r7, #32
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}

0800e236 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e236:	b580      	push	{r7, lr}
 800e238:	b08a      	sub	sp, #40	@ 0x28
 800e23a:	af00      	add	r7, sp, #0
 800e23c:	60f8      	str	r0, [r7, #12]
 800e23e:	60b9      	str	r1, [r7, #8]
 800e240:	607a      	str	r2, [r7, #4]
 800e242:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e244:	2301      	movs	r3, #1
 800e246:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e248:	f7f9 fcea 	bl	8007c20 <HAL_GetTick>
 800e24c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e254:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	685b      	ldr	r3, [r3, #4]
 800e25a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e25c:	887b      	ldrh	r3, [r7, #2]
 800e25e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800e260:	887b      	ldrh	r3, [r7, #2]
 800e262:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e264:	7ffb      	ldrb	r3, [r7, #31]
 800e266:	2b01      	cmp	r3, #1
 800e268:	d00c      	beq.n	800e284 <HAL_SPI_TransmitReceive+0x4e>
 800e26a:	69bb      	ldr	r3, [r7, #24]
 800e26c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e270:	d106      	bne.n	800e280 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	689b      	ldr	r3, [r3, #8]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d102      	bne.n	800e280 <HAL_SPI_TransmitReceive+0x4a>
 800e27a:	7ffb      	ldrb	r3, [r7, #31]
 800e27c:	2b04      	cmp	r3, #4
 800e27e:	d001      	beq.n	800e284 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e280:	2302      	movs	r3, #2
 800e282:	e1f3      	b.n	800e66c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e284:	68bb      	ldr	r3, [r7, #8]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d005      	beq.n	800e296 <HAL_SPI_TransmitReceive+0x60>
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d002      	beq.n	800e296 <HAL_SPI_TransmitReceive+0x60>
 800e290:	887b      	ldrh	r3, [r7, #2]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d101      	bne.n	800e29a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800e296:	2301      	movs	r3, #1
 800e298:	e1e8      	b.n	800e66c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e2a0:	2b01      	cmp	r3, #1
 800e2a2:	d101      	bne.n	800e2a8 <HAL_SPI_TransmitReceive+0x72>
 800e2a4:	2302      	movs	r3, #2
 800e2a6:	e1e1      	b.n	800e66c <HAL_SPI_TransmitReceive+0x436>
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	2201      	movs	r2, #1
 800e2ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e2b6:	b2db      	uxtb	r3, r3
 800e2b8:	2b04      	cmp	r3, #4
 800e2ba:	d003      	beq.n	800e2c4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	2205      	movs	r2, #5
 800e2c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	687a      	ldr	r2, [r7, #4]
 800e2ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	887a      	ldrh	r2, [r7, #2]
 800e2d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	887a      	ldrh	r2, [r7, #2]
 800e2dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	68ba      	ldr	r2, [r7, #8]
 800e2e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	887a      	ldrh	r2, [r7, #2]
 800e2ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	887a      	ldrh	r2, [r7, #2]
 800e2f0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	68db      	ldr	r3, [r3, #12]
 800e302:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e306:	d802      	bhi.n	800e30e <HAL_SPI_TransmitReceive+0xd8>
 800e308:	8abb      	ldrh	r3, [r7, #20]
 800e30a:	2b01      	cmp	r3, #1
 800e30c:	d908      	bls.n	800e320 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	685a      	ldr	r2, [r3, #4]
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e31c:	605a      	str	r2, [r3, #4]
 800e31e:	e007      	b.n	800e330 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	685a      	ldr	r2, [r3, #4]
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e32e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e33a:	2b40      	cmp	r3, #64	@ 0x40
 800e33c:	d007      	beq.n	800e34e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	681a      	ldr	r2, [r3, #0]
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e34c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	68db      	ldr	r3, [r3, #12]
 800e352:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e356:	f240 8083 	bls.w	800e460 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	685b      	ldr	r3, [r3, #4]
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d002      	beq.n	800e368 <HAL_SPI_TransmitReceive+0x132>
 800e362:	8afb      	ldrh	r3, [r7, #22]
 800e364:	2b01      	cmp	r3, #1
 800e366:	d16f      	bne.n	800e448 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e36c:	881a      	ldrh	r2, [r3, #0]
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e378:	1c9a      	adds	r2, r3, #2
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e382:	b29b      	uxth	r3, r3
 800e384:	3b01      	subs	r3, #1
 800e386:	b29a      	uxth	r2, r3
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e38c:	e05c      	b.n	800e448 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	689b      	ldr	r3, [r3, #8]
 800e394:	f003 0302 	and.w	r3, r3, #2
 800e398:	2b02      	cmp	r3, #2
 800e39a:	d11b      	bne.n	800e3d4 <HAL_SPI_TransmitReceive+0x19e>
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e3a0:	b29b      	uxth	r3, r3
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d016      	beq.n	800e3d4 <HAL_SPI_TransmitReceive+0x19e>
 800e3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3a8:	2b01      	cmp	r3, #1
 800e3aa:	d113      	bne.n	800e3d4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3b0:	881a      	ldrh	r2, [r3, #0]
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3bc:	1c9a      	adds	r2, r3, #2
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e3c6:	b29b      	uxth	r3, r3
 800e3c8:	3b01      	subs	r3, #1
 800e3ca:	b29a      	uxth	r2, r3
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	689b      	ldr	r3, [r3, #8]
 800e3da:	f003 0301 	and.w	r3, r3, #1
 800e3de:	2b01      	cmp	r3, #1
 800e3e0:	d11c      	bne.n	800e41c <HAL_SPI_TransmitReceive+0x1e6>
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e3e8:	b29b      	uxth	r3, r3
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d016      	beq.n	800e41c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	68da      	ldr	r2, [r3, #12]
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3f8:	b292      	uxth	r2, r2
 800e3fa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e400:	1c9a      	adds	r2, r3, #2
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e40c:	b29b      	uxth	r3, r3
 800e40e:	3b01      	subs	r3, #1
 800e410:	b29a      	uxth	r2, r3
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e418:	2301      	movs	r3, #1
 800e41a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e41c:	f7f9 fc00 	bl	8007c20 <HAL_GetTick>
 800e420:	4602      	mov	r2, r0
 800e422:	6a3b      	ldr	r3, [r7, #32]
 800e424:	1ad3      	subs	r3, r2, r3
 800e426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e428:	429a      	cmp	r2, r3
 800e42a:	d80d      	bhi.n	800e448 <HAL_SPI_TransmitReceive+0x212>
 800e42c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e42e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e432:	d009      	beq.n	800e448 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	2201      	movs	r2, #1
 800e438:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	2200      	movs	r2, #0
 800e440:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e444:	2303      	movs	r3, #3
 800e446:	e111      	b.n	800e66c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e44c:	b29b      	uxth	r3, r3
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d19d      	bne.n	800e38e <HAL_SPI_TransmitReceive+0x158>
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e458:	b29b      	uxth	r3, r3
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d197      	bne.n	800e38e <HAL_SPI_TransmitReceive+0x158>
 800e45e:	e0e5      	b.n	800e62c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	685b      	ldr	r3, [r3, #4]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d003      	beq.n	800e470 <HAL_SPI_TransmitReceive+0x23a>
 800e468:	8afb      	ldrh	r3, [r7, #22]
 800e46a:	2b01      	cmp	r3, #1
 800e46c:	f040 80d1 	bne.w	800e612 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e474:	b29b      	uxth	r3, r3
 800e476:	2b01      	cmp	r3, #1
 800e478:	d912      	bls.n	800e4a0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e47e:	881a      	ldrh	r2, [r3, #0]
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e48a:	1c9a      	adds	r2, r3, #2
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e494:	b29b      	uxth	r3, r3
 800e496:	3b02      	subs	r3, #2
 800e498:	b29a      	uxth	r2, r3
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e49e:	e0b8      	b.n	800e612 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	330c      	adds	r3, #12
 800e4aa:	7812      	ldrb	r2, [r2, #0]
 800e4ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4b2:	1c5a      	adds	r2, r3, #1
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e4bc:	b29b      	uxth	r3, r3
 800e4be:	3b01      	subs	r3, #1
 800e4c0:	b29a      	uxth	r2, r3
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e4c6:	e0a4      	b.n	800e612 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	689b      	ldr	r3, [r3, #8]
 800e4ce:	f003 0302 	and.w	r3, r3, #2
 800e4d2:	2b02      	cmp	r3, #2
 800e4d4:	d134      	bne.n	800e540 <HAL_SPI_TransmitReceive+0x30a>
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e4da:	b29b      	uxth	r3, r3
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d02f      	beq.n	800e540 <HAL_SPI_TransmitReceive+0x30a>
 800e4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4e2:	2b01      	cmp	r3, #1
 800e4e4:	d12c      	bne.n	800e540 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e4ea:	b29b      	uxth	r3, r3
 800e4ec:	2b01      	cmp	r3, #1
 800e4ee:	d912      	bls.n	800e516 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4f4:	881a      	ldrh	r2, [r3, #0]
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e500:	1c9a      	adds	r2, r3, #2
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e50a:	b29b      	uxth	r3, r3
 800e50c:	3b02      	subs	r3, #2
 800e50e:	b29a      	uxth	r2, r3
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e514:	e012      	b.n	800e53c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	330c      	adds	r3, #12
 800e520:	7812      	ldrb	r2, [r2, #0]
 800e522:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e528:	1c5a      	adds	r2, r3, #1
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e532:	b29b      	uxth	r3, r3
 800e534:	3b01      	subs	r3, #1
 800e536:	b29a      	uxth	r2, r3
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e53c:	2300      	movs	r3, #0
 800e53e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	689b      	ldr	r3, [r3, #8]
 800e546:	f003 0301 	and.w	r3, r3, #1
 800e54a:	2b01      	cmp	r3, #1
 800e54c:	d148      	bne.n	800e5e0 <HAL_SPI_TransmitReceive+0x3aa>
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e554:	b29b      	uxth	r3, r3
 800e556:	2b00      	cmp	r3, #0
 800e558:	d042      	beq.n	800e5e0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e560:	b29b      	uxth	r3, r3
 800e562:	2b01      	cmp	r3, #1
 800e564:	d923      	bls.n	800e5ae <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	68da      	ldr	r2, [r3, #12]
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e570:	b292      	uxth	r2, r2
 800e572:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e578:	1c9a      	adds	r2, r3, #2
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e584:	b29b      	uxth	r3, r3
 800e586:	3b02      	subs	r3, #2
 800e588:	b29a      	uxth	r2, r3
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e596:	b29b      	uxth	r3, r3
 800e598:	2b01      	cmp	r3, #1
 800e59a:	d81f      	bhi.n	800e5dc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	685a      	ldr	r2, [r3, #4]
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e5aa:	605a      	str	r2, [r3, #4]
 800e5ac:	e016      	b.n	800e5dc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	f103 020c 	add.w	r2, r3, #12
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5ba:	7812      	ldrb	r2, [r2, #0]
 800e5bc:	b2d2      	uxtb	r2, r2
 800e5be:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5c4:	1c5a      	adds	r2, r3, #1
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e5d0:	b29b      	uxth	r3, r3
 800e5d2:	3b01      	subs	r3, #1
 800e5d4:	b29a      	uxth	r2, r3
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e5dc:	2301      	movs	r3, #1
 800e5de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e5e0:	f7f9 fb1e 	bl	8007c20 <HAL_GetTick>
 800e5e4:	4602      	mov	r2, r0
 800e5e6:	6a3b      	ldr	r3, [r7, #32]
 800e5e8:	1ad3      	subs	r3, r2, r3
 800e5ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e5ec:	429a      	cmp	r2, r3
 800e5ee:	d803      	bhi.n	800e5f8 <HAL_SPI_TransmitReceive+0x3c2>
 800e5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5f6:	d102      	bne.n	800e5fe <HAL_SPI_TransmitReceive+0x3c8>
 800e5f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d109      	bne.n	800e612 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	2201      	movs	r2, #1
 800e602:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	2200      	movs	r2, #0
 800e60a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e60e:	2303      	movs	r3, #3
 800e610:	e02c      	b.n	800e66c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e616:	b29b      	uxth	r3, r3
 800e618:	2b00      	cmp	r3, #0
 800e61a:	f47f af55 	bne.w	800e4c8 <HAL_SPI_TransmitReceive+0x292>
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e624:	b29b      	uxth	r3, r3
 800e626:	2b00      	cmp	r3, #0
 800e628:	f47f af4e 	bne.w	800e4c8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e62c:	6a3a      	ldr	r2, [r7, #32]
 800e62e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e630:	68f8      	ldr	r0, [r7, #12]
 800e632:	f000 f93d 	bl	800e8b0 <SPI_EndRxTxTransaction>
 800e636:	4603      	mov	r3, r0
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d008      	beq.n	800e64e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	2220      	movs	r2, #32
 800e640:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	2200      	movs	r2, #0
 800e646:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800e64a:	2301      	movs	r3, #1
 800e64c:	e00e      	b.n	800e66c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	2201      	movs	r2, #1
 800e652:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	2200      	movs	r2, #0
 800e65a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e662:	2b00      	cmp	r3, #0
 800e664:	d001      	beq.n	800e66a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800e666:	2301      	movs	r3, #1
 800e668:	e000      	b.n	800e66c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800e66a:	2300      	movs	r3, #0
  }
}
 800e66c:	4618      	mov	r0, r3
 800e66e:	3728      	adds	r7, #40	@ 0x28
 800e670:	46bd      	mov	sp, r7
 800e672:	bd80      	pop	{r7, pc}

0800e674 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	b088      	sub	sp, #32
 800e678:	af00      	add	r7, sp, #0
 800e67a:	60f8      	str	r0, [r7, #12]
 800e67c:	60b9      	str	r1, [r7, #8]
 800e67e:	603b      	str	r3, [r7, #0]
 800e680:	4613      	mov	r3, r2
 800e682:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e684:	f7f9 facc 	bl	8007c20 <HAL_GetTick>
 800e688:	4602      	mov	r2, r0
 800e68a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e68c:	1a9b      	subs	r3, r3, r2
 800e68e:	683a      	ldr	r2, [r7, #0]
 800e690:	4413      	add	r3, r2
 800e692:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e694:	f7f9 fac4 	bl	8007c20 <HAL_GetTick>
 800e698:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e69a:	4b39      	ldr	r3, [pc, #228]	@ (800e780 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	015b      	lsls	r3, r3, #5
 800e6a0:	0d1b      	lsrs	r3, r3, #20
 800e6a2:	69fa      	ldr	r2, [r7, #28]
 800e6a4:	fb02 f303 	mul.w	r3, r2, r3
 800e6a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e6aa:	e054      	b.n	800e756 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e6ac:	683b      	ldr	r3, [r7, #0]
 800e6ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6b2:	d050      	beq.n	800e756 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e6b4:	f7f9 fab4 	bl	8007c20 <HAL_GetTick>
 800e6b8:	4602      	mov	r2, r0
 800e6ba:	69bb      	ldr	r3, [r7, #24]
 800e6bc:	1ad3      	subs	r3, r2, r3
 800e6be:	69fa      	ldr	r2, [r7, #28]
 800e6c0:	429a      	cmp	r2, r3
 800e6c2:	d902      	bls.n	800e6ca <SPI_WaitFlagStateUntilTimeout+0x56>
 800e6c4:	69fb      	ldr	r3, [r7, #28]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d13d      	bne.n	800e746 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	685a      	ldr	r2, [r3, #4]
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e6d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	685b      	ldr	r3, [r3, #4]
 800e6de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e6e2:	d111      	bne.n	800e708 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	689b      	ldr	r3, [r3, #8]
 800e6e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e6ec:	d004      	beq.n	800e6f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	689b      	ldr	r3, [r3, #8]
 800e6f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e6f6:	d107      	bne.n	800e708 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	681a      	ldr	r2, [r3, #0]
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e706:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e70c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e710:	d10f      	bne.n	800e732 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	681a      	ldr	r2, [r3, #0]
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e720:	601a      	str	r2, [r3, #0]
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	681a      	ldr	r2, [r3, #0]
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e730:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	2201      	movs	r2, #1
 800e736:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	2200      	movs	r2, #0
 800e73e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e742:	2303      	movs	r3, #3
 800e744:	e017      	b.n	800e776 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e746:	697b      	ldr	r3, [r7, #20]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d101      	bne.n	800e750 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e74c:	2300      	movs	r3, #0
 800e74e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e750:	697b      	ldr	r3, [r7, #20]
 800e752:	3b01      	subs	r3, #1
 800e754:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	689a      	ldr	r2, [r3, #8]
 800e75c:	68bb      	ldr	r3, [r7, #8]
 800e75e:	4013      	ands	r3, r2
 800e760:	68ba      	ldr	r2, [r7, #8]
 800e762:	429a      	cmp	r2, r3
 800e764:	bf0c      	ite	eq
 800e766:	2301      	moveq	r3, #1
 800e768:	2300      	movne	r3, #0
 800e76a:	b2db      	uxtb	r3, r3
 800e76c:	461a      	mov	r2, r3
 800e76e:	79fb      	ldrb	r3, [r7, #7]
 800e770:	429a      	cmp	r2, r3
 800e772:	d19b      	bne.n	800e6ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e774:	2300      	movs	r3, #0
}
 800e776:	4618      	mov	r0, r3
 800e778:	3720      	adds	r7, #32
 800e77a:	46bd      	mov	sp, r7
 800e77c:	bd80      	pop	{r7, pc}
 800e77e:	bf00      	nop
 800e780:	20000004 	.word	0x20000004

0800e784 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e784:	b580      	push	{r7, lr}
 800e786:	b08a      	sub	sp, #40	@ 0x28
 800e788:	af00      	add	r7, sp, #0
 800e78a:	60f8      	str	r0, [r7, #12]
 800e78c:	60b9      	str	r1, [r7, #8]
 800e78e:	607a      	str	r2, [r7, #4]
 800e790:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800e792:	2300      	movs	r3, #0
 800e794:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e796:	f7f9 fa43 	bl	8007c20 <HAL_GetTick>
 800e79a:	4602      	mov	r2, r0
 800e79c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e79e:	1a9b      	subs	r3, r3, r2
 800e7a0:	683a      	ldr	r2, [r7, #0]
 800e7a2:	4413      	add	r3, r2
 800e7a4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800e7a6:	f7f9 fa3b 	bl	8007c20 <HAL_GetTick>
 800e7aa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	330c      	adds	r3, #12
 800e7b2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e7b4:	4b3d      	ldr	r3, [pc, #244]	@ (800e8ac <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e7b6:	681a      	ldr	r2, [r3, #0]
 800e7b8:	4613      	mov	r3, r2
 800e7ba:	009b      	lsls	r3, r3, #2
 800e7bc:	4413      	add	r3, r2
 800e7be:	00da      	lsls	r2, r3, #3
 800e7c0:	1ad3      	subs	r3, r2, r3
 800e7c2:	0d1b      	lsrs	r3, r3, #20
 800e7c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7c6:	fb02 f303 	mul.w	r3, r2, r3
 800e7ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800e7cc:	e060      	b.n	800e890 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e7ce:	68bb      	ldr	r3, [r7, #8]
 800e7d0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800e7d4:	d107      	bne.n	800e7e6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d104      	bne.n	800e7e6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800e7dc:	69fb      	ldr	r3, [r7, #28]
 800e7de:	781b      	ldrb	r3, [r3, #0]
 800e7e0:	b2db      	uxtb	r3, r3
 800e7e2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800e7e4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e7e6:	683b      	ldr	r3, [r7, #0]
 800e7e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7ec:	d050      	beq.n	800e890 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e7ee:	f7f9 fa17 	bl	8007c20 <HAL_GetTick>
 800e7f2:	4602      	mov	r2, r0
 800e7f4:	6a3b      	ldr	r3, [r7, #32]
 800e7f6:	1ad3      	subs	r3, r2, r3
 800e7f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e7fa:	429a      	cmp	r2, r3
 800e7fc:	d902      	bls.n	800e804 <SPI_WaitFifoStateUntilTimeout+0x80>
 800e7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e800:	2b00      	cmp	r3, #0
 800e802:	d13d      	bne.n	800e880 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	685a      	ldr	r2, [r3, #4]
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e812:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	685b      	ldr	r3, [r3, #4]
 800e818:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e81c:	d111      	bne.n	800e842 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	689b      	ldr	r3, [r3, #8]
 800e822:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e826:	d004      	beq.n	800e832 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	689b      	ldr	r3, [r3, #8]
 800e82c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e830:	d107      	bne.n	800e842 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	681a      	ldr	r2, [r3, #0]
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e840:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e846:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e84a:	d10f      	bne.n	800e86c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	681a      	ldr	r2, [r3, #0]
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e85a:	601a      	str	r2, [r3, #0]
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	681a      	ldr	r2, [r3, #0]
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e86a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	2201      	movs	r2, #1
 800e870:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	2200      	movs	r2, #0
 800e878:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e87c:	2303      	movs	r3, #3
 800e87e:	e010      	b.n	800e8a2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e880:	69bb      	ldr	r3, [r7, #24]
 800e882:	2b00      	cmp	r3, #0
 800e884:	d101      	bne.n	800e88a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800e886:	2300      	movs	r3, #0
 800e888:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800e88a:	69bb      	ldr	r3, [r7, #24]
 800e88c:	3b01      	subs	r3, #1
 800e88e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	689a      	ldr	r2, [r3, #8]
 800e896:	68bb      	ldr	r3, [r7, #8]
 800e898:	4013      	ands	r3, r2
 800e89a:	687a      	ldr	r2, [r7, #4]
 800e89c:	429a      	cmp	r2, r3
 800e89e:	d196      	bne.n	800e7ce <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800e8a0:	2300      	movs	r3, #0
}
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	3728      	adds	r7, #40	@ 0x28
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	bd80      	pop	{r7, pc}
 800e8aa:	bf00      	nop
 800e8ac:	20000004 	.word	0x20000004

0800e8b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b086      	sub	sp, #24
 800e8b4:	af02      	add	r7, sp, #8
 800e8b6:	60f8      	str	r0, [r7, #12]
 800e8b8:	60b9      	str	r1, [r7, #8]
 800e8ba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	9300      	str	r3, [sp, #0]
 800e8c0:	68bb      	ldr	r3, [r7, #8]
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800e8c8:	68f8      	ldr	r0, [r7, #12]
 800e8ca:	f7ff ff5b 	bl	800e784 <SPI_WaitFifoStateUntilTimeout>
 800e8ce:	4603      	mov	r3, r0
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d007      	beq.n	800e8e4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e8d8:	f043 0220 	orr.w	r2, r3, #32
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e8e0:	2303      	movs	r3, #3
 800e8e2:	e027      	b.n	800e934 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	9300      	str	r3, [sp, #0]
 800e8e8:	68bb      	ldr	r3, [r7, #8]
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	2180      	movs	r1, #128	@ 0x80
 800e8ee:	68f8      	ldr	r0, [r7, #12]
 800e8f0:	f7ff fec0 	bl	800e674 <SPI_WaitFlagStateUntilTimeout>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d007      	beq.n	800e90a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e8fe:	f043 0220 	orr.w	r2, r3, #32
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e906:	2303      	movs	r3, #3
 800e908:	e014      	b.n	800e934 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	9300      	str	r3, [sp, #0]
 800e90e:	68bb      	ldr	r3, [r7, #8]
 800e910:	2200      	movs	r2, #0
 800e912:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800e916:	68f8      	ldr	r0, [r7, #12]
 800e918:	f7ff ff34 	bl	800e784 <SPI_WaitFifoStateUntilTimeout>
 800e91c:	4603      	mov	r3, r0
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d007      	beq.n	800e932 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e926:	f043 0220 	orr.w	r2, r3, #32
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e92e:	2303      	movs	r3, #3
 800e930:	e000      	b.n	800e934 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800e932:	2300      	movs	r3, #0
}
 800e934:	4618      	mov	r0, r3
 800e936:	3710      	adds	r7, #16
 800e938:	46bd      	mov	sp, r7
 800e93a:	bd80      	pop	{r7, pc}

0800e93c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e93c:	b580      	push	{r7, lr}
 800e93e:	b082      	sub	sp, #8
 800e940:	af00      	add	r7, sp, #0
 800e942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d101      	bne.n	800e94e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e94a:	2301      	movs	r3, #1
 800e94c:	e042      	b.n	800e9d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e954:	2b00      	cmp	r3, #0
 800e956:	d106      	bne.n	800e966 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	2200      	movs	r2, #0
 800e95c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e960:	6878      	ldr	r0, [r7, #4]
 800e962:	f7f5 fe61 	bl	8004628 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	2224      	movs	r2, #36	@ 0x24
 800e96a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	681a      	ldr	r2, [r3, #0]
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	f022 0201 	bic.w	r2, r2, #1
 800e97c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e982:	2b00      	cmp	r3, #0
 800e984:	d002      	beq.n	800e98c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e986:	6878      	ldr	r0, [r7, #4]
 800e988:	f000 fede 	bl	800f748 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e98c:	6878      	ldr	r0, [r7, #4]
 800e98e:	f000 fc0f 	bl	800f1b0 <UART_SetConfig>
 800e992:	4603      	mov	r3, r0
 800e994:	2b01      	cmp	r3, #1
 800e996:	d101      	bne.n	800e99c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e998:	2301      	movs	r3, #1
 800e99a:	e01b      	b.n	800e9d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	685a      	ldr	r2, [r3, #4]
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e9aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	689a      	ldr	r2, [r3, #8]
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e9ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	681a      	ldr	r2, [r3, #0]
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f042 0201 	orr.w	r2, r2, #1
 800e9ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e9cc:	6878      	ldr	r0, [r7, #4]
 800e9ce:	f000 ff5d 	bl	800f88c <UART_CheckIdleState>
 800e9d2:	4603      	mov	r3, r0
}
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	3708      	adds	r7, #8
 800e9d8:	46bd      	mov	sp, r7
 800e9da:	bd80      	pop	{r7, pc}

0800e9dc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e9dc:	b580      	push	{r7, lr}
 800e9de:	b08a      	sub	sp, #40	@ 0x28
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	60f8      	str	r0, [r7, #12]
 800e9e4:	60b9      	str	r1, [r7, #8]
 800e9e6:	4613      	mov	r3, r2
 800e9e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e9f0:	2b20      	cmp	r3, #32
 800e9f2:	d167      	bne.n	800eac4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d002      	beq.n	800ea00 <HAL_UART_Transmit_DMA+0x24>
 800e9fa:	88fb      	ldrh	r3, [r7, #6]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d101      	bne.n	800ea04 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ea00:	2301      	movs	r3, #1
 800ea02:	e060      	b.n	800eac6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	68ba      	ldr	r2, [r7, #8]
 800ea08:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	88fa      	ldrh	r2, [r7, #6]
 800ea0e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	88fa      	ldrh	r2, [r7, #6]
 800ea16:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	2221      	movs	r2, #33	@ 0x21
 800ea26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d028      	beq.n	800ea84 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ea36:	4a26      	ldr	r2, [pc, #152]	@ (800ead0 <HAL_UART_Transmit_DMA+0xf4>)
 800ea38:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ea3e:	4a25      	ldr	r2, [pc, #148]	@ (800ead4 <HAL_UART_Transmit_DMA+0xf8>)
 800ea40:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ea46:	4a24      	ldr	r2, [pc, #144]	@ (800ead8 <HAL_UART_Transmit_DMA+0xfc>)
 800ea48:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ea4e:	2200      	movs	r2, #0
 800ea50:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ea5a:	4619      	mov	r1, r3
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	3328      	adds	r3, #40	@ 0x28
 800ea62:	461a      	mov	r2, r3
 800ea64:	88fb      	ldrh	r3, [r7, #6]
 800ea66:	f7fb f967 	bl	8009d38 <HAL_DMA_Start_IT>
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d009      	beq.n	800ea84 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	2210      	movs	r2, #16
 800ea74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	2220      	movs	r2, #32
 800ea7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800ea80:	2301      	movs	r3, #1
 800ea82:	e020      	b.n	800eac6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	2240      	movs	r2, #64	@ 0x40
 800ea8a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	3308      	adds	r3, #8
 800ea92:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea94:	697b      	ldr	r3, [r7, #20]
 800ea96:	e853 3f00 	ldrex	r3, [r3]
 800ea9a:	613b      	str	r3, [r7, #16]
   return(result);
 800ea9c:	693b      	ldr	r3, [r7, #16]
 800ea9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eaa2:	627b      	str	r3, [r7, #36]	@ 0x24
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	3308      	adds	r3, #8
 800eaaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eaac:	623a      	str	r2, [r7, #32]
 800eaae:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eab0:	69f9      	ldr	r1, [r7, #28]
 800eab2:	6a3a      	ldr	r2, [r7, #32]
 800eab4:	e841 2300 	strex	r3, r2, [r1]
 800eab8:	61bb      	str	r3, [r7, #24]
   return(result);
 800eaba:	69bb      	ldr	r3, [r7, #24]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d1e5      	bne.n	800ea8c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800eac0:	2300      	movs	r3, #0
 800eac2:	e000      	b.n	800eac6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800eac4:	2302      	movs	r3, #2
  }
}
 800eac6:	4618      	mov	r0, r3
 800eac8:	3728      	adds	r7, #40	@ 0x28
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bd80      	pop	{r7, pc}
 800eace:	bf00      	nop
 800ead0:	0800fd57 	.word	0x0800fd57
 800ead4:	0800fdf1 	.word	0x0800fdf1
 800ead8:	0800ff77 	.word	0x0800ff77

0800eadc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800eadc:	b580      	push	{r7, lr}
 800eade:	b0ba      	sub	sp, #232	@ 0xe8
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	69db      	ldr	r3, [r3, #28]
 800eaea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	689b      	ldr	r3, [r3, #8]
 800eafe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800eb02:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800eb06:	f640 030f 	movw	r3, #2063	@ 0x80f
 800eb0a:	4013      	ands	r3, r2
 800eb0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800eb10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d11b      	bne.n	800eb50 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800eb18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb1c:	f003 0320 	and.w	r3, r3, #32
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d015      	beq.n	800eb50 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800eb24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eb28:	f003 0320 	and.w	r3, r3, #32
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d105      	bne.n	800eb3c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800eb30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800eb34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d009      	beq.n	800eb50 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	f000 8300 	beq.w	800f146 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb4a:	6878      	ldr	r0, [r7, #4]
 800eb4c:	4798      	blx	r3
      }
      return;
 800eb4e:	e2fa      	b.n	800f146 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800eb50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	f000 8123 	beq.w	800eda0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800eb5a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800eb5e:	4b8d      	ldr	r3, [pc, #564]	@ (800ed94 <HAL_UART_IRQHandler+0x2b8>)
 800eb60:	4013      	ands	r3, r2
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d106      	bne.n	800eb74 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800eb66:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800eb6a:	4b8b      	ldr	r3, [pc, #556]	@ (800ed98 <HAL_UART_IRQHandler+0x2bc>)
 800eb6c:	4013      	ands	r3, r2
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	f000 8116 	beq.w	800eda0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800eb74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb78:	f003 0301 	and.w	r3, r3, #1
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d011      	beq.n	800eba4 <HAL_UART_IRQHandler+0xc8>
 800eb80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eb84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d00b      	beq.n	800eba4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	2201      	movs	r2, #1
 800eb92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb9a:	f043 0201 	orr.w	r2, r3, #1
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eba8:	f003 0302 	and.w	r3, r3, #2
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d011      	beq.n	800ebd4 <HAL_UART_IRQHandler+0xf8>
 800ebb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ebb4:	f003 0301 	and.w	r3, r3, #1
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d00b      	beq.n	800ebd4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	2202      	movs	r2, #2
 800ebc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebca:	f043 0204 	orr.w	r2, r3, #4
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ebd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ebd8:	f003 0304 	and.w	r3, r3, #4
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d011      	beq.n	800ec04 <HAL_UART_IRQHandler+0x128>
 800ebe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ebe4:	f003 0301 	and.w	r3, r3, #1
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d00b      	beq.n	800ec04 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	2204      	movs	r2, #4
 800ebf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebfa:	f043 0202 	orr.w	r2, r3, #2
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ec04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec08:	f003 0308 	and.w	r3, r3, #8
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d017      	beq.n	800ec40 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ec10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec14:	f003 0320 	and.w	r3, r3, #32
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d105      	bne.n	800ec28 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ec1c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ec20:	4b5c      	ldr	r3, [pc, #368]	@ (800ed94 <HAL_UART_IRQHandler+0x2b8>)
 800ec22:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d00b      	beq.n	800ec40 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	2208      	movs	r2, #8
 800ec2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec36:	f043 0208 	orr.w	r2, r3, #8
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ec40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d012      	beq.n	800ec72 <HAL_UART_IRQHandler+0x196>
 800ec4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d00c      	beq.n	800ec72 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ec60:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec68:	f043 0220 	orr.w	r2, r3, #32
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	f000 8266 	beq.w	800f14a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ec7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec82:	f003 0320 	and.w	r3, r3, #32
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d013      	beq.n	800ecb2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ec8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec8e:	f003 0320 	and.w	r3, r3, #32
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d105      	bne.n	800eca2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ec96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ec9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d007      	beq.n	800ecb2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d003      	beq.n	800ecb2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ecae:	6878      	ldr	r0, [r7, #4]
 800ecb0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ecb8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	689b      	ldr	r3, [r3, #8]
 800ecc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ecc6:	2b40      	cmp	r3, #64	@ 0x40
 800ecc8:	d005      	beq.n	800ecd6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ecca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ecce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d054      	beq.n	800ed80 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ecd6:	6878      	ldr	r0, [r7, #4]
 800ecd8:	f000 ffd7 	bl	800fc8a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	689b      	ldr	r3, [r3, #8]
 800ece2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ece6:	2b40      	cmp	r3, #64	@ 0x40
 800ece8:	d146      	bne.n	800ed78 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	3308      	adds	r3, #8
 800ecf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ecf8:	e853 3f00 	ldrex	r3, [r3]
 800ecfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ed00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ed04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ed08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	3308      	adds	r3, #8
 800ed12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ed16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ed1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ed22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ed26:	e841 2300 	strex	r3, r2, [r1]
 800ed2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ed2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d1d9      	bne.n	800ecea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d017      	beq.n	800ed70 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed46:	4a15      	ldr	r2, [pc, #84]	@ (800ed9c <HAL_UART_IRQHandler+0x2c0>)
 800ed48:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed50:	4618      	mov	r0, r3
 800ed52:	f7fb f8c5 	bl	8009ee0 <HAL_DMA_Abort_IT>
 800ed56:	4603      	mov	r3, r0
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d019      	beq.n	800ed90 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed64:	687a      	ldr	r2, [r7, #4]
 800ed66:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ed6a:	4610      	mov	r0, r2
 800ed6c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed6e:	e00f      	b.n	800ed90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ed70:	6878      	ldr	r0, [r7, #4]
 800ed72:	f7f7 fff1 	bl	8006d58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed76:	e00b      	b.n	800ed90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f7f7 ffed 	bl	8006d58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed7e:	e007      	b.n	800ed90 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ed80:	6878      	ldr	r0, [r7, #4]
 800ed82:	f7f7 ffe9 	bl	8006d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	2200      	movs	r2, #0
 800ed8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ed8e:	e1dc      	b.n	800f14a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed90:	bf00      	nop
    return;
 800ed92:	e1da      	b.n	800f14a <HAL_UART_IRQHandler+0x66e>
 800ed94:	10000001 	.word	0x10000001
 800ed98:	04000120 	.word	0x04000120
 800ed9c:	0800fff7 	.word	0x0800fff7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eda4:	2b01      	cmp	r3, #1
 800eda6:	f040 8170 	bne.w	800f08a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800edaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800edae:	f003 0310 	and.w	r3, r3, #16
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	f000 8169 	beq.w	800f08a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800edb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800edbc:	f003 0310 	and.w	r3, r3, #16
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	f000 8162 	beq.w	800f08a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	2210      	movs	r2, #16
 800edcc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	689b      	ldr	r3, [r3, #8]
 800edd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800edd8:	2b40      	cmp	r3, #64	@ 0x40
 800edda:	f040 80d8 	bne.w	800ef8e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	685b      	ldr	r3, [r3, #4]
 800ede8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800edec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	f000 80af 	beq.w	800ef54 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800edfc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ee00:	429a      	cmp	r2, r3
 800ee02:	f080 80a7 	bcs.w	800ef54 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ee0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	f003 0320 	and.w	r3, r3, #32
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	f040 8087 	bne.w	800ef32 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ee30:	e853 3f00 	ldrex	r3, [r3]
 800ee34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ee38:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ee3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ee40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	461a      	mov	r2, r3
 800ee4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ee4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ee52:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee56:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ee5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ee5e:	e841 2300 	strex	r3, r2, [r1]
 800ee62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ee66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d1da      	bne.n	800ee24 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	3308      	adds	r3, #8
 800ee74:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ee78:	e853 3f00 	ldrex	r3, [r3]
 800ee7c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ee7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ee80:	f023 0301 	bic.w	r3, r3, #1
 800ee84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	3308      	adds	r3, #8
 800ee8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ee92:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ee96:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee98:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ee9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ee9e:	e841 2300 	strex	r3, r2, [r1]
 800eea2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800eea4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d1e1      	bne.n	800ee6e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	3308      	adds	r3, #8
 800eeb0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eeb4:	e853 3f00 	ldrex	r3, [r3]
 800eeb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800eeba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eebc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eec0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	3308      	adds	r3, #8
 800eeca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800eece:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800eed0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eed2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800eed4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800eed6:	e841 2300 	strex	r3, r2, [r1]
 800eeda:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800eedc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d1e3      	bne.n	800eeaa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	2220      	movs	r2, #32
 800eee6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	2200      	movs	r2, #0
 800eeee:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eef8:	e853 3f00 	ldrex	r3, [r3]
 800eefc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800eefe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ef00:	f023 0310 	bic.w	r3, r3, #16
 800ef04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	461a      	mov	r2, r3
 800ef0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef12:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ef14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ef18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ef1a:	e841 2300 	strex	r3, r2, [r1]
 800ef1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ef20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d1e4      	bne.n	800eef0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	f7fa ff7e 	bl	8009e2e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	2202      	movs	r2, #2
 800ef36:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ef44:	b29b      	uxth	r3, r3
 800ef46:	1ad3      	subs	r3, r2, r3
 800ef48:	b29b      	uxth	r3, r3
 800ef4a:	4619      	mov	r1, r3
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	f7f7 fdaf 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ef52:	e0fc      	b.n	800f14e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ef5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ef5e:	429a      	cmp	r2, r3
 800ef60:	f040 80f5 	bne.w	800f14e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	f003 0320 	and.w	r3, r3, #32
 800ef72:	2b20      	cmp	r3, #32
 800ef74:	f040 80eb 	bne.w	800f14e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	2202      	movs	r2, #2
 800ef7c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ef84:	4619      	mov	r1, r3
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f7f7 fd92 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
      return;
 800ef8c:	e0df      	b.n	800f14e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ef9a:	b29b      	uxth	r3, r3
 800ef9c:	1ad3      	subs	r3, r2, r3
 800ef9e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800efa8:	b29b      	uxth	r3, r3
 800efaa:	2b00      	cmp	r3, #0
 800efac:	f000 80d1 	beq.w	800f152 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800efb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	f000 80cc 	beq.w	800f152 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efc2:	e853 3f00 	ldrex	r3, [r3]
 800efc6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800efc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800efce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	461a      	mov	r2, r3
 800efd8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800efdc:	647b      	str	r3, [r7, #68]	@ 0x44
 800efde:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efe0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800efe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800efe4:	e841 2300 	strex	r3, r2, [r1]
 800efe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800efea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800efec:	2b00      	cmp	r3, #0
 800efee:	d1e4      	bne.n	800efba <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	3308      	adds	r3, #8
 800eff6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800effa:	e853 3f00 	ldrex	r3, [r3]
 800effe:	623b      	str	r3, [r7, #32]
   return(result);
 800f000:	6a3b      	ldr	r3, [r7, #32]
 800f002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f006:	f023 0301 	bic.w	r3, r3, #1
 800f00a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	3308      	adds	r3, #8
 800f014:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f018:	633a      	str	r2, [r7, #48]	@ 0x30
 800f01a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f01c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f01e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f020:	e841 2300 	strex	r3, r2, [r1]
 800f024:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d1e1      	bne.n	800eff0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2220      	movs	r2, #32
 800f030:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	2200      	movs	r2, #0
 800f038:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	2200      	movs	r2, #0
 800f03e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f046:	693b      	ldr	r3, [r7, #16]
 800f048:	e853 3f00 	ldrex	r3, [r3]
 800f04c:	60fb      	str	r3, [r7, #12]
   return(result);
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	f023 0310 	bic.w	r3, r3, #16
 800f054:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	461a      	mov	r2, r3
 800f05e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f062:	61fb      	str	r3, [r7, #28]
 800f064:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f066:	69b9      	ldr	r1, [r7, #24]
 800f068:	69fa      	ldr	r2, [r7, #28]
 800f06a:	e841 2300 	strex	r3, r2, [r1]
 800f06e:	617b      	str	r3, [r7, #20]
   return(result);
 800f070:	697b      	ldr	r3, [r7, #20]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d1e4      	bne.n	800f040 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	2202      	movs	r2, #2
 800f07a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f07c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f080:	4619      	mov	r1, r3
 800f082:	6878      	ldr	r0, [r7, #4]
 800f084:	f7f7 fd14 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f088:	e063      	b.n	800f152 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f08a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f08e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f092:	2b00      	cmp	r3, #0
 800f094:	d00e      	beq.n	800f0b4 <HAL_UART_IRQHandler+0x5d8>
 800f096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f09a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d008      	beq.n	800f0b4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f0aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f0ac:	6878      	ldr	r0, [r7, #4]
 800f0ae:	f000 ffdf 	bl	8010070 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f0b2:	e051      	b.n	800f158 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f0b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d014      	beq.n	800f0ea <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f0c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f0c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d105      	bne.n	800f0d8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f0cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f0d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d008      	beq.n	800f0ea <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d03a      	beq.n	800f156 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f0e4:	6878      	ldr	r0, [r7, #4]
 800f0e6:	4798      	blx	r3
    }
    return;
 800f0e8:	e035      	b.n	800f156 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f0ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d009      	beq.n	800f10a <HAL_UART_IRQHandler+0x62e>
 800f0f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f0fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d003      	beq.n	800f10a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f102:	6878      	ldr	r0, [r7, #4]
 800f104:	f000 ff89 	bl	801001a <UART_EndTransmit_IT>
    return;
 800f108:	e026      	b.n	800f158 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f10a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f10e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f112:	2b00      	cmp	r3, #0
 800f114:	d009      	beq.n	800f12a <HAL_UART_IRQHandler+0x64e>
 800f116:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f11a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d003      	beq.n	800f12a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f122:	6878      	ldr	r0, [r7, #4]
 800f124:	f000 ffb8 	bl	8010098 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f128:	e016      	b.n	800f158 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f12a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f12e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f132:	2b00      	cmp	r3, #0
 800f134:	d010      	beq.n	800f158 <HAL_UART_IRQHandler+0x67c>
 800f136:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	da0c      	bge.n	800f158 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f000 ffa0 	bl	8010084 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f144:	e008      	b.n	800f158 <HAL_UART_IRQHandler+0x67c>
      return;
 800f146:	bf00      	nop
 800f148:	e006      	b.n	800f158 <HAL_UART_IRQHandler+0x67c>
    return;
 800f14a:	bf00      	nop
 800f14c:	e004      	b.n	800f158 <HAL_UART_IRQHandler+0x67c>
      return;
 800f14e:	bf00      	nop
 800f150:	e002      	b.n	800f158 <HAL_UART_IRQHandler+0x67c>
      return;
 800f152:	bf00      	nop
 800f154:	e000      	b.n	800f158 <HAL_UART_IRQHandler+0x67c>
    return;
 800f156:	bf00      	nop
  }
}
 800f158:	37e8      	adds	r7, #232	@ 0xe8
 800f15a:	46bd      	mov	sp, r7
 800f15c:	bd80      	pop	{r7, pc}
 800f15e:	bf00      	nop

0800f160 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f160:	b480      	push	{r7}
 800f162:	b083      	sub	sp, #12
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f168:	bf00      	nop
 800f16a:	370c      	adds	r7, #12
 800f16c:	46bd      	mov	sp, r7
 800f16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f172:	4770      	bx	lr

0800f174 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f174:	b480      	push	{r7}
 800f176:	b083      	sub	sp, #12
 800f178:	af00      	add	r7, sp, #0
 800f17a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f17c:	bf00      	nop
 800f17e:	370c      	adds	r7, #12
 800f180:	46bd      	mov	sp, r7
 800f182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f186:	4770      	bx	lr

0800f188 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f188:	b480      	push	{r7}
 800f18a:	b083      	sub	sp, #12
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800f190:	bf00      	nop
 800f192:	370c      	adds	r7, #12
 800f194:	46bd      	mov	sp, r7
 800f196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19a:	4770      	bx	lr

0800f19c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f19c:	b480      	push	{r7}
 800f19e:	b083      	sub	sp, #12
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f1a4:	bf00      	nop
 800f1a6:	370c      	adds	r7, #12
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ae:	4770      	bx	lr

0800f1b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f1b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f1b4:	b08c      	sub	sp, #48	@ 0x30
 800f1b6:	af00      	add	r7, sp, #0
 800f1b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f1c0:	697b      	ldr	r3, [r7, #20]
 800f1c2:	689a      	ldr	r2, [r3, #8]
 800f1c4:	697b      	ldr	r3, [r7, #20]
 800f1c6:	691b      	ldr	r3, [r3, #16]
 800f1c8:	431a      	orrs	r2, r3
 800f1ca:	697b      	ldr	r3, [r7, #20]
 800f1cc:	695b      	ldr	r3, [r3, #20]
 800f1ce:	431a      	orrs	r2, r3
 800f1d0:	697b      	ldr	r3, [r7, #20]
 800f1d2:	69db      	ldr	r3, [r3, #28]
 800f1d4:	4313      	orrs	r3, r2
 800f1d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	681a      	ldr	r2, [r3, #0]
 800f1de:	4bab      	ldr	r3, [pc, #684]	@ (800f48c <UART_SetConfig+0x2dc>)
 800f1e0:	4013      	ands	r3, r2
 800f1e2:	697a      	ldr	r2, [r7, #20]
 800f1e4:	6812      	ldr	r2, [r2, #0]
 800f1e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f1e8:	430b      	orrs	r3, r1
 800f1ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f1ec:	697b      	ldr	r3, [r7, #20]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	685b      	ldr	r3, [r3, #4]
 800f1f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f1f6:	697b      	ldr	r3, [r7, #20]
 800f1f8:	68da      	ldr	r2, [r3, #12]
 800f1fa:	697b      	ldr	r3, [r7, #20]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	430a      	orrs	r2, r1
 800f200:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f202:	697b      	ldr	r3, [r7, #20]
 800f204:	699b      	ldr	r3, [r3, #24]
 800f206:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f208:	697b      	ldr	r3, [r7, #20]
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	4aa0      	ldr	r2, [pc, #640]	@ (800f490 <UART_SetConfig+0x2e0>)
 800f20e:	4293      	cmp	r3, r2
 800f210:	d004      	beq.n	800f21c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f212:	697b      	ldr	r3, [r7, #20]
 800f214:	6a1b      	ldr	r3, [r3, #32]
 800f216:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f218:	4313      	orrs	r3, r2
 800f21a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f21c:	697b      	ldr	r3, [r7, #20]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	689b      	ldr	r3, [r3, #8]
 800f222:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f226:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f22a:	697a      	ldr	r2, [r7, #20]
 800f22c:	6812      	ldr	r2, [r2, #0]
 800f22e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f230:	430b      	orrs	r3, r1
 800f232:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f234:	697b      	ldr	r3, [r7, #20]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f23a:	f023 010f 	bic.w	r1, r3, #15
 800f23e:	697b      	ldr	r3, [r7, #20]
 800f240:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f242:	697b      	ldr	r3, [r7, #20]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	430a      	orrs	r2, r1
 800f248:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f24a:	697b      	ldr	r3, [r7, #20]
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	4a91      	ldr	r2, [pc, #580]	@ (800f494 <UART_SetConfig+0x2e4>)
 800f250:	4293      	cmp	r3, r2
 800f252:	d125      	bne.n	800f2a0 <UART_SetConfig+0xf0>
 800f254:	4b90      	ldr	r3, [pc, #576]	@ (800f498 <UART_SetConfig+0x2e8>)
 800f256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f25a:	f003 0303 	and.w	r3, r3, #3
 800f25e:	2b03      	cmp	r3, #3
 800f260:	d81a      	bhi.n	800f298 <UART_SetConfig+0xe8>
 800f262:	a201      	add	r2, pc, #4	@ (adr r2, 800f268 <UART_SetConfig+0xb8>)
 800f264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f268:	0800f279 	.word	0x0800f279
 800f26c:	0800f289 	.word	0x0800f289
 800f270:	0800f281 	.word	0x0800f281
 800f274:	0800f291 	.word	0x0800f291
 800f278:	2301      	movs	r3, #1
 800f27a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f27e:	e0d6      	b.n	800f42e <UART_SetConfig+0x27e>
 800f280:	2302      	movs	r3, #2
 800f282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f286:	e0d2      	b.n	800f42e <UART_SetConfig+0x27e>
 800f288:	2304      	movs	r3, #4
 800f28a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f28e:	e0ce      	b.n	800f42e <UART_SetConfig+0x27e>
 800f290:	2308      	movs	r3, #8
 800f292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f296:	e0ca      	b.n	800f42e <UART_SetConfig+0x27e>
 800f298:	2310      	movs	r3, #16
 800f29a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f29e:	e0c6      	b.n	800f42e <UART_SetConfig+0x27e>
 800f2a0:	697b      	ldr	r3, [r7, #20]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	4a7d      	ldr	r2, [pc, #500]	@ (800f49c <UART_SetConfig+0x2ec>)
 800f2a6:	4293      	cmp	r3, r2
 800f2a8:	d138      	bne.n	800f31c <UART_SetConfig+0x16c>
 800f2aa:	4b7b      	ldr	r3, [pc, #492]	@ (800f498 <UART_SetConfig+0x2e8>)
 800f2ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f2b0:	f003 030c 	and.w	r3, r3, #12
 800f2b4:	2b0c      	cmp	r3, #12
 800f2b6:	d82d      	bhi.n	800f314 <UART_SetConfig+0x164>
 800f2b8:	a201      	add	r2, pc, #4	@ (adr r2, 800f2c0 <UART_SetConfig+0x110>)
 800f2ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2be:	bf00      	nop
 800f2c0:	0800f2f5 	.word	0x0800f2f5
 800f2c4:	0800f315 	.word	0x0800f315
 800f2c8:	0800f315 	.word	0x0800f315
 800f2cc:	0800f315 	.word	0x0800f315
 800f2d0:	0800f305 	.word	0x0800f305
 800f2d4:	0800f315 	.word	0x0800f315
 800f2d8:	0800f315 	.word	0x0800f315
 800f2dc:	0800f315 	.word	0x0800f315
 800f2e0:	0800f2fd 	.word	0x0800f2fd
 800f2e4:	0800f315 	.word	0x0800f315
 800f2e8:	0800f315 	.word	0x0800f315
 800f2ec:	0800f315 	.word	0x0800f315
 800f2f0:	0800f30d 	.word	0x0800f30d
 800f2f4:	2300      	movs	r3, #0
 800f2f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2fa:	e098      	b.n	800f42e <UART_SetConfig+0x27e>
 800f2fc:	2302      	movs	r3, #2
 800f2fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f302:	e094      	b.n	800f42e <UART_SetConfig+0x27e>
 800f304:	2304      	movs	r3, #4
 800f306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f30a:	e090      	b.n	800f42e <UART_SetConfig+0x27e>
 800f30c:	2308      	movs	r3, #8
 800f30e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f312:	e08c      	b.n	800f42e <UART_SetConfig+0x27e>
 800f314:	2310      	movs	r3, #16
 800f316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f31a:	e088      	b.n	800f42e <UART_SetConfig+0x27e>
 800f31c:	697b      	ldr	r3, [r7, #20]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	4a5f      	ldr	r2, [pc, #380]	@ (800f4a0 <UART_SetConfig+0x2f0>)
 800f322:	4293      	cmp	r3, r2
 800f324:	d125      	bne.n	800f372 <UART_SetConfig+0x1c2>
 800f326:	4b5c      	ldr	r3, [pc, #368]	@ (800f498 <UART_SetConfig+0x2e8>)
 800f328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f32c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f330:	2b30      	cmp	r3, #48	@ 0x30
 800f332:	d016      	beq.n	800f362 <UART_SetConfig+0x1b2>
 800f334:	2b30      	cmp	r3, #48	@ 0x30
 800f336:	d818      	bhi.n	800f36a <UART_SetConfig+0x1ba>
 800f338:	2b20      	cmp	r3, #32
 800f33a:	d00a      	beq.n	800f352 <UART_SetConfig+0x1a2>
 800f33c:	2b20      	cmp	r3, #32
 800f33e:	d814      	bhi.n	800f36a <UART_SetConfig+0x1ba>
 800f340:	2b00      	cmp	r3, #0
 800f342:	d002      	beq.n	800f34a <UART_SetConfig+0x19a>
 800f344:	2b10      	cmp	r3, #16
 800f346:	d008      	beq.n	800f35a <UART_SetConfig+0x1aa>
 800f348:	e00f      	b.n	800f36a <UART_SetConfig+0x1ba>
 800f34a:	2300      	movs	r3, #0
 800f34c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f350:	e06d      	b.n	800f42e <UART_SetConfig+0x27e>
 800f352:	2302      	movs	r3, #2
 800f354:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f358:	e069      	b.n	800f42e <UART_SetConfig+0x27e>
 800f35a:	2304      	movs	r3, #4
 800f35c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f360:	e065      	b.n	800f42e <UART_SetConfig+0x27e>
 800f362:	2308      	movs	r3, #8
 800f364:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f368:	e061      	b.n	800f42e <UART_SetConfig+0x27e>
 800f36a:	2310      	movs	r3, #16
 800f36c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f370:	e05d      	b.n	800f42e <UART_SetConfig+0x27e>
 800f372:	697b      	ldr	r3, [r7, #20]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	4a4b      	ldr	r2, [pc, #300]	@ (800f4a4 <UART_SetConfig+0x2f4>)
 800f378:	4293      	cmp	r3, r2
 800f37a:	d125      	bne.n	800f3c8 <UART_SetConfig+0x218>
 800f37c:	4b46      	ldr	r3, [pc, #280]	@ (800f498 <UART_SetConfig+0x2e8>)
 800f37e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f382:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f386:	2bc0      	cmp	r3, #192	@ 0xc0
 800f388:	d016      	beq.n	800f3b8 <UART_SetConfig+0x208>
 800f38a:	2bc0      	cmp	r3, #192	@ 0xc0
 800f38c:	d818      	bhi.n	800f3c0 <UART_SetConfig+0x210>
 800f38e:	2b80      	cmp	r3, #128	@ 0x80
 800f390:	d00a      	beq.n	800f3a8 <UART_SetConfig+0x1f8>
 800f392:	2b80      	cmp	r3, #128	@ 0x80
 800f394:	d814      	bhi.n	800f3c0 <UART_SetConfig+0x210>
 800f396:	2b00      	cmp	r3, #0
 800f398:	d002      	beq.n	800f3a0 <UART_SetConfig+0x1f0>
 800f39a:	2b40      	cmp	r3, #64	@ 0x40
 800f39c:	d008      	beq.n	800f3b0 <UART_SetConfig+0x200>
 800f39e:	e00f      	b.n	800f3c0 <UART_SetConfig+0x210>
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3a6:	e042      	b.n	800f42e <UART_SetConfig+0x27e>
 800f3a8:	2302      	movs	r3, #2
 800f3aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3ae:	e03e      	b.n	800f42e <UART_SetConfig+0x27e>
 800f3b0:	2304      	movs	r3, #4
 800f3b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3b6:	e03a      	b.n	800f42e <UART_SetConfig+0x27e>
 800f3b8:	2308      	movs	r3, #8
 800f3ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3be:	e036      	b.n	800f42e <UART_SetConfig+0x27e>
 800f3c0:	2310      	movs	r3, #16
 800f3c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f3c6:	e032      	b.n	800f42e <UART_SetConfig+0x27e>
 800f3c8:	697b      	ldr	r3, [r7, #20]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	4a30      	ldr	r2, [pc, #192]	@ (800f490 <UART_SetConfig+0x2e0>)
 800f3ce:	4293      	cmp	r3, r2
 800f3d0:	d12a      	bne.n	800f428 <UART_SetConfig+0x278>
 800f3d2:	4b31      	ldr	r3, [pc, #196]	@ (800f498 <UART_SetConfig+0x2e8>)
 800f3d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f3d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f3dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f3e0:	d01a      	beq.n	800f418 <UART_SetConfig+0x268>
 800f3e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f3e6:	d81b      	bhi.n	800f420 <UART_SetConfig+0x270>
 800f3e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f3ec:	d00c      	beq.n	800f408 <UART_SetConfig+0x258>
 800f3ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f3f2:	d815      	bhi.n	800f420 <UART_SetConfig+0x270>
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d003      	beq.n	800f400 <UART_SetConfig+0x250>
 800f3f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f3fc:	d008      	beq.n	800f410 <UART_SetConfig+0x260>
 800f3fe:	e00f      	b.n	800f420 <UART_SetConfig+0x270>
 800f400:	2300      	movs	r3, #0
 800f402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f406:	e012      	b.n	800f42e <UART_SetConfig+0x27e>
 800f408:	2302      	movs	r3, #2
 800f40a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f40e:	e00e      	b.n	800f42e <UART_SetConfig+0x27e>
 800f410:	2304      	movs	r3, #4
 800f412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f416:	e00a      	b.n	800f42e <UART_SetConfig+0x27e>
 800f418:	2308      	movs	r3, #8
 800f41a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f41e:	e006      	b.n	800f42e <UART_SetConfig+0x27e>
 800f420:	2310      	movs	r3, #16
 800f422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f426:	e002      	b.n	800f42e <UART_SetConfig+0x27e>
 800f428:	2310      	movs	r3, #16
 800f42a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f42e:	697b      	ldr	r3, [r7, #20]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	4a17      	ldr	r2, [pc, #92]	@ (800f490 <UART_SetConfig+0x2e0>)
 800f434:	4293      	cmp	r3, r2
 800f436:	f040 80a8 	bne.w	800f58a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f43a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f43e:	2b08      	cmp	r3, #8
 800f440:	d834      	bhi.n	800f4ac <UART_SetConfig+0x2fc>
 800f442:	a201      	add	r2, pc, #4	@ (adr r2, 800f448 <UART_SetConfig+0x298>)
 800f444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f448:	0800f46d 	.word	0x0800f46d
 800f44c:	0800f4ad 	.word	0x0800f4ad
 800f450:	0800f475 	.word	0x0800f475
 800f454:	0800f4ad 	.word	0x0800f4ad
 800f458:	0800f47b 	.word	0x0800f47b
 800f45c:	0800f4ad 	.word	0x0800f4ad
 800f460:	0800f4ad 	.word	0x0800f4ad
 800f464:	0800f4ad 	.word	0x0800f4ad
 800f468:	0800f483 	.word	0x0800f483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f46c:	f7fe fa60 	bl	800d930 <HAL_RCC_GetPCLK1Freq>
 800f470:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f472:	e021      	b.n	800f4b8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f474:	4b0c      	ldr	r3, [pc, #48]	@ (800f4a8 <UART_SetConfig+0x2f8>)
 800f476:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f478:	e01e      	b.n	800f4b8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f47a:	f7fe f9eb 	bl	800d854 <HAL_RCC_GetSysClockFreq>
 800f47e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f480:	e01a      	b.n	800f4b8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f482:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f486:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f488:	e016      	b.n	800f4b8 <UART_SetConfig+0x308>
 800f48a:	bf00      	nop
 800f48c:	cfff69f3 	.word	0xcfff69f3
 800f490:	40008000 	.word	0x40008000
 800f494:	40013800 	.word	0x40013800
 800f498:	40021000 	.word	0x40021000
 800f49c:	40004400 	.word	0x40004400
 800f4a0:	40004800 	.word	0x40004800
 800f4a4:	40004c00 	.word	0x40004c00
 800f4a8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f4b0:	2301      	movs	r3, #1
 800f4b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f4b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f4b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	f000 812a 	beq.w	800f714 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f4c0:	697b      	ldr	r3, [r7, #20]
 800f4c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4c4:	4a9e      	ldr	r2, [pc, #632]	@ (800f740 <UART_SetConfig+0x590>)
 800f4c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f4ca:	461a      	mov	r2, r3
 800f4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4ce:	fbb3 f3f2 	udiv	r3, r3, r2
 800f4d2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f4d4:	697b      	ldr	r3, [r7, #20]
 800f4d6:	685a      	ldr	r2, [r3, #4]
 800f4d8:	4613      	mov	r3, r2
 800f4da:	005b      	lsls	r3, r3, #1
 800f4dc:	4413      	add	r3, r2
 800f4de:	69ba      	ldr	r2, [r7, #24]
 800f4e0:	429a      	cmp	r2, r3
 800f4e2:	d305      	bcc.n	800f4f0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f4e4:	697b      	ldr	r3, [r7, #20]
 800f4e6:	685b      	ldr	r3, [r3, #4]
 800f4e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f4ea:	69ba      	ldr	r2, [r7, #24]
 800f4ec:	429a      	cmp	r2, r3
 800f4ee:	d903      	bls.n	800f4f8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f4f6:	e10d      	b.n	800f714 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	60bb      	str	r3, [r7, #8]
 800f4fe:	60fa      	str	r2, [r7, #12]
 800f500:	697b      	ldr	r3, [r7, #20]
 800f502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f504:	4a8e      	ldr	r2, [pc, #568]	@ (800f740 <UART_SetConfig+0x590>)
 800f506:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f50a:	b29b      	uxth	r3, r3
 800f50c:	2200      	movs	r2, #0
 800f50e:	603b      	str	r3, [r7, #0]
 800f510:	607a      	str	r2, [r7, #4]
 800f512:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f516:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f51a:	f7f1 fb6d 	bl	8000bf8 <__aeabi_uldivmod>
 800f51e:	4602      	mov	r2, r0
 800f520:	460b      	mov	r3, r1
 800f522:	4610      	mov	r0, r2
 800f524:	4619      	mov	r1, r3
 800f526:	f04f 0200 	mov.w	r2, #0
 800f52a:	f04f 0300 	mov.w	r3, #0
 800f52e:	020b      	lsls	r3, r1, #8
 800f530:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f534:	0202      	lsls	r2, r0, #8
 800f536:	6979      	ldr	r1, [r7, #20]
 800f538:	6849      	ldr	r1, [r1, #4]
 800f53a:	0849      	lsrs	r1, r1, #1
 800f53c:	2000      	movs	r0, #0
 800f53e:	460c      	mov	r4, r1
 800f540:	4605      	mov	r5, r0
 800f542:	eb12 0804 	adds.w	r8, r2, r4
 800f546:	eb43 0905 	adc.w	r9, r3, r5
 800f54a:	697b      	ldr	r3, [r7, #20]
 800f54c:	685b      	ldr	r3, [r3, #4]
 800f54e:	2200      	movs	r2, #0
 800f550:	469a      	mov	sl, r3
 800f552:	4693      	mov	fp, r2
 800f554:	4652      	mov	r2, sl
 800f556:	465b      	mov	r3, fp
 800f558:	4640      	mov	r0, r8
 800f55a:	4649      	mov	r1, r9
 800f55c:	f7f1 fb4c 	bl	8000bf8 <__aeabi_uldivmod>
 800f560:	4602      	mov	r2, r0
 800f562:	460b      	mov	r3, r1
 800f564:	4613      	mov	r3, r2
 800f566:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f568:	6a3b      	ldr	r3, [r7, #32]
 800f56a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f56e:	d308      	bcc.n	800f582 <UART_SetConfig+0x3d2>
 800f570:	6a3b      	ldr	r3, [r7, #32]
 800f572:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f576:	d204      	bcs.n	800f582 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800f578:	697b      	ldr	r3, [r7, #20]
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	6a3a      	ldr	r2, [r7, #32]
 800f57e:	60da      	str	r2, [r3, #12]
 800f580:	e0c8      	b.n	800f714 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800f582:	2301      	movs	r3, #1
 800f584:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f588:	e0c4      	b.n	800f714 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f58a:	697b      	ldr	r3, [r7, #20]
 800f58c:	69db      	ldr	r3, [r3, #28]
 800f58e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f592:	d167      	bne.n	800f664 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800f594:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f598:	2b08      	cmp	r3, #8
 800f59a:	d828      	bhi.n	800f5ee <UART_SetConfig+0x43e>
 800f59c:	a201      	add	r2, pc, #4	@ (adr r2, 800f5a4 <UART_SetConfig+0x3f4>)
 800f59e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5a2:	bf00      	nop
 800f5a4:	0800f5c9 	.word	0x0800f5c9
 800f5a8:	0800f5d1 	.word	0x0800f5d1
 800f5ac:	0800f5d9 	.word	0x0800f5d9
 800f5b0:	0800f5ef 	.word	0x0800f5ef
 800f5b4:	0800f5df 	.word	0x0800f5df
 800f5b8:	0800f5ef 	.word	0x0800f5ef
 800f5bc:	0800f5ef 	.word	0x0800f5ef
 800f5c0:	0800f5ef 	.word	0x0800f5ef
 800f5c4:	0800f5e7 	.word	0x0800f5e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f5c8:	f7fe f9b2 	bl	800d930 <HAL_RCC_GetPCLK1Freq>
 800f5cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f5ce:	e014      	b.n	800f5fa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f5d0:	f7fe f9c4 	bl	800d95c <HAL_RCC_GetPCLK2Freq>
 800f5d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f5d6:	e010      	b.n	800f5fa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f5d8:	4b5a      	ldr	r3, [pc, #360]	@ (800f744 <UART_SetConfig+0x594>)
 800f5da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f5dc:	e00d      	b.n	800f5fa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f5de:	f7fe f939 	bl	800d854 <HAL_RCC_GetSysClockFreq>
 800f5e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f5e4:	e009      	b.n	800f5fa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f5e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f5ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f5ec:	e005      	b.n	800f5fa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f5f2:	2301      	movs	r3, #1
 800f5f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f5f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f5fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	f000 8089 	beq.w	800f714 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f602:	697b      	ldr	r3, [r7, #20]
 800f604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f606:	4a4e      	ldr	r2, [pc, #312]	@ (800f740 <UART_SetConfig+0x590>)
 800f608:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f60c:	461a      	mov	r2, r3
 800f60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f610:	fbb3 f3f2 	udiv	r3, r3, r2
 800f614:	005a      	lsls	r2, r3, #1
 800f616:	697b      	ldr	r3, [r7, #20]
 800f618:	685b      	ldr	r3, [r3, #4]
 800f61a:	085b      	lsrs	r3, r3, #1
 800f61c:	441a      	add	r2, r3
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	685b      	ldr	r3, [r3, #4]
 800f622:	fbb2 f3f3 	udiv	r3, r2, r3
 800f626:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f628:	6a3b      	ldr	r3, [r7, #32]
 800f62a:	2b0f      	cmp	r3, #15
 800f62c:	d916      	bls.n	800f65c <UART_SetConfig+0x4ac>
 800f62e:	6a3b      	ldr	r3, [r7, #32]
 800f630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f634:	d212      	bcs.n	800f65c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f636:	6a3b      	ldr	r3, [r7, #32]
 800f638:	b29b      	uxth	r3, r3
 800f63a:	f023 030f 	bic.w	r3, r3, #15
 800f63e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f640:	6a3b      	ldr	r3, [r7, #32]
 800f642:	085b      	lsrs	r3, r3, #1
 800f644:	b29b      	uxth	r3, r3
 800f646:	f003 0307 	and.w	r3, r3, #7
 800f64a:	b29a      	uxth	r2, r3
 800f64c:	8bfb      	ldrh	r3, [r7, #30]
 800f64e:	4313      	orrs	r3, r2
 800f650:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f652:	697b      	ldr	r3, [r7, #20]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	8bfa      	ldrh	r2, [r7, #30]
 800f658:	60da      	str	r2, [r3, #12]
 800f65a:	e05b      	b.n	800f714 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800f65c:	2301      	movs	r3, #1
 800f65e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f662:	e057      	b.n	800f714 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f664:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f668:	2b08      	cmp	r3, #8
 800f66a:	d828      	bhi.n	800f6be <UART_SetConfig+0x50e>
 800f66c:	a201      	add	r2, pc, #4	@ (adr r2, 800f674 <UART_SetConfig+0x4c4>)
 800f66e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f672:	bf00      	nop
 800f674:	0800f699 	.word	0x0800f699
 800f678:	0800f6a1 	.word	0x0800f6a1
 800f67c:	0800f6a9 	.word	0x0800f6a9
 800f680:	0800f6bf 	.word	0x0800f6bf
 800f684:	0800f6af 	.word	0x0800f6af
 800f688:	0800f6bf 	.word	0x0800f6bf
 800f68c:	0800f6bf 	.word	0x0800f6bf
 800f690:	0800f6bf 	.word	0x0800f6bf
 800f694:	0800f6b7 	.word	0x0800f6b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f698:	f7fe f94a 	bl	800d930 <HAL_RCC_GetPCLK1Freq>
 800f69c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f69e:	e014      	b.n	800f6ca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f6a0:	f7fe f95c 	bl	800d95c <HAL_RCC_GetPCLK2Freq>
 800f6a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f6a6:	e010      	b.n	800f6ca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f6a8:	4b26      	ldr	r3, [pc, #152]	@ (800f744 <UART_SetConfig+0x594>)
 800f6aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f6ac:	e00d      	b.n	800f6ca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f6ae:	f7fe f8d1 	bl	800d854 <HAL_RCC_GetSysClockFreq>
 800f6b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f6b4:	e009      	b.n	800f6ca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f6b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f6ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f6bc:	e005      	b.n	800f6ca <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800f6be:	2300      	movs	r3, #0
 800f6c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f6c2:	2301      	movs	r3, #1
 800f6c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f6c8:	bf00      	nop
    }

    if (pclk != 0U)
 800f6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d021      	beq.n	800f714 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f6d0:	697b      	ldr	r3, [r7, #20]
 800f6d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6d4:	4a1a      	ldr	r2, [pc, #104]	@ (800f740 <UART_SetConfig+0x590>)
 800f6d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f6da:	461a      	mov	r2, r3
 800f6dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6de:	fbb3 f2f2 	udiv	r2, r3, r2
 800f6e2:	697b      	ldr	r3, [r7, #20]
 800f6e4:	685b      	ldr	r3, [r3, #4]
 800f6e6:	085b      	lsrs	r3, r3, #1
 800f6e8:	441a      	add	r2, r3
 800f6ea:	697b      	ldr	r3, [r7, #20]
 800f6ec:	685b      	ldr	r3, [r3, #4]
 800f6ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800f6f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f6f4:	6a3b      	ldr	r3, [r7, #32]
 800f6f6:	2b0f      	cmp	r3, #15
 800f6f8:	d909      	bls.n	800f70e <UART_SetConfig+0x55e>
 800f6fa:	6a3b      	ldr	r3, [r7, #32]
 800f6fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f700:	d205      	bcs.n	800f70e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f702:	6a3b      	ldr	r3, [r7, #32]
 800f704:	b29a      	uxth	r2, r3
 800f706:	697b      	ldr	r3, [r7, #20]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	60da      	str	r2, [r3, #12]
 800f70c:	e002      	b.n	800f714 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800f70e:	2301      	movs	r3, #1
 800f710:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f714:	697b      	ldr	r3, [r7, #20]
 800f716:	2201      	movs	r2, #1
 800f718:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f71c:	697b      	ldr	r3, [r7, #20]
 800f71e:	2201      	movs	r2, #1
 800f720:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f724:	697b      	ldr	r3, [r7, #20]
 800f726:	2200      	movs	r2, #0
 800f728:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f72a:	697b      	ldr	r3, [r7, #20]
 800f72c:	2200      	movs	r2, #0
 800f72e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f730:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f734:	4618      	mov	r0, r3
 800f736:	3730      	adds	r7, #48	@ 0x30
 800f738:	46bd      	mov	sp, r7
 800f73a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f73e:	bf00      	nop
 800f740:	0801c1a0 	.word	0x0801c1a0
 800f744:	00f42400 	.word	0x00f42400

0800f748 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f748:	b480      	push	{r7}
 800f74a:	b083      	sub	sp, #12
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f754:	f003 0308 	and.w	r3, r3, #8
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d00a      	beq.n	800f772 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	685b      	ldr	r3, [r3, #4]
 800f762:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	430a      	orrs	r2, r1
 800f770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f776:	f003 0301 	and.w	r3, r3, #1
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d00a      	beq.n	800f794 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	685b      	ldr	r3, [r3, #4]
 800f784:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	430a      	orrs	r2, r1
 800f792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f798:	f003 0302 	and.w	r3, r3, #2
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d00a      	beq.n	800f7b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	685b      	ldr	r3, [r3, #4]
 800f7a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	430a      	orrs	r2, r1
 800f7b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7ba:	f003 0304 	and.w	r3, r3, #4
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d00a      	beq.n	800f7d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	685b      	ldr	r3, [r3, #4]
 800f7c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	430a      	orrs	r2, r1
 800f7d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7dc:	f003 0310 	and.w	r3, r3, #16
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d00a      	beq.n	800f7fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	689b      	ldr	r3, [r3, #8]
 800f7ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	430a      	orrs	r2, r1
 800f7f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7fe:	f003 0320 	and.w	r3, r3, #32
 800f802:	2b00      	cmp	r3, #0
 800f804:	d00a      	beq.n	800f81c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	689b      	ldr	r3, [r3, #8]
 800f80c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	430a      	orrs	r2, r1
 800f81a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f824:	2b00      	cmp	r3, #0
 800f826:	d01a      	beq.n	800f85e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	685b      	ldr	r3, [r3, #4]
 800f82e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	430a      	orrs	r2, r1
 800f83c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f842:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f846:	d10a      	bne.n	800f85e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	685b      	ldr	r3, [r3, #4]
 800f84e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	430a      	orrs	r2, r1
 800f85c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f866:	2b00      	cmp	r3, #0
 800f868:	d00a      	beq.n	800f880 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	685b      	ldr	r3, [r3, #4]
 800f870:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	430a      	orrs	r2, r1
 800f87e:	605a      	str	r2, [r3, #4]
  }
}
 800f880:	bf00      	nop
 800f882:	370c      	adds	r7, #12
 800f884:	46bd      	mov	sp, r7
 800f886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f88a:	4770      	bx	lr

0800f88c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b098      	sub	sp, #96	@ 0x60
 800f890:	af02      	add	r7, sp, #8
 800f892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	2200      	movs	r2, #0
 800f898:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f89c:	f7f8 f9c0 	bl	8007c20 <HAL_GetTick>
 800f8a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	f003 0308 	and.w	r3, r3, #8
 800f8ac:	2b08      	cmp	r3, #8
 800f8ae:	d12f      	bne.n	800f910 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f8b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f8b4:	9300      	str	r3, [sp, #0]
 800f8b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f8b8:	2200      	movs	r2, #0
 800f8ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f8be:	6878      	ldr	r0, [r7, #4]
 800f8c0:	f000 f88e 	bl	800f9e0 <UART_WaitOnFlagUntilTimeout>
 800f8c4:	4603      	mov	r3, r0
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d022      	beq.n	800f910 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8d2:	e853 3f00 	ldrex	r3, [r3]
 800f8d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f8d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f8de:	653b      	str	r3, [r7, #80]	@ 0x50
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	461a      	mov	r2, r3
 800f8e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f8e8:	647b      	str	r3, [r7, #68]	@ 0x44
 800f8ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f8ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f8f0:	e841 2300 	strex	r3, r2, [r1]
 800f8f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f8f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d1e6      	bne.n	800f8ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	2220      	movs	r2, #32
 800f900:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2200      	movs	r2, #0
 800f908:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f90c:	2303      	movs	r3, #3
 800f90e:	e063      	b.n	800f9d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	f003 0304 	and.w	r3, r3, #4
 800f91a:	2b04      	cmp	r3, #4
 800f91c:	d149      	bne.n	800f9b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f91e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f922:	9300      	str	r3, [sp, #0]
 800f924:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f926:	2200      	movs	r2, #0
 800f928:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f92c:	6878      	ldr	r0, [r7, #4]
 800f92e:	f000 f857 	bl	800f9e0 <UART_WaitOnFlagUntilTimeout>
 800f932:	4603      	mov	r3, r0
 800f934:	2b00      	cmp	r3, #0
 800f936:	d03c      	beq.n	800f9b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f940:	e853 3f00 	ldrex	r3, [r3]
 800f944:	623b      	str	r3, [r7, #32]
   return(result);
 800f946:	6a3b      	ldr	r3, [r7, #32]
 800f948:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f94c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	461a      	mov	r2, r3
 800f954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f956:	633b      	str	r3, [r7, #48]	@ 0x30
 800f958:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f95a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f95c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f95e:	e841 2300 	strex	r3, r2, [r1]
 800f962:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f966:	2b00      	cmp	r3, #0
 800f968:	d1e6      	bne.n	800f938 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	3308      	adds	r3, #8
 800f970:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f972:	693b      	ldr	r3, [r7, #16]
 800f974:	e853 3f00 	ldrex	r3, [r3]
 800f978:	60fb      	str	r3, [r7, #12]
   return(result);
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	f023 0301 	bic.w	r3, r3, #1
 800f980:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	3308      	adds	r3, #8
 800f988:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f98a:	61fa      	str	r2, [r7, #28]
 800f98c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f98e:	69b9      	ldr	r1, [r7, #24]
 800f990:	69fa      	ldr	r2, [r7, #28]
 800f992:	e841 2300 	strex	r3, r2, [r1]
 800f996:	617b      	str	r3, [r7, #20]
   return(result);
 800f998:	697b      	ldr	r3, [r7, #20]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d1e5      	bne.n	800f96a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	2220      	movs	r2, #32
 800f9a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	2200      	movs	r2, #0
 800f9aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f9ae:	2303      	movs	r3, #3
 800f9b0:	e012      	b.n	800f9d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	2220      	movs	r2, #32
 800f9b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	2220      	movs	r2, #32
 800f9be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	2200      	movs	r2, #0
 800f9c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	2200      	movs	r2, #0
 800f9cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	2200      	movs	r2, #0
 800f9d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f9d6:	2300      	movs	r3, #0
}
 800f9d8:	4618      	mov	r0, r3
 800f9da:	3758      	adds	r7, #88	@ 0x58
 800f9dc:	46bd      	mov	sp, r7
 800f9de:	bd80      	pop	{r7, pc}

0800f9e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b084      	sub	sp, #16
 800f9e4:	af00      	add	r7, sp, #0
 800f9e6:	60f8      	str	r0, [r7, #12]
 800f9e8:	60b9      	str	r1, [r7, #8]
 800f9ea:	603b      	str	r3, [r7, #0]
 800f9ec:	4613      	mov	r3, r2
 800f9ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f9f0:	e04f      	b.n	800fa92 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f9f2:	69bb      	ldr	r3, [r7, #24]
 800f9f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9f8:	d04b      	beq.n	800fa92 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f9fa:	f7f8 f911 	bl	8007c20 <HAL_GetTick>
 800f9fe:	4602      	mov	r2, r0
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	1ad3      	subs	r3, r2, r3
 800fa04:	69ba      	ldr	r2, [r7, #24]
 800fa06:	429a      	cmp	r2, r3
 800fa08:	d302      	bcc.n	800fa10 <UART_WaitOnFlagUntilTimeout+0x30>
 800fa0a:	69bb      	ldr	r3, [r7, #24]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d101      	bne.n	800fa14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fa10:	2303      	movs	r3, #3
 800fa12:	e04e      	b.n	800fab2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	f003 0304 	and.w	r3, r3, #4
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d037      	beq.n	800fa92 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fa22:	68bb      	ldr	r3, [r7, #8]
 800fa24:	2b80      	cmp	r3, #128	@ 0x80
 800fa26:	d034      	beq.n	800fa92 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fa28:	68bb      	ldr	r3, [r7, #8]
 800fa2a:	2b40      	cmp	r3, #64	@ 0x40
 800fa2c:	d031      	beq.n	800fa92 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	69db      	ldr	r3, [r3, #28]
 800fa34:	f003 0308 	and.w	r3, r3, #8
 800fa38:	2b08      	cmp	r3, #8
 800fa3a:	d110      	bne.n	800fa5e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	2208      	movs	r2, #8
 800fa42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fa44:	68f8      	ldr	r0, [r7, #12]
 800fa46:	f000 f920 	bl	800fc8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	2208      	movs	r2, #8
 800fa4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	2200      	movs	r2, #0
 800fa56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800fa5a:	2301      	movs	r3, #1
 800fa5c:	e029      	b.n	800fab2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	69db      	ldr	r3, [r3, #28]
 800fa64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fa68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa6c:	d111      	bne.n	800fa92 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fa76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fa78:	68f8      	ldr	r0, [r7, #12]
 800fa7a:	f000 f906 	bl	800fc8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	2220      	movs	r2, #32
 800fa82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	2200      	movs	r2, #0
 800fa8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800fa8e:	2303      	movs	r3, #3
 800fa90:	e00f      	b.n	800fab2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	69da      	ldr	r2, [r3, #28]
 800fa98:	68bb      	ldr	r3, [r7, #8]
 800fa9a:	4013      	ands	r3, r2
 800fa9c:	68ba      	ldr	r2, [r7, #8]
 800fa9e:	429a      	cmp	r2, r3
 800faa0:	bf0c      	ite	eq
 800faa2:	2301      	moveq	r3, #1
 800faa4:	2300      	movne	r3, #0
 800faa6:	b2db      	uxtb	r3, r3
 800faa8:	461a      	mov	r2, r3
 800faaa:	79fb      	ldrb	r3, [r7, #7]
 800faac:	429a      	cmp	r2, r3
 800faae:	d0a0      	beq.n	800f9f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fab0:	2300      	movs	r3, #0
}
 800fab2:	4618      	mov	r0, r3
 800fab4:	3710      	adds	r7, #16
 800fab6:	46bd      	mov	sp, r7
 800fab8:	bd80      	pop	{r7, pc}
	...

0800fabc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b096      	sub	sp, #88	@ 0x58
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	60f8      	str	r0, [r7, #12]
 800fac4:	60b9      	str	r1, [r7, #8]
 800fac6:	4613      	mov	r3, r2
 800fac8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	68ba      	ldr	r2, [r7, #8]
 800face:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	88fa      	ldrh	r2, [r7, #6]
 800fad4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	2200      	movs	r2, #0
 800fadc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	2222      	movs	r2, #34	@ 0x22
 800fae4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d02d      	beq.n	800fb4e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800faf8:	4a40      	ldr	r2, [pc, #256]	@ (800fbfc <UART_Start_Receive_DMA+0x140>)
 800fafa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb02:	4a3f      	ldr	r2, [pc, #252]	@ (800fc00 <UART_Start_Receive_DMA+0x144>)
 800fb04:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb0c:	4a3d      	ldr	r2, [pc, #244]	@ (800fc04 <UART_Start_Receive_DMA+0x148>)
 800fb0e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb16:	2200      	movs	r2, #0
 800fb18:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	3324      	adds	r3, #36	@ 0x24
 800fb26:	4619      	mov	r1, r3
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb2c:	461a      	mov	r2, r3
 800fb2e:	88fb      	ldrh	r3, [r7, #6]
 800fb30:	f7fa f902 	bl	8009d38 <HAL_DMA_Start_IT>
 800fb34:	4603      	mov	r3, r0
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d009      	beq.n	800fb4e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	2210      	movs	r2, #16
 800fb3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	2220      	movs	r2, #32
 800fb46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800fb4a:	2301      	movs	r3, #1
 800fb4c:	e051      	b.n	800fbf2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	691b      	ldr	r3, [r3, #16]
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d018      	beq.n	800fb88 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb5e:	e853 3f00 	ldrex	r3, [r3]
 800fb62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fb64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fb6a:	657b      	str	r3, [r7, #84]	@ 0x54
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	461a      	mov	r2, r3
 800fb72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fb74:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb76:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb78:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fb7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fb7c:	e841 2300 	strex	r3, r2, [r1]
 800fb80:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800fb82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d1e6      	bne.n	800fb56 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	3308      	adds	r3, #8
 800fb8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb92:	e853 3f00 	ldrex	r3, [r3]
 800fb96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fb98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb9a:	f043 0301 	orr.w	r3, r3, #1
 800fb9e:	653b      	str	r3, [r7, #80]	@ 0x50
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	3308      	adds	r3, #8
 800fba6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fba8:	637a      	str	r2, [r7, #52]	@ 0x34
 800fbaa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fbae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fbb0:	e841 2300 	strex	r3, r2, [r1]
 800fbb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800fbb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d1e5      	bne.n	800fb88 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	3308      	adds	r3, #8
 800fbc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbc4:	697b      	ldr	r3, [r7, #20]
 800fbc6:	e853 3f00 	ldrex	r3, [r3]
 800fbca:	613b      	str	r3, [r7, #16]
   return(result);
 800fbcc:	693b      	ldr	r3, [r7, #16]
 800fbce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	3308      	adds	r3, #8
 800fbda:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fbdc:	623a      	str	r2, [r7, #32]
 800fbde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbe0:	69f9      	ldr	r1, [r7, #28]
 800fbe2:	6a3a      	ldr	r2, [r7, #32]
 800fbe4:	e841 2300 	strex	r3, r2, [r1]
 800fbe8:	61bb      	str	r3, [r7, #24]
   return(result);
 800fbea:	69bb      	ldr	r3, [r7, #24]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d1e5      	bne.n	800fbbc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800fbf0:	2300      	movs	r3, #0
}
 800fbf2:	4618      	mov	r0, r3
 800fbf4:	3758      	adds	r7, #88	@ 0x58
 800fbf6:	46bd      	mov	sp, r7
 800fbf8:	bd80      	pop	{r7, pc}
 800fbfa:	bf00      	nop
 800fbfc:	0800fe0d 	.word	0x0800fe0d
 800fc00:	0800ff39 	.word	0x0800ff39
 800fc04:	0800ff77 	.word	0x0800ff77

0800fc08 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800fc08:	b480      	push	{r7}
 800fc0a:	b08f      	sub	sp, #60	@ 0x3c
 800fc0c:	af00      	add	r7, sp, #0
 800fc0e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc16:	6a3b      	ldr	r3, [r7, #32]
 800fc18:	e853 3f00 	ldrex	r3, [r3]
 800fc1c:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc1e:	69fb      	ldr	r3, [r7, #28]
 800fc20:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800fc24:	637b      	str	r3, [r7, #52]	@ 0x34
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	461a      	mov	r2, r3
 800fc2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fc30:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc36:	e841 2300 	strex	r3, r2, [r1]
 800fc3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d1e6      	bne.n	800fc10 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	3308      	adds	r3, #8
 800fc48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	e853 3f00 	ldrex	r3, [r3]
 800fc50:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc52:	68bb      	ldr	r3, [r7, #8]
 800fc54:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800fc58:	633b      	str	r3, [r7, #48]	@ 0x30
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	681b      	ldr	r3, [r3, #0]
 800fc5e:	3308      	adds	r3, #8
 800fc60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fc62:	61ba      	str	r2, [r7, #24]
 800fc64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc66:	6979      	ldr	r1, [r7, #20]
 800fc68:	69ba      	ldr	r2, [r7, #24]
 800fc6a:	e841 2300 	strex	r3, r2, [r1]
 800fc6e:	613b      	str	r3, [r7, #16]
   return(result);
 800fc70:	693b      	ldr	r3, [r7, #16]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d1e5      	bne.n	800fc42 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	2220      	movs	r2, #32
 800fc7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800fc7e:	bf00      	nop
 800fc80:	373c      	adds	r7, #60	@ 0x3c
 800fc82:	46bd      	mov	sp, r7
 800fc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc88:	4770      	bx	lr

0800fc8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fc8a:	b480      	push	{r7}
 800fc8c:	b095      	sub	sp, #84	@ 0x54
 800fc8e:	af00      	add	r7, sp, #0
 800fc90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc9a:	e853 3f00 	ldrex	r3, [r3]
 800fc9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fca2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	461a      	mov	r2, r3
 800fcae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fcb0:	643b      	str	r3, [r7, #64]	@ 0x40
 800fcb2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fcb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fcb8:	e841 2300 	strex	r3, r2, [r1]
 800fcbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fcbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d1e6      	bne.n	800fc92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	3308      	adds	r3, #8
 800fcca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fccc:	6a3b      	ldr	r3, [r7, #32]
 800fcce:	e853 3f00 	ldrex	r3, [r3]
 800fcd2:	61fb      	str	r3, [r7, #28]
   return(result);
 800fcd4:	69fb      	ldr	r3, [r7, #28]
 800fcd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fcda:	f023 0301 	bic.w	r3, r3, #1
 800fcde:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	3308      	adds	r3, #8
 800fce6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fce8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fcea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fcee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fcf0:	e841 2300 	strex	r3, r2, [r1]
 800fcf4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fcf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d1e3      	bne.n	800fcc4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd00:	2b01      	cmp	r3, #1
 800fd02:	d118      	bne.n	800fd36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	e853 3f00 	ldrex	r3, [r3]
 800fd10:	60bb      	str	r3, [r7, #8]
   return(result);
 800fd12:	68bb      	ldr	r3, [r7, #8]
 800fd14:	f023 0310 	bic.w	r3, r3, #16
 800fd18:	647b      	str	r3, [r7, #68]	@ 0x44
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	461a      	mov	r2, r3
 800fd20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fd22:	61bb      	str	r3, [r7, #24]
 800fd24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd26:	6979      	ldr	r1, [r7, #20]
 800fd28:	69ba      	ldr	r2, [r7, #24]
 800fd2a:	e841 2300 	strex	r3, r2, [r1]
 800fd2e:	613b      	str	r3, [r7, #16]
   return(result);
 800fd30:	693b      	ldr	r3, [r7, #16]
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d1e6      	bne.n	800fd04 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	2220      	movs	r2, #32
 800fd3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	2200      	movs	r2, #0
 800fd42:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	2200      	movs	r2, #0
 800fd48:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fd4a:	bf00      	nop
 800fd4c:	3754      	adds	r7, #84	@ 0x54
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd54:	4770      	bx	lr

0800fd56 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fd56:	b580      	push	{r7, lr}
 800fd58:	b090      	sub	sp, #64	@ 0x40
 800fd5a:	af00      	add	r7, sp, #0
 800fd5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd62:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	f003 0320 	and.w	r3, r3, #32
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d137      	bne.n	800fde2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800fd72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd74:	2200      	movs	r2, #0
 800fd76:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fd7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	3308      	adds	r3, #8
 800fd80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd84:	e853 3f00 	ldrex	r3, [r3]
 800fd88:	623b      	str	r3, [r7, #32]
   return(result);
 800fd8a:	6a3b      	ldr	r3, [r7, #32]
 800fd8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fd90:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fd92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	3308      	adds	r3, #8
 800fd98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fd9a:	633a      	str	r2, [r7, #48]	@ 0x30
 800fd9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fda0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fda2:	e841 2300 	strex	r3, r2, [r1]
 800fda6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fda8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d1e5      	bne.n	800fd7a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fdae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdb4:	693b      	ldr	r3, [r7, #16]
 800fdb6:	e853 3f00 	ldrex	r3, [r3]
 800fdba:	60fb      	str	r3, [r7, #12]
   return(result);
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fdc2:	637b      	str	r3, [r7, #52]	@ 0x34
 800fdc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	461a      	mov	r2, r3
 800fdca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdcc:	61fb      	str	r3, [r7, #28]
 800fdce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdd0:	69b9      	ldr	r1, [r7, #24]
 800fdd2:	69fa      	ldr	r2, [r7, #28]
 800fdd4:	e841 2300 	strex	r3, r2, [r1]
 800fdd8:	617b      	str	r3, [r7, #20]
   return(result);
 800fdda:	697b      	ldr	r3, [r7, #20]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d1e6      	bne.n	800fdae <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fde0:	e002      	b.n	800fde8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800fde2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fde4:	f7ff f9bc 	bl	800f160 <HAL_UART_TxCpltCallback>
}
 800fde8:	bf00      	nop
 800fdea:	3740      	adds	r7, #64	@ 0x40
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}

0800fdf0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fdf0:	b580      	push	{r7, lr}
 800fdf2:	b084      	sub	sp, #16
 800fdf4:	af00      	add	r7, sp, #0
 800fdf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdfc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800fdfe:	68f8      	ldr	r0, [r7, #12]
 800fe00:	f7ff f9b8 	bl	800f174 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fe04:	bf00      	nop
 800fe06:	3710      	adds	r7, #16
 800fe08:	46bd      	mov	sp, r7
 800fe0a:	bd80      	pop	{r7, pc}

0800fe0c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b09c      	sub	sp, #112	@ 0x70
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe18:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	f003 0320 	and.w	r3, r3, #32
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d171      	bne.n	800ff0c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800fe28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe32:	681b      	ldr	r3, [r3, #0]
 800fe34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe38:	e853 3f00 	ldrex	r3, [r3]
 800fe3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fe3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fe44:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fe46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	461a      	mov	r2, r3
 800fe4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fe4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fe50:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe52:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fe54:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fe56:	e841 2300 	strex	r3, r2, [r1]
 800fe5a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fe5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d1e6      	bne.n	800fe30 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	3308      	adds	r3, #8
 800fe68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe6c:	e853 3f00 	ldrex	r3, [r3]
 800fe70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fe72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe74:	f023 0301 	bic.w	r3, r3, #1
 800fe78:	667b      	str	r3, [r7, #100]	@ 0x64
 800fe7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	3308      	adds	r3, #8
 800fe80:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fe82:	647a      	str	r2, [r7, #68]	@ 0x44
 800fe84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fe88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe8a:	e841 2300 	strex	r3, r2, [r1]
 800fe8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fe90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d1e5      	bne.n	800fe62 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	3308      	adds	r3, #8
 800fe9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fea0:	e853 3f00 	ldrex	r3, [r3]
 800fea4:	623b      	str	r3, [r7, #32]
   return(result);
 800fea6:	6a3b      	ldr	r3, [r7, #32]
 800fea8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800feac:	663b      	str	r3, [r7, #96]	@ 0x60
 800feae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	3308      	adds	r3, #8
 800feb4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800feb6:	633a      	str	r2, [r7, #48]	@ 0x30
 800feb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800feba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800febc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800febe:	e841 2300 	strex	r3, r2, [r1]
 800fec2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d1e5      	bne.n	800fe96 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800feca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fecc:	2220      	movs	r2, #32
 800fece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fed4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fed6:	2b01      	cmp	r3, #1
 800fed8:	d118      	bne.n	800ff0c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800feda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fee0:	693b      	ldr	r3, [r7, #16]
 800fee2:	e853 3f00 	ldrex	r3, [r3]
 800fee6:	60fb      	str	r3, [r7, #12]
   return(result);
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	f023 0310 	bic.w	r3, r3, #16
 800feee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fef0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	461a      	mov	r2, r3
 800fef6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fef8:	61fb      	str	r3, [r7, #28]
 800fefa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fefc:	69b9      	ldr	r1, [r7, #24]
 800fefe:	69fa      	ldr	r2, [r7, #28]
 800ff00:	e841 2300 	strex	r3, r2, [r1]
 800ff04:	617b      	str	r3, [r7, #20]
   return(result);
 800ff06:	697b      	ldr	r3, [r7, #20]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d1e6      	bne.n	800feda <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ff0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ff0e:	2200      	movs	r2, #0
 800ff10:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ff14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ff16:	2b01      	cmp	r3, #1
 800ff18:	d107      	bne.n	800ff2a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ff1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ff1c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff20:	4619      	mov	r1, r3
 800ff22:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ff24:	f7f6 fdc4 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ff28:	e002      	b.n	800ff30 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ff2a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ff2c:	f7ff f92c 	bl	800f188 <HAL_UART_RxCpltCallback>
}
 800ff30:	bf00      	nop
 800ff32:	3770      	adds	r7, #112	@ 0x70
 800ff34:	46bd      	mov	sp, r7
 800ff36:	bd80      	pop	{r7, pc}

0800ff38 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ff38:	b580      	push	{r7, lr}
 800ff3a:	b084      	sub	sp, #16
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff44:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	2201      	movs	r2, #1
 800ff4a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ff50:	2b01      	cmp	r3, #1
 800ff52:	d109      	bne.n	800ff68 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff5a:	085b      	lsrs	r3, r3, #1
 800ff5c:	b29b      	uxth	r3, r3
 800ff5e:	4619      	mov	r1, r3
 800ff60:	68f8      	ldr	r0, [r7, #12]
 800ff62:	f7f6 fda5 	bl	8006ab0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ff66:	e002      	b.n	800ff6e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ff68:	68f8      	ldr	r0, [r7, #12]
 800ff6a:	f7ff f917 	bl	800f19c <HAL_UART_RxHalfCpltCallback>
}
 800ff6e:	bf00      	nop
 800ff70:	3710      	adds	r7, #16
 800ff72:	46bd      	mov	sp, r7
 800ff74:	bd80      	pop	{r7, pc}

0800ff76 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ff76:	b580      	push	{r7, lr}
 800ff78:	b086      	sub	sp, #24
 800ff7a:	af00      	add	r7, sp, #0
 800ff7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff82:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ff84:	697b      	ldr	r3, [r7, #20]
 800ff86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff8a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ff8c:	697b      	ldr	r3, [r7, #20]
 800ff8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ff92:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ff94:	697b      	ldr	r3, [r7, #20]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	689b      	ldr	r3, [r3, #8]
 800ff9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff9e:	2b80      	cmp	r3, #128	@ 0x80
 800ffa0:	d109      	bne.n	800ffb6 <UART_DMAError+0x40>
 800ffa2:	693b      	ldr	r3, [r7, #16]
 800ffa4:	2b21      	cmp	r3, #33	@ 0x21
 800ffa6:	d106      	bne.n	800ffb6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ffa8:	697b      	ldr	r3, [r7, #20]
 800ffaa:	2200      	movs	r2, #0
 800ffac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800ffb0:	6978      	ldr	r0, [r7, #20]
 800ffb2:	f7ff fe29 	bl	800fc08 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ffb6:	697b      	ldr	r3, [r7, #20]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	689b      	ldr	r3, [r3, #8]
 800ffbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ffc0:	2b40      	cmp	r3, #64	@ 0x40
 800ffc2:	d109      	bne.n	800ffd8 <UART_DMAError+0x62>
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	2b22      	cmp	r3, #34	@ 0x22
 800ffc8:	d106      	bne.n	800ffd8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ffca:	697b      	ldr	r3, [r7, #20]
 800ffcc:	2200      	movs	r2, #0
 800ffce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800ffd2:	6978      	ldr	r0, [r7, #20]
 800ffd4:	f7ff fe59 	bl	800fc8a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ffd8:	697b      	ldr	r3, [r7, #20]
 800ffda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffde:	f043 0210 	orr.w	r2, r3, #16
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ffe8:	6978      	ldr	r0, [r7, #20]
 800ffea:	f7f6 feb5 	bl	8006d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ffee:	bf00      	nop
 800fff0:	3718      	adds	r7, #24
 800fff2:	46bd      	mov	sp, r7
 800fff4:	bd80      	pop	{r7, pc}

0800fff6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fff6:	b580      	push	{r7, lr}
 800fff8:	b084      	sub	sp, #16
 800fffa:	af00      	add	r7, sp, #0
 800fffc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010002:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	2200      	movs	r2, #0
 8010008:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801000c:	68f8      	ldr	r0, [r7, #12]
 801000e:	f7f6 fea3 	bl	8006d58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010012:	bf00      	nop
 8010014:	3710      	adds	r7, #16
 8010016:	46bd      	mov	sp, r7
 8010018:	bd80      	pop	{r7, pc}

0801001a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801001a:	b580      	push	{r7, lr}
 801001c:	b088      	sub	sp, #32
 801001e:	af00      	add	r7, sp, #0
 8010020:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	e853 3f00 	ldrex	r3, [r3]
 801002e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010030:	68bb      	ldr	r3, [r7, #8]
 8010032:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010036:	61fb      	str	r3, [r7, #28]
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	461a      	mov	r2, r3
 801003e:	69fb      	ldr	r3, [r7, #28]
 8010040:	61bb      	str	r3, [r7, #24]
 8010042:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010044:	6979      	ldr	r1, [r7, #20]
 8010046:	69ba      	ldr	r2, [r7, #24]
 8010048:	e841 2300 	strex	r3, r2, [r1]
 801004c:	613b      	str	r3, [r7, #16]
   return(result);
 801004e:	693b      	ldr	r3, [r7, #16]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d1e6      	bne.n	8010022 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	2220      	movs	r2, #32
 8010058:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	2200      	movs	r2, #0
 8010060:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010062:	6878      	ldr	r0, [r7, #4]
 8010064:	f7ff f87c 	bl	800f160 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010068:	bf00      	nop
 801006a:	3720      	adds	r7, #32
 801006c:	46bd      	mov	sp, r7
 801006e:	bd80      	pop	{r7, pc}

08010070 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010070:	b480      	push	{r7}
 8010072:	b083      	sub	sp, #12
 8010074:	af00      	add	r7, sp, #0
 8010076:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010078:	bf00      	nop
 801007a:	370c      	adds	r7, #12
 801007c:	46bd      	mov	sp, r7
 801007e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010082:	4770      	bx	lr

08010084 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010084:	b480      	push	{r7}
 8010086:	b083      	sub	sp, #12
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801008c:	bf00      	nop
 801008e:	370c      	adds	r7, #12
 8010090:	46bd      	mov	sp, r7
 8010092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010096:	4770      	bx	lr

08010098 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010098:	b480      	push	{r7}
 801009a:	b083      	sub	sp, #12
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80100a0:	bf00      	nop
 80100a2:	370c      	adds	r7, #12
 80100a4:	46bd      	mov	sp, r7
 80100a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100aa:	4770      	bx	lr

080100ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80100ac:	b480      	push	{r7}
 80100ae:	b085      	sub	sp, #20
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80100ba:	2b01      	cmp	r3, #1
 80100bc:	d101      	bne.n	80100c2 <HAL_UARTEx_DisableFifoMode+0x16>
 80100be:	2302      	movs	r3, #2
 80100c0:	e027      	b.n	8010112 <HAL_UARTEx_DisableFifoMode+0x66>
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	2201      	movs	r2, #1
 80100c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	2224      	movs	r2, #36	@ 0x24
 80100ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	681a      	ldr	r2, [r3, #0]
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	f022 0201 	bic.w	r2, r2, #1
 80100e8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80100f0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2200      	movs	r2, #0
 80100f6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	68fa      	ldr	r2, [r7, #12]
 80100fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	2220      	movs	r2, #32
 8010104:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	2200      	movs	r2, #0
 801010c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010110:	2300      	movs	r3, #0
}
 8010112:	4618      	mov	r0, r3
 8010114:	3714      	adds	r7, #20
 8010116:	46bd      	mov	sp, r7
 8010118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011c:	4770      	bx	lr

0801011e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801011e:	b580      	push	{r7, lr}
 8010120:	b084      	sub	sp, #16
 8010122:	af00      	add	r7, sp, #0
 8010124:	6078      	str	r0, [r7, #4]
 8010126:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801012e:	2b01      	cmp	r3, #1
 8010130:	d101      	bne.n	8010136 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010132:	2302      	movs	r3, #2
 8010134:	e02d      	b.n	8010192 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	2201      	movs	r2, #1
 801013a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	2224      	movs	r2, #36	@ 0x24
 8010142:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	681a      	ldr	r2, [r3, #0]
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	f022 0201 	bic.w	r2, r2, #1
 801015c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	689b      	ldr	r3, [r3, #8]
 8010164:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	683a      	ldr	r2, [r7, #0]
 801016e:	430a      	orrs	r2, r1
 8010170:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010172:	6878      	ldr	r0, [r7, #4]
 8010174:	f000 f8a4 	bl	80102c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	68fa      	ldr	r2, [r7, #12]
 801017e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	2220      	movs	r2, #32
 8010184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	2200      	movs	r2, #0
 801018c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010190:	2300      	movs	r3, #0
}
 8010192:	4618      	mov	r0, r3
 8010194:	3710      	adds	r7, #16
 8010196:	46bd      	mov	sp, r7
 8010198:	bd80      	pop	{r7, pc}

0801019a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801019a:	b580      	push	{r7, lr}
 801019c:	b084      	sub	sp, #16
 801019e:	af00      	add	r7, sp, #0
 80101a0:	6078      	str	r0, [r7, #4]
 80101a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80101aa:	2b01      	cmp	r3, #1
 80101ac:	d101      	bne.n	80101b2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80101ae:	2302      	movs	r3, #2
 80101b0:	e02d      	b.n	801020e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	2201      	movs	r2, #1
 80101b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	2224      	movs	r2, #36	@ 0x24
 80101be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	681a      	ldr	r2, [r3, #0]
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	f022 0201 	bic.w	r2, r2, #1
 80101d8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	689b      	ldr	r3, [r3, #8]
 80101e0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	683a      	ldr	r2, [r7, #0]
 80101ea:	430a      	orrs	r2, r1
 80101ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80101ee:	6878      	ldr	r0, [r7, #4]
 80101f0:	f000 f866 	bl	80102c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	68fa      	ldr	r2, [r7, #12]
 80101fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	2220      	movs	r2, #32
 8010200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	2200      	movs	r2, #0
 8010208:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801020c:	2300      	movs	r3, #0
}
 801020e:	4618      	mov	r0, r3
 8010210:	3710      	adds	r7, #16
 8010212:	46bd      	mov	sp, r7
 8010214:	bd80      	pop	{r7, pc}

08010216 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010216:	b580      	push	{r7, lr}
 8010218:	b08c      	sub	sp, #48	@ 0x30
 801021a:	af00      	add	r7, sp, #0
 801021c:	60f8      	str	r0, [r7, #12]
 801021e:	60b9      	str	r1, [r7, #8]
 8010220:	4613      	mov	r3, r2
 8010222:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801022a:	2b20      	cmp	r3, #32
 801022c:	d142      	bne.n	80102b4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 801022e:	68bb      	ldr	r3, [r7, #8]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d002      	beq.n	801023a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8010234:	88fb      	ldrh	r3, [r7, #6]
 8010236:	2b00      	cmp	r3, #0
 8010238:	d101      	bne.n	801023e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 801023a:	2301      	movs	r3, #1
 801023c:	e03b      	b.n	80102b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	2201      	movs	r2, #1
 8010242:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	2200      	movs	r2, #0
 8010248:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 801024a:	88fb      	ldrh	r3, [r7, #6]
 801024c:	461a      	mov	r2, r3
 801024e:	68b9      	ldr	r1, [r7, #8]
 8010250:	68f8      	ldr	r0, [r7, #12]
 8010252:	f7ff fc33 	bl	800fabc <UART_Start_Receive_DMA>
 8010256:	4603      	mov	r3, r0
 8010258:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 801025c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010260:	2b00      	cmp	r3, #0
 8010262:	d124      	bne.n	80102ae <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010268:	2b01      	cmp	r3, #1
 801026a:	d11d      	bne.n	80102a8 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	2210      	movs	r2, #16
 8010272:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801027a:	69bb      	ldr	r3, [r7, #24]
 801027c:	e853 3f00 	ldrex	r3, [r3]
 8010280:	617b      	str	r3, [r7, #20]
   return(result);
 8010282:	697b      	ldr	r3, [r7, #20]
 8010284:	f043 0310 	orr.w	r3, r3, #16
 8010288:	62bb      	str	r3, [r7, #40]	@ 0x28
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	461a      	mov	r2, r3
 8010290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010292:	627b      	str	r3, [r7, #36]	@ 0x24
 8010294:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010296:	6a39      	ldr	r1, [r7, #32]
 8010298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801029a:	e841 2300 	strex	r3, r2, [r1]
 801029e:	61fb      	str	r3, [r7, #28]
   return(result);
 80102a0:	69fb      	ldr	r3, [r7, #28]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d1e6      	bne.n	8010274 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80102a6:	e002      	b.n	80102ae <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80102a8:	2301      	movs	r3, #1
 80102aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80102ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80102b2:	e000      	b.n	80102b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80102b4:	2302      	movs	r3, #2
  }
}
 80102b6:	4618      	mov	r0, r3
 80102b8:	3730      	adds	r7, #48	@ 0x30
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}
	...

080102c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80102c0:	b480      	push	{r7}
 80102c2:	b085      	sub	sp, #20
 80102c4:	af00      	add	r7, sp, #0
 80102c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d108      	bne.n	80102e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	2201      	movs	r2, #1
 80102d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	2201      	movs	r2, #1
 80102dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80102e0:	e031      	b.n	8010346 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80102e2:	2308      	movs	r3, #8
 80102e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80102e6:	2308      	movs	r3, #8
 80102e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	689b      	ldr	r3, [r3, #8]
 80102f0:	0e5b      	lsrs	r3, r3, #25
 80102f2:	b2db      	uxtb	r3, r3
 80102f4:	f003 0307 	and.w	r3, r3, #7
 80102f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	689b      	ldr	r3, [r3, #8]
 8010300:	0f5b      	lsrs	r3, r3, #29
 8010302:	b2db      	uxtb	r3, r3
 8010304:	f003 0307 	and.w	r3, r3, #7
 8010308:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801030a:	7bbb      	ldrb	r3, [r7, #14]
 801030c:	7b3a      	ldrb	r2, [r7, #12]
 801030e:	4911      	ldr	r1, [pc, #68]	@ (8010354 <UARTEx_SetNbDataToProcess+0x94>)
 8010310:	5c8a      	ldrb	r2, [r1, r2]
 8010312:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010316:	7b3a      	ldrb	r2, [r7, #12]
 8010318:	490f      	ldr	r1, [pc, #60]	@ (8010358 <UARTEx_SetNbDataToProcess+0x98>)
 801031a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801031c:	fb93 f3f2 	sdiv	r3, r3, r2
 8010320:	b29a      	uxth	r2, r3
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010328:	7bfb      	ldrb	r3, [r7, #15]
 801032a:	7b7a      	ldrb	r2, [r7, #13]
 801032c:	4909      	ldr	r1, [pc, #36]	@ (8010354 <UARTEx_SetNbDataToProcess+0x94>)
 801032e:	5c8a      	ldrb	r2, [r1, r2]
 8010330:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010334:	7b7a      	ldrb	r2, [r7, #13]
 8010336:	4908      	ldr	r1, [pc, #32]	@ (8010358 <UARTEx_SetNbDataToProcess+0x98>)
 8010338:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801033a:	fb93 f3f2 	sdiv	r3, r3, r2
 801033e:	b29a      	uxth	r2, r3
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010346:	bf00      	nop
 8010348:	3714      	adds	r7, #20
 801034a:	46bd      	mov	sp, r7
 801034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010350:	4770      	bx	lr
 8010352:	bf00      	nop
 8010354:	0801c1b8 	.word	0x0801c1b8
 8010358:	0801c1c0 	.word	0x0801c1c0

0801035c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 801035c:	b480      	push	{r7}
 801035e:	b085      	sub	sp, #20
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	2200      	movs	r2, #0
 8010368:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801036c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010370:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	b29a      	uxth	r2, r3
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801037c:	2300      	movs	r3, #0
}
 801037e:	4618      	mov	r0, r3
 8010380:	3714      	adds	r7, #20
 8010382:	46bd      	mov	sp, r7
 8010384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010388:	4770      	bx	lr

0801038a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 801038a:	b480      	push	{r7}
 801038c:	b085      	sub	sp, #20
 801038e:	af00      	add	r7, sp, #0
 8010390:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010392:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010396:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 801039e:	b29a      	uxth	r2, r3
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	b29b      	uxth	r3, r3
 80103a4:	43db      	mvns	r3, r3
 80103a6:	b29b      	uxth	r3, r3
 80103a8:	4013      	ands	r3, r2
 80103aa:	b29a      	uxth	r2, r3
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80103b2:	2300      	movs	r3, #0
}
 80103b4:	4618      	mov	r0, r3
 80103b6:	3714      	adds	r7, #20
 80103b8:	46bd      	mov	sp, r7
 80103ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103be:	4770      	bx	lr

080103c0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80103c0:	b480      	push	{r7}
 80103c2:	b085      	sub	sp, #20
 80103c4:	af00      	add	r7, sp, #0
 80103c6:	60f8      	str	r0, [r7, #12]
 80103c8:	1d3b      	adds	r3, r7, #4
 80103ca:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	2201      	movs	r2, #1
 80103d2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	2200      	movs	r2, #0
 80103da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	2200      	movs	r2, #0
 80103e2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	2200      	movs	r2, #0
 80103ea:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80103ee:	2300      	movs	r3, #0
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	3714      	adds	r7, #20
 80103f4:	46bd      	mov	sp, r7
 80103f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103fa:	4770      	bx	lr

080103fc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80103fc:	b480      	push	{r7}
 80103fe:	b0a7      	sub	sp, #156	@ 0x9c
 8010400:	af00      	add	r7, sp, #0
 8010402:	6078      	str	r0, [r7, #4]
 8010404:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8010406:	2300      	movs	r3, #0
 8010408:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 801040c:	687a      	ldr	r2, [r7, #4]
 801040e:	683b      	ldr	r3, [r7, #0]
 8010410:	781b      	ldrb	r3, [r3, #0]
 8010412:	009b      	lsls	r3, r3, #2
 8010414:	4413      	add	r3, r2
 8010416:	881b      	ldrh	r3, [r3, #0]
 8010418:	b29b      	uxth	r3, r3
 801041a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 801041e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010422:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8010426:	683b      	ldr	r3, [r7, #0]
 8010428:	78db      	ldrb	r3, [r3, #3]
 801042a:	2b03      	cmp	r3, #3
 801042c:	d81f      	bhi.n	801046e <USB_ActivateEndpoint+0x72>
 801042e:	a201      	add	r2, pc, #4	@ (adr r2, 8010434 <USB_ActivateEndpoint+0x38>)
 8010430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010434:	08010445 	.word	0x08010445
 8010438:	08010461 	.word	0x08010461
 801043c:	08010477 	.word	0x08010477
 8010440:	08010453 	.word	0x08010453
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8010444:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010448:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801044c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010450:	e012      	b.n	8010478 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8010452:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010456:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 801045a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801045e:	e00b      	b.n	8010478 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8010460:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010464:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010468:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801046c:	e004      	b.n	8010478 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 801046e:	2301      	movs	r3, #1
 8010470:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8010474:	e000      	b.n	8010478 <USB_ActivateEndpoint+0x7c>
      break;
 8010476:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8010478:	687a      	ldr	r2, [r7, #4]
 801047a:	683b      	ldr	r3, [r7, #0]
 801047c:	781b      	ldrb	r3, [r3, #0]
 801047e:	009b      	lsls	r3, r3, #2
 8010480:	441a      	add	r2, r3
 8010482:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010486:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801048a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801048e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010496:	b29b      	uxth	r3, r3
 8010498:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 801049a:	687a      	ldr	r2, [r7, #4]
 801049c:	683b      	ldr	r3, [r7, #0]
 801049e:	781b      	ldrb	r3, [r3, #0]
 80104a0:	009b      	lsls	r3, r3, #2
 80104a2:	4413      	add	r3, r2
 80104a4:	881b      	ldrh	r3, [r3, #0]
 80104a6:	b29b      	uxth	r3, r3
 80104a8:	b21b      	sxth	r3, r3
 80104aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80104ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80104b2:	b21a      	sxth	r2, r3
 80104b4:	683b      	ldr	r3, [r7, #0]
 80104b6:	781b      	ldrb	r3, [r3, #0]
 80104b8:	b21b      	sxth	r3, r3
 80104ba:	4313      	orrs	r3, r2
 80104bc:	b21b      	sxth	r3, r3
 80104be:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80104c2:	687a      	ldr	r2, [r7, #4]
 80104c4:	683b      	ldr	r3, [r7, #0]
 80104c6:	781b      	ldrb	r3, [r3, #0]
 80104c8:	009b      	lsls	r3, r3, #2
 80104ca:	441a      	add	r2, r3
 80104cc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80104d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80104d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80104d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80104dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80104e0:	b29b      	uxth	r3, r3
 80104e2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80104e4:	683b      	ldr	r3, [r7, #0]
 80104e6:	7b1b      	ldrb	r3, [r3, #12]
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	f040 8180 	bne.w	80107ee <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 80104ee:	683b      	ldr	r3, [r7, #0]
 80104f0:	785b      	ldrb	r3, [r3, #1]
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	f000 8084 	beq.w	8010600 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	61bb      	str	r3, [r7, #24]
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010502:	b29b      	uxth	r3, r3
 8010504:	461a      	mov	r2, r3
 8010506:	69bb      	ldr	r3, [r7, #24]
 8010508:	4413      	add	r3, r2
 801050a:	61bb      	str	r3, [r7, #24]
 801050c:	683b      	ldr	r3, [r7, #0]
 801050e:	781b      	ldrb	r3, [r3, #0]
 8010510:	00da      	lsls	r2, r3, #3
 8010512:	69bb      	ldr	r3, [r7, #24]
 8010514:	4413      	add	r3, r2
 8010516:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801051a:	617b      	str	r3, [r7, #20]
 801051c:	683b      	ldr	r3, [r7, #0]
 801051e:	88db      	ldrh	r3, [r3, #6]
 8010520:	085b      	lsrs	r3, r3, #1
 8010522:	b29b      	uxth	r3, r3
 8010524:	005b      	lsls	r3, r3, #1
 8010526:	b29a      	uxth	r2, r3
 8010528:	697b      	ldr	r3, [r7, #20]
 801052a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801052c:	687a      	ldr	r2, [r7, #4]
 801052e:	683b      	ldr	r3, [r7, #0]
 8010530:	781b      	ldrb	r3, [r3, #0]
 8010532:	009b      	lsls	r3, r3, #2
 8010534:	4413      	add	r3, r2
 8010536:	881b      	ldrh	r3, [r3, #0]
 8010538:	827b      	strh	r3, [r7, #18]
 801053a:	8a7b      	ldrh	r3, [r7, #18]
 801053c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010540:	2b00      	cmp	r3, #0
 8010542:	d01b      	beq.n	801057c <USB_ActivateEndpoint+0x180>
 8010544:	687a      	ldr	r2, [r7, #4]
 8010546:	683b      	ldr	r3, [r7, #0]
 8010548:	781b      	ldrb	r3, [r3, #0]
 801054a:	009b      	lsls	r3, r3, #2
 801054c:	4413      	add	r3, r2
 801054e:	881b      	ldrh	r3, [r3, #0]
 8010550:	b29b      	uxth	r3, r3
 8010552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801055a:	823b      	strh	r3, [r7, #16]
 801055c:	687a      	ldr	r2, [r7, #4]
 801055e:	683b      	ldr	r3, [r7, #0]
 8010560:	781b      	ldrb	r3, [r3, #0]
 8010562:	009b      	lsls	r3, r3, #2
 8010564:	441a      	add	r2, r3
 8010566:	8a3b      	ldrh	r3, [r7, #16]
 8010568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801056c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010570:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010574:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010578:	b29b      	uxth	r3, r3
 801057a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801057c:	683b      	ldr	r3, [r7, #0]
 801057e:	78db      	ldrb	r3, [r3, #3]
 8010580:	2b01      	cmp	r3, #1
 8010582:	d020      	beq.n	80105c6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010584:	687a      	ldr	r2, [r7, #4]
 8010586:	683b      	ldr	r3, [r7, #0]
 8010588:	781b      	ldrb	r3, [r3, #0]
 801058a:	009b      	lsls	r3, r3, #2
 801058c:	4413      	add	r3, r2
 801058e:	881b      	ldrh	r3, [r3, #0]
 8010590:	b29b      	uxth	r3, r3
 8010592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010596:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801059a:	81bb      	strh	r3, [r7, #12]
 801059c:	89bb      	ldrh	r3, [r7, #12]
 801059e:	f083 0320 	eor.w	r3, r3, #32
 80105a2:	81bb      	strh	r3, [r7, #12]
 80105a4:	687a      	ldr	r2, [r7, #4]
 80105a6:	683b      	ldr	r3, [r7, #0]
 80105a8:	781b      	ldrb	r3, [r3, #0]
 80105aa:	009b      	lsls	r3, r3, #2
 80105ac:	441a      	add	r2, r3
 80105ae:	89bb      	ldrh	r3, [r7, #12]
 80105b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80105b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80105b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80105bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80105c0:	b29b      	uxth	r3, r3
 80105c2:	8013      	strh	r3, [r2, #0]
 80105c4:	e3f9      	b.n	8010dba <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80105c6:	687a      	ldr	r2, [r7, #4]
 80105c8:	683b      	ldr	r3, [r7, #0]
 80105ca:	781b      	ldrb	r3, [r3, #0]
 80105cc:	009b      	lsls	r3, r3, #2
 80105ce:	4413      	add	r3, r2
 80105d0:	881b      	ldrh	r3, [r3, #0]
 80105d2:	b29b      	uxth	r3, r3
 80105d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80105d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80105dc:	81fb      	strh	r3, [r7, #14]
 80105de:	687a      	ldr	r2, [r7, #4]
 80105e0:	683b      	ldr	r3, [r7, #0]
 80105e2:	781b      	ldrb	r3, [r3, #0]
 80105e4:	009b      	lsls	r3, r3, #2
 80105e6:	441a      	add	r2, r3
 80105e8:	89fb      	ldrh	r3, [r7, #14]
 80105ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80105ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80105f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80105f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80105fa:	b29b      	uxth	r3, r3
 80105fc:	8013      	strh	r3, [r2, #0]
 80105fe:	e3dc      	b.n	8010dba <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	633b      	str	r3, [r7, #48]	@ 0x30
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801060a:	b29b      	uxth	r3, r3
 801060c:	461a      	mov	r2, r3
 801060e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010610:	4413      	add	r3, r2
 8010612:	633b      	str	r3, [r7, #48]	@ 0x30
 8010614:	683b      	ldr	r3, [r7, #0]
 8010616:	781b      	ldrb	r3, [r3, #0]
 8010618:	00da      	lsls	r2, r3, #3
 801061a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801061c:	4413      	add	r3, r2
 801061e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010622:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010624:	683b      	ldr	r3, [r7, #0]
 8010626:	88db      	ldrh	r3, [r3, #6]
 8010628:	085b      	lsrs	r3, r3, #1
 801062a:	b29b      	uxth	r3, r3
 801062c:	005b      	lsls	r3, r3, #1
 801062e:	b29a      	uxth	r2, r3
 8010630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010632:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801063e:	b29b      	uxth	r3, r3
 8010640:	461a      	mov	r2, r3
 8010642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010644:	4413      	add	r3, r2
 8010646:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	781b      	ldrb	r3, [r3, #0]
 801064c:	00da      	lsls	r2, r3, #3
 801064e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010650:	4413      	add	r3, r2
 8010652:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010656:	627b      	str	r3, [r7, #36]	@ 0x24
 8010658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801065a:	881b      	ldrh	r3, [r3, #0]
 801065c:	b29b      	uxth	r3, r3
 801065e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010662:	b29a      	uxth	r2, r3
 8010664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010666:	801a      	strh	r2, [r3, #0]
 8010668:	683b      	ldr	r3, [r7, #0]
 801066a:	691b      	ldr	r3, [r3, #16]
 801066c:	2b00      	cmp	r3, #0
 801066e:	d10a      	bne.n	8010686 <USB_ActivateEndpoint+0x28a>
 8010670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010672:	881b      	ldrh	r3, [r3, #0]
 8010674:	b29b      	uxth	r3, r3
 8010676:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801067a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801067e:	b29a      	uxth	r2, r3
 8010680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010682:	801a      	strh	r2, [r3, #0]
 8010684:	e041      	b.n	801070a <USB_ActivateEndpoint+0x30e>
 8010686:	683b      	ldr	r3, [r7, #0]
 8010688:	691b      	ldr	r3, [r3, #16]
 801068a:	2b3e      	cmp	r3, #62	@ 0x3e
 801068c:	d81c      	bhi.n	80106c8 <USB_ActivateEndpoint+0x2cc>
 801068e:	683b      	ldr	r3, [r7, #0]
 8010690:	691b      	ldr	r3, [r3, #16]
 8010692:	085b      	lsrs	r3, r3, #1
 8010694:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010698:	683b      	ldr	r3, [r7, #0]
 801069a:	691b      	ldr	r3, [r3, #16]
 801069c:	f003 0301 	and.w	r3, r3, #1
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d004      	beq.n	80106ae <USB_ActivateEndpoint+0x2b2>
 80106a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80106a8:	3301      	adds	r3, #1
 80106aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80106ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106b0:	881b      	ldrh	r3, [r3, #0]
 80106b2:	b29a      	uxth	r2, r3
 80106b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80106b8:	b29b      	uxth	r3, r3
 80106ba:	029b      	lsls	r3, r3, #10
 80106bc:	b29b      	uxth	r3, r3
 80106be:	4313      	orrs	r3, r2
 80106c0:	b29a      	uxth	r2, r3
 80106c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106c4:	801a      	strh	r2, [r3, #0]
 80106c6:	e020      	b.n	801070a <USB_ActivateEndpoint+0x30e>
 80106c8:	683b      	ldr	r3, [r7, #0]
 80106ca:	691b      	ldr	r3, [r3, #16]
 80106cc:	095b      	lsrs	r3, r3, #5
 80106ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80106d2:	683b      	ldr	r3, [r7, #0]
 80106d4:	691b      	ldr	r3, [r3, #16]
 80106d6:	f003 031f 	and.w	r3, r3, #31
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d104      	bne.n	80106e8 <USB_ActivateEndpoint+0x2ec>
 80106de:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80106e2:	3b01      	subs	r3, #1
 80106e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80106e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106ea:	881b      	ldrh	r3, [r3, #0]
 80106ec:	b29a      	uxth	r2, r3
 80106ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80106f2:	b29b      	uxth	r3, r3
 80106f4:	029b      	lsls	r3, r3, #10
 80106f6:	b29b      	uxth	r3, r3
 80106f8:	4313      	orrs	r3, r2
 80106fa:	b29b      	uxth	r3, r3
 80106fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010700:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010704:	b29a      	uxth	r2, r3
 8010706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010708:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801070a:	687a      	ldr	r2, [r7, #4]
 801070c:	683b      	ldr	r3, [r7, #0]
 801070e:	781b      	ldrb	r3, [r3, #0]
 8010710:	009b      	lsls	r3, r3, #2
 8010712:	4413      	add	r3, r2
 8010714:	881b      	ldrh	r3, [r3, #0]
 8010716:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010718:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801071a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801071e:	2b00      	cmp	r3, #0
 8010720:	d01b      	beq.n	801075a <USB_ActivateEndpoint+0x35e>
 8010722:	687a      	ldr	r2, [r7, #4]
 8010724:	683b      	ldr	r3, [r7, #0]
 8010726:	781b      	ldrb	r3, [r3, #0]
 8010728:	009b      	lsls	r3, r3, #2
 801072a:	4413      	add	r3, r2
 801072c:	881b      	ldrh	r3, [r3, #0]
 801072e:	b29b      	uxth	r3, r3
 8010730:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010738:	843b      	strh	r3, [r7, #32]
 801073a:	687a      	ldr	r2, [r7, #4]
 801073c:	683b      	ldr	r3, [r7, #0]
 801073e:	781b      	ldrb	r3, [r3, #0]
 8010740:	009b      	lsls	r3, r3, #2
 8010742:	441a      	add	r2, r3
 8010744:	8c3b      	ldrh	r3, [r7, #32]
 8010746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801074a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801074e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010756:	b29b      	uxth	r3, r3
 8010758:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 801075a:	683b      	ldr	r3, [r7, #0]
 801075c:	781b      	ldrb	r3, [r3, #0]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d124      	bne.n	80107ac <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010762:	687a      	ldr	r2, [r7, #4]
 8010764:	683b      	ldr	r3, [r7, #0]
 8010766:	781b      	ldrb	r3, [r3, #0]
 8010768:	009b      	lsls	r3, r3, #2
 801076a:	4413      	add	r3, r2
 801076c:	881b      	ldrh	r3, [r3, #0]
 801076e:	b29b      	uxth	r3, r3
 8010770:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010778:	83bb      	strh	r3, [r7, #28]
 801077a:	8bbb      	ldrh	r3, [r7, #28]
 801077c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010780:	83bb      	strh	r3, [r7, #28]
 8010782:	8bbb      	ldrh	r3, [r7, #28]
 8010784:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010788:	83bb      	strh	r3, [r7, #28]
 801078a:	687a      	ldr	r2, [r7, #4]
 801078c:	683b      	ldr	r3, [r7, #0]
 801078e:	781b      	ldrb	r3, [r3, #0]
 8010790:	009b      	lsls	r3, r3, #2
 8010792:	441a      	add	r2, r3
 8010794:	8bbb      	ldrh	r3, [r7, #28]
 8010796:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801079a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801079e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80107a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80107a6:	b29b      	uxth	r3, r3
 80107a8:	8013      	strh	r3, [r2, #0]
 80107aa:	e306      	b.n	8010dba <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80107ac:	687a      	ldr	r2, [r7, #4]
 80107ae:	683b      	ldr	r3, [r7, #0]
 80107b0:	781b      	ldrb	r3, [r3, #0]
 80107b2:	009b      	lsls	r3, r3, #2
 80107b4:	4413      	add	r3, r2
 80107b6:	881b      	ldrh	r3, [r3, #0]
 80107b8:	b29b      	uxth	r3, r3
 80107ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80107be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80107c2:	83fb      	strh	r3, [r7, #30]
 80107c4:	8bfb      	ldrh	r3, [r7, #30]
 80107c6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80107ca:	83fb      	strh	r3, [r7, #30]
 80107cc:	687a      	ldr	r2, [r7, #4]
 80107ce:	683b      	ldr	r3, [r7, #0]
 80107d0:	781b      	ldrb	r3, [r3, #0]
 80107d2:	009b      	lsls	r3, r3, #2
 80107d4:	441a      	add	r2, r3
 80107d6:	8bfb      	ldrh	r3, [r7, #30]
 80107d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80107dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80107e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80107e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80107e8:	b29b      	uxth	r3, r3
 80107ea:	8013      	strh	r3, [r2, #0]
 80107ec:	e2e5      	b.n	8010dba <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80107ee:	683b      	ldr	r3, [r7, #0]
 80107f0:	78db      	ldrb	r3, [r3, #3]
 80107f2:	2b02      	cmp	r3, #2
 80107f4:	d11e      	bne.n	8010834 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80107f6:	687a      	ldr	r2, [r7, #4]
 80107f8:	683b      	ldr	r3, [r7, #0]
 80107fa:	781b      	ldrb	r3, [r3, #0]
 80107fc:	009b      	lsls	r3, r3, #2
 80107fe:	4413      	add	r3, r2
 8010800:	881b      	ldrh	r3, [r3, #0]
 8010802:	b29b      	uxth	r3, r3
 8010804:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010808:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801080c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8010810:	687a      	ldr	r2, [r7, #4]
 8010812:	683b      	ldr	r3, [r7, #0]
 8010814:	781b      	ldrb	r3, [r3, #0]
 8010816:	009b      	lsls	r3, r3, #2
 8010818:	441a      	add	r2, r3
 801081a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 801081e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010822:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010826:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801082a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801082e:	b29b      	uxth	r3, r3
 8010830:	8013      	strh	r3, [r2, #0]
 8010832:	e01d      	b.n	8010870 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8010834:	687a      	ldr	r2, [r7, #4]
 8010836:	683b      	ldr	r3, [r7, #0]
 8010838:	781b      	ldrb	r3, [r3, #0]
 801083a:	009b      	lsls	r3, r3, #2
 801083c:	4413      	add	r3, r2
 801083e:	881b      	ldrh	r3, [r3, #0]
 8010840:	b29b      	uxth	r3, r3
 8010842:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801084a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 801084e:	687a      	ldr	r2, [r7, #4]
 8010850:	683b      	ldr	r3, [r7, #0]
 8010852:	781b      	ldrb	r3, [r3, #0]
 8010854:	009b      	lsls	r3, r3, #2
 8010856:	441a      	add	r2, r3
 8010858:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 801085c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010860:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010864:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801086c:	b29b      	uxth	r3, r3
 801086e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801087a:	b29b      	uxth	r3, r3
 801087c:	461a      	mov	r2, r3
 801087e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010880:	4413      	add	r3, r2
 8010882:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010884:	683b      	ldr	r3, [r7, #0]
 8010886:	781b      	ldrb	r3, [r3, #0]
 8010888:	00da      	lsls	r2, r3, #3
 801088a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801088c:	4413      	add	r3, r2
 801088e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010892:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010894:	683b      	ldr	r3, [r7, #0]
 8010896:	891b      	ldrh	r3, [r3, #8]
 8010898:	085b      	lsrs	r3, r3, #1
 801089a:	b29b      	uxth	r3, r3
 801089c:	005b      	lsls	r3, r3, #1
 801089e:	b29a      	uxth	r2, r3
 80108a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80108a2:	801a      	strh	r2, [r3, #0]
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	677b      	str	r3, [r7, #116]	@ 0x74
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80108ae:	b29b      	uxth	r3, r3
 80108b0:	461a      	mov	r2, r3
 80108b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80108b4:	4413      	add	r3, r2
 80108b6:	677b      	str	r3, [r7, #116]	@ 0x74
 80108b8:	683b      	ldr	r3, [r7, #0]
 80108ba:	781b      	ldrb	r3, [r3, #0]
 80108bc:	00da      	lsls	r2, r3, #3
 80108be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80108c0:	4413      	add	r3, r2
 80108c2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80108c6:	673b      	str	r3, [r7, #112]	@ 0x70
 80108c8:	683b      	ldr	r3, [r7, #0]
 80108ca:	895b      	ldrh	r3, [r3, #10]
 80108cc:	085b      	lsrs	r3, r3, #1
 80108ce:	b29b      	uxth	r3, r3
 80108d0:	005b      	lsls	r3, r3, #1
 80108d2:	b29a      	uxth	r2, r3
 80108d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80108d6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	785b      	ldrb	r3, [r3, #1]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	f040 81af 	bne.w	8010c40 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80108e2:	687a      	ldr	r2, [r7, #4]
 80108e4:	683b      	ldr	r3, [r7, #0]
 80108e6:	781b      	ldrb	r3, [r3, #0]
 80108e8:	009b      	lsls	r3, r3, #2
 80108ea:	4413      	add	r3, r2
 80108ec:	881b      	ldrh	r3, [r3, #0]
 80108ee:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80108f2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80108f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d01d      	beq.n	801093a <USB_ActivateEndpoint+0x53e>
 80108fe:	687a      	ldr	r2, [r7, #4]
 8010900:	683b      	ldr	r3, [r7, #0]
 8010902:	781b      	ldrb	r3, [r3, #0]
 8010904:	009b      	lsls	r3, r3, #2
 8010906:	4413      	add	r3, r2
 8010908:	881b      	ldrh	r3, [r3, #0]
 801090a:	b29b      	uxth	r3, r3
 801090c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010910:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010914:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8010918:	687a      	ldr	r2, [r7, #4]
 801091a:	683b      	ldr	r3, [r7, #0]
 801091c:	781b      	ldrb	r3, [r3, #0]
 801091e:	009b      	lsls	r3, r3, #2
 8010920:	441a      	add	r2, r3
 8010922:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8010926:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801092a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801092e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010936:	b29b      	uxth	r3, r3
 8010938:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801093a:	687a      	ldr	r2, [r7, #4]
 801093c:	683b      	ldr	r3, [r7, #0]
 801093e:	781b      	ldrb	r3, [r3, #0]
 8010940:	009b      	lsls	r3, r3, #2
 8010942:	4413      	add	r3, r2
 8010944:	881b      	ldrh	r3, [r3, #0]
 8010946:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 801094a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 801094e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010952:	2b00      	cmp	r3, #0
 8010954:	d01d      	beq.n	8010992 <USB_ActivateEndpoint+0x596>
 8010956:	687a      	ldr	r2, [r7, #4]
 8010958:	683b      	ldr	r3, [r7, #0]
 801095a:	781b      	ldrb	r3, [r3, #0]
 801095c:	009b      	lsls	r3, r3, #2
 801095e:	4413      	add	r3, r2
 8010960:	881b      	ldrh	r3, [r3, #0]
 8010962:	b29b      	uxth	r3, r3
 8010964:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010968:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801096c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8010970:	687a      	ldr	r2, [r7, #4]
 8010972:	683b      	ldr	r3, [r7, #0]
 8010974:	781b      	ldrb	r3, [r3, #0]
 8010976:	009b      	lsls	r3, r3, #2
 8010978:	441a      	add	r2, r3
 801097a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 801097e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010982:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010986:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801098a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801098e:	b29b      	uxth	r3, r3
 8010990:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8010992:	683b      	ldr	r3, [r7, #0]
 8010994:	785b      	ldrb	r3, [r3, #1]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d16b      	bne.n	8010a72 <USB_ActivateEndpoint+0x676>
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80109a4:	b29b      	uxth	r3, r3
 80109a6:	461a      	mov	r2, r3
 80109a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80109aa:	4413      	add	r3, r2
 80109ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80109ae:	683b      	ldr	r3, [r7, #0]
 80109b0:	781b      	ldrb	r3, [r3, #0]
 80109b2:	00da      	lsls	r2, r3, #3
 80109b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80109b6:	4413      	add	r3, r2
 80109b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80109bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80109be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80109c0:	881b      	ldrh	r3, [r3, #0]
 80109c2:	b29b      	uxth	r3, r3
 80109c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80109c8:	b29a      	uxth	r2, r3
 80109ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80109cc:	801a      	strh	r2, [r3, #0]
 80109ce:	683b      	ldr	r3, [r7, #0]
 80109d0:	691b      	ldr	r3, [r3, #16]
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d10a      	bne.n	80109ec <USB_ActivateEndpoint+0x5f0>
 80109d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80109d8:	881b      	ldrh	r3, [r3, #0]
 80109da:	b29b      	uxth	r3, r3
 80109dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80109e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80109e4:	b29a      	uxth	r2, r3
 80109e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80109e8:	801a      	strh	r2, [r3, #0]
 80109ea:	e05d      	b.n	8010aa8 <USB_ActivateEndpoint+0x6ac>
 80109ec:	683b      	ldr	r3, [r7, #0]
 80109ee:	691b      	ldr	r3, [r3, #16]
 80109f0:	2b3e      	cmp	r3, #62	@ 0x3e
 80109f2:	d81c      	bhi.n	8010a2e <USB_ActivateEndpoint+0x632>
 80109f4:	683b      	ldr	r3, [r7, #0]
 80109f6:	691b      	ldr	r3, [r3, #16]
 80109f8:	085b      	lsrs	r3, r3, #1
 80109fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	691b      	ldr	r3, [r3, #16]
 8010a02:	f003 0301 	and.w	r3, r3, #1
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d004      	beq.n	8010a14 <USB_ActivateEndpoint+0x618>
 8010a0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010a0e:	3301      	adds	r3, #1
 8010a10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010a14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a16:	881b      	ldrh	r3, [r3, #0]
 8010a18:	b29a      	uxth	r2, r3
 8010a1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010a1e:	b29b      	uxth	r3, r3
 8010a20:	029b      	lsls	r3, r3, #10
 8010a22:	b29b      	uxth	r3, r3
 8010a24:	4313      	orrs	r3, r2
 8010a26:	b29a      	uxth	r2, r3
 8010a28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a2a:	801a      	strh	r2, [r3, #0]
 8010a2c:	e03c      	b.n	8010aa8 <USB_ActivateEndpoint+0x6ac>
 8010a2e:	683b      	ldr	r3, [r7, #0]
 8010a30:	691b      	ldr	r3, [r3, #16]
 8010a32:	095b      	lsrs	r3, r3, #5
 8010a34:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010a38:	683b      	ldr	r3, [r7, #0]
 8010a3a:	691b      	ldr	r3, [r3, #16]
 8010a3c:	f003 031f 	and.w	r3, r3, #31
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d104      	bne.n	8010a4e <USB_ActivateEndpoint+0x652>
 8010a44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010a48:	3b01      	subs	r3, #1
 8010a4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010a4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a50:	881b      	ldrh	r3, [r3, #0]
 8010a52:	b29a      	uxth	r2, r3
 8010a54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010a58:	b29b      	uxth	r3, r3
 8010a5a:	029b      	lsls	r3, r3, #10
 8010a5c:	b29b      	uxth	r3, r3
 8010a5e:	4313      	orrs	r3, r2
 8010a60:	b29b      	uxth	r3, r3
 8010a62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010a66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010a6a:	b29a      	uxth	r2, r3
 8010a6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a6e:	801a      	strh	r2, [r3, #0]
 8010a70:	e01a      	b.n	8010aa8 <USB_ActivateEndpoint+0x6ac>
 8010a72:	683b      	ldr	r3, [r7, #0]
 8010a74:	785b      	ldrb	r3, [r3, #1]
 8010a76:	2b01      	cmp	r3, #1
 8010a78:	d116      	bne.n	8010aa8 <USB_ActivateEndpoint+0x6ac>
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010a84:	b29b      	uxth	r3, r3
 8010a86:	461a      	mov	r2, r3
 8010a88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010a8a:	4413      	add	r3, r2
 8010a8c:	657b      	str	r3, [r7, #84]	@ 0x54
 8010a8e:	683b      	ldr	r3, [r7, #0]
 8010a90:	781b      	ldrb	r3, [r3, #0]
 8010a92:	00da      	lsls	r2, r3, #3
 8010a94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010a96:	4413      	add	r3, r2
 8010a98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010a9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	691b      	ldr	r3, [r3, #16]
 8010aa2:	b29a      	uxth	r2, r3
 8010aa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010aa6:	801a      	strh	r2, [r3, #0]
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8010aac:	683b      	ldr	r3, [r7, #0]
 8010aae:	785b      	ldrb	r3, [r3, #1]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d16b      	bne.n	8010b8c <USB_ActivateEndpoint+0x790>
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010abe:	b29b      	uxth	r3, r3
 8010ac0:	461a      	mov	r2, r3
 8010ac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ac4:	4413      	add	r3, r2
 8010ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010ac8:	683b      	ldr	r3, [r7, #0]
 8010aca:	781b      	ldrb	r3, [r3, #0]
 8010acc:	00da      	lsls	r2, r3, #3
 8010ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ad0:	4413      	add	r3, r2
 8010ad2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010ad6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ada:	881b      	ldrh	r3, [r3, #0]
 8010adc:	b29b      	uxth	r3, r3
 8010ade:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010ae2:	b29a      	uxth	r2, r3
 8010ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ae6:	801a      	strh	r2, [r3, #0]
 8010ae8:	683b      	ldr	r3, [r7, #0]
 8010aea:	691b      	ldr	r3, [r3, #16]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d10a      	bne.n	8010b06 <USB_ActivateEndpoint+0x70a>
 8010af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010af2:	881b      	ldrh	r3, [r3, #0]
 8010af4:	b29b      	uxth	r3, r3
 8010af6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010afa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010afe:	b29a      	uxth	r2, r3
 8010b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b02:	801a      	strh	r2, [r3, #0]
 8010b04:	e05b      	b.n	8010bbe <USB_ActivateEndpoint+0x7c2>
 8010b06:	683b      	ldr	r3, [r7, #0]
 8010b08:	691b      	ldr	r3, [r3, #16]
 8010b0a:	2b3e      	cmp	r3, #62	@ 0x3e
 8010b0c:	d81c      	bhi.n	8010b48 <USB_ActivateEndpoint+0x74c>
 8010b0e:	683b      	ldr	r3, [r7, #0]
 8010b10:	691b      	ldr	r3, [r3, #16]
 8010b12:	085b      	lsrs	r3, r3, #1
 8010b14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010b18:	683b      	ldr	r3, [r7, #0]
 8010b1a:	691b      	ldr	r3, [r3, #16]
 8010b1c:	f003 0301 	and.w	r3, r3, #1
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d004      	beq.n	8010b2e <USB_ActivateEndpoint+0x732>
 8010b24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010b28:	3301      	adds	r3, #1
 8010b2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b30:	881b      	ldrh	r3, [r3, #0]
 8010b32:	b29a      	uxth	r2, r3
 8010b34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010b38:	b29b      	uxth	r3, r3
 8010b3a:	029b      	lsls	r3, r3, #10
 8010b3c:	b29b      	uxth	r3, r3
 8010b3e:	4313      	orrs	r3, r2
 8010b40:	b29a      	uxth	r2, r3
 8010b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b44:	801a      	strh	r2, [r3, #0]
 8010b46:	e03a      	b.n	8010bbe <USB_ActivateEndpoint+0x7c2>
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	691b      	ldr	r3, [r3, #16]
 8010b4c:	095b      	lsrs	r3, r3, #5
 8010b4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010b52:	683b      	ldr	r3, [r7, #0]
 8010b54:	691b      	ldr	r3, [r3, #16]
 8010b56:	f003 031f 	and.w	r3, r3, #31
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d104      	bne.n	8010b68 <USB_ActivateEndpoint+0x76c>
 8010b5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010b62:	3b01      	subs	r3, #1
 8010b64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b6a:	881b      	ldrh	r3, [r3, #0]
 8010b6c:	b29a      	uxth	r2, r3
 8010b6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010b72:	b29b      	uxth	r3, r3
 8010b74:	029b      	lsls	r3, r3, #10
 8010b76:	b29b      	uxth	r3, r3
 8010b78:	4313      	orrs	r3, r2
 8010b7a:	b29b      	uxth	r3, r3
 8010b7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010b80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010b84:	b29a      	uxth	r2, r3
 8010b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b88:	801a      	strh	r2, [r3, #0]
 8010b8a:	e018      	b.n	8010bbe <USB_ActivateEndpoint+0x7c2>
 8010b8c:	683b      	ldr	r3, [r7, #0]
 8010b8e:	785b      	ldrb	r3, [r3, #1]
 8010b90:	2b01      	cmp	r3, #1
 8010b92:	d114      	bne.n	8010bbe <USB_ActivateEndpoint+0x7c2>
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010b9a:	b29b      	uxth	r3, r3
 8010b9c:	461a      	mov	r2, r3
 8010b9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010ba0:	4413      	add	r3, r2
 8010ba2:	647b      	str	r3, [r7, #68]	@ 0x44
 8010ba4:	683b      	ldr	r3, [r7, #0]
 8010ba6:	781b      	ldrb	r3, [r3, #0]
 8010ba8:	00da      	lsls	r2, r3, #3
 8010baa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010bac:	4413      	add	r3, r2
 8010bae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010bb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8010bb4:	683b      	ldr	r3, [r7, #0]
 8010bb6:	691b      	ldr	r3, [r3, #16]
 8010bb8:	b29a      	uxth	r2, r3
 8010bba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010bbc:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010bbe:	687a      	ldr	r2, [r7, #4]
 8010bc0:	683b      	ldr	r3, [r7, #0]
 8010bc2:	781b      	ldrb	r3, [r3, #0]
 8010bc4:	009b      	lsls	r3, r3, #2
 8010bc6:	4413      	add	r3, r2
 8010bc8:	881b      	ldrh	r3, [r3, #0]
 8010bca:	b29b      	uxth	r3, r3
 8010bcc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010bd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010bd4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010bd6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010bd8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010bdc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010bde:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010be0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010be4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010be6:	687a      	ldr	r2, [r7, #4]
 8010be8:	683b      	ldr	r3, [r7, #0]
 8010bea:	781b      	ldrb	r3, [r3, #0]
 8010bec:	009b      	lsls	r3, r3, #2
 8010bee:	441a      	add	r2, r3
 8010bf0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010bf2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010bf6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010bfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010bfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c02:	b29b      	uxth	r3, r3
 8010c04:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010c06:	687a      	ldr	r2, [r7, #4]
 8010c08:	683b      	ldr	r3, [r7, #0]
 8010c0a:	781b      	ldrb	r3, [r3, #0]
 8010c0c:	009b      	lsls	r3, r3, #2
 8010c0e:	4413      	add	r3, r2
 8010c10:	881b      	ldrh	r3, [r3, #0]
 8010c12:	b29b      	uxth	r3, r3
 8010c14:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010c18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c1c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8010c1e:	687a      	ldr	r2, [r7, #4]
 8010c20:	683b      	ldr	r3, [r7, #0]
 8010c22:	781b      	ldrb	r3, [r3, #0]
 8010c24:	009b      	lsls	r3, r3, #2
 8010c26:	441a      	add	r2, r3
 8010c28:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8010c2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c3a:	b29b      	uxth	r3, r3
 8010c3c:	8013      	strh	r3, [r2, #0]
 8010c3e:	e0bc      	b.n	8010dba <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010c40:	687a      	ldr	r2, [r7, #4]
 8010c42:	683b      	ldr	r3, [r7, #0]
 8010c44:	781b      	ldrb	r3, [r3, #0]
 8010c46:	009b      	lsls	r3, r3, #2
 8010c48:	4413      	add	r3, r2
 8010c4a:	881b      	ldrh	r3, [r3, #0]
 8010c4c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8010c50:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8010c54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d01d      	beq.n	8010c98 <USB_ActivateEndpoint+0x89c>
 8010c5c:	687a      	ldr	r2, [r7, #4]
 8010c5e:	683b      	ldr	r3, [r7, #0]
 8010c60:	781b      	ldrb	r3, [r3, #0]
 8010c62:	009b      	lsls	r3, r3, #2
 8010c64:	4413      	add	r3, r2
 8010c66:	881b      	ldrh	r3, [r3, #0]
 8010c68:	b29b      	uxth	r3, r3
 8010c6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010c6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c72:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8010c76:	687a      	ldr	r2, [r7, #4]
 8010c78:	683b      	ldr	r3, [r7, #0]
 8010c7a:	781b      	ldrb	r3, [r3, #0]
 8010c7c:	009b      	lsls	r3, r3, #2
 8010c7e:	441a      	add	r2, r3
 8010c80:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010c84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010c90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c94:	b29b      	uxth	r3, r3
 8010c96:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010c98:	687a      	ldr	r2, [r7, #4]
 8010c9a:	683b      	ldr	r3, [r7, #0]
 8010c9c:	781b      	ldrb	r3, [r3, #0]
 8010c9e:	009b      	lsls	r3, r3, #2
 8010ca0:	4413      	add	r3, r2
 8010ca2:	881b      	ldrh	r3, [r3, #0]
 8010ca4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8010ca8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8010cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d01d      	beq.n	8010cf0 <USB_ActivateEndpoint+0x8f4>
 8010cb4:	687a      	ldr	r2, [r7, #4]
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	781b      	ldrb	r3, [r3, #0]
 8010cba:	009b      	lsls	r3, r3, #2
 8010cbc:	4413      	add	r3, r2
 8010cbe:	881b      	ldrh	r3, [r3, #0]
 8010cc0:	b29b      	uxth	r3, r3
 8010cc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010cc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010cca:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8010cce:	687a      	ldr	r2, [r7, #4]
 8010cd0:	683b      	ldr	r3, [r7, #0]
 8010cd2:	781b      	ldrb	r3, [r3, #0]
 8010cd4:	009b      	lsls	r3, r3, #2
 8010cd6:	441a      	add	r2, r3
 8010cd8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8010cdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010ce0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ce4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010ce8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010cec:	b29b      	uxth	r3, r3
 8010cee:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010cf0:	683b      	ldr	r3, [r7, #0]
 8010cf2:	78db      	ldrb	r3, [r3, #3]
 8010cf4:	2b01      	cmp	r3, #1
 8010cf6:	d024      	beq.n	8010d42 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010cf8:	687a      	ldr	r2, [r7, #4]
 8010cfa:	683b      	ldr	r3, [r7, #0]
 8010cfc:	781b      	ldrb	r3, [r3, #0]
 8010cfe:	009b      	lsls	r3, r3, #2
 8010d00:	4413      	add	r3, r2
 8010d02:	881b      	ldrh	r3, [r3, #0]
 8010d04:	b29b      	uxth	r3, r3
 8010d06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010d0e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8010d12:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8010d16:	f083 0320 	eor.w	r3, r3, #32
 8010d1a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8010d1e:	687a      	ldr	r2, [r7, #4]
 8010d20:	683b      	ldr	r3, [r7, #0]
 8010d22:	781b      	ldrb	r3, [r3, #0]
 8010d24:	009b      	lsls	r3, r3, #2
 8010d26:	441a      	add	r2, r3
 8010d28:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8010d2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d3c:	b29b      	uxth	r3, r3
 8010d3e:	8013      	strh	r3, [r2, #0]
 8010d40:	e01d      	b.n	8010d7e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010d42:	687a      	ldr	r2, [r7, #4]
 8010d44:	683b      	ldr	r3, [r7, #0]
 8010d46:	781b      	ldrb	r3, [r3, #0]
 8010d48:	009b      	lsls	r3, r3, #2
 8010d4a:	4413      	add	r3, r2
 8010d4c:	881b      	ldrh	r3, [r3, #0]
 8010d4e:	b29b      	uxth	r3, r3
 8010d50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010d58:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8010d5c:	687a      	ldr	r2, [r7, #4]
 8010d5e:	683b      	ldr	r3, [r7, #0]
 8010d60:	781b      	ldrb	r3, [r3, #0]
 8010d62:	009b      	lsls	r3, r3, #2
 8010d64:	441a      	add	r2, r3
 8010d66:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8010d6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d7a:	b29b      	uxth	r3, r3
 8010d7c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010d7e:	687a      	ldr	r2, [r7, #4]
 8010d80:	683b      	ldr	r3, [r7, #0]
 8010d82:	781b      	ldrb	r3, [r3, #0]
 8010d84:	009b      	lsls	r3, r3, #2
 8010d86:	4413      	add	r3, r2
 8010d88:	881b      	ldrh	r3, [r3, #0]
 8010d8a:	b29b      	uxth	r3, r3
 8010d8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010d90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d94:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8010d98:	687a      	ldr	r2, [r7, #4]
 8010d9a:	683b      	ldr	r3, [r7, #0]
 8010d9c:	781b      	ldrb	r3, [r3, #0]
 8010d9e:	009b      	lsls	r3, r3, #2
 8010da0:	441a      	add	r2, r3
 8010da2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8010da6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010daa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010dae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010db6:	b29b      	uxth	r3, r3
 8010db8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8010dba:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8010dbe:	4618      	mov	r0, r3
 8010dc0:	379c      	adds	r7, #156	@ 0x9c
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc8:	4770      	bx	lr
 8010dca:	bf00      	nop

08010dcc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010dcc:	b480      	push	{r7}
 8010dce:	b08d      	sub	sp, #52	@ 0x34
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	6078      	str	r0, [r7, #4]
 8010dd4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8010dd6:	683b      	ldr	r3, [r7, #0]
 8010dd8:	7b1b      	ldrb	r3, [r3, #12]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	f040 808e 	bne.w	8010efc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8010de0:	683b      	ldr	r3, [r7, #0]
 8010de2:	785b      	ldrb	r3, [r3, #1]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d044      	beq.n	8010e72 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010de8:	687a      	ldr	r2, [r7, #4]
 8010dea:	683b      	ldr	r3, [r7, #0]
 8010dec:	781b      	ldrb	r3, [r3, #0]
 8010dee:	009b      	lsls	r3, r3, #2
 8010df0:	4413      	add	r3, r2
 8010df2:	881b      	ldrh	r3, [r3, #0]
 8010df4:	81bb      	strh	r3, [r7, #12]
 8010df6:	89bb      	ldrh	r3, [r7, #12]
 8010df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d01b      	beq.n	8010e38 <USB_DeactivateEndpoint+0x6c>
 8010e00:	687a      	ldr	r2, [r7, #4]
 8010e02:	683b      	ldr	r3, [r7, #0]
 8010e04:	781b      	ldrb	r3, [r3, #0]
 8010e06:	009b      	lsls	r3, r3, #2
 8010e08:	4413      	add	r3, r2
 8010e0a:	881b      	ldrh	r3, [r3, #0]
 8010e0c:	b29b      	uxth	r3, r3
 8010e0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010e16:	817b      	strh	r3, [r7, #10]
 8010e18:	687a      	ldr	r2, [r7, #4]
 8010e1a:	683b      	ldr	r3, [r7, #0]
 8010e1c:	781b      	ldrb	r3, [r3, #0]
 8010e1e:	009b      	lsls	r3, r3, #2
 8010e20:	441a      	add	r2, r3
 8010e22:	897b      	ldrh	r3, [r7, #10]
 8010e24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010e28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010e30:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010e34:	b29b      	uxth	r3, r3
 8010e36:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010e38:	687a      	ldr	r2, [r7, #4]
 8010e3a:	683b      	ldr	r3, [r7, #0]
 8010e3c:	781b      	ldrb	r3, [r3, #0]
 8010e3e:	009b      	lsls	r3, r3, #2
 8010e40:	4413      	add	r3, r2
 8010e42:	881b      	ldrh	r3, [r3, #0]
 8010e44:	b29b      	uxth	r3, r3
 8010e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010e4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010e4e:	813b      	strh	r3, [r7, #8]
 8010e50:	687a      	ldr	r2, [r7, #4]
 8010e52:	683b      	ldr	r3, [r7, #0]
 8010e54:	781b      	ldrb	r3, [r3, #0]
 8010e56:	009b      	lsls	r3, r3, #2
 8010e58:	441a      	add	r2, r3
 8010e5a:	893b      	ldrh	r3, [r7, #8]
 8010e5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010e60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e6c:	b29b      	uxth	r3, r3
 8010e6e:	8013      	strh	r3, [r2, #0]
 8010e70:	e192      	b.n	8011198 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010e72:	687a      	ldr	r2, [r7, #4]
 8010e74:	683b      	ldr	r3, [r7, #0]
 8010e76:	781b      	ldrb	r3, [r3, #0]
 8010e78:	009b      	lsls	r3, r3, #2
 8010e7a:	4413      	add	r3, r2
 8010e7c:	881b      	ldrh	r3, [r3, #0]
 8010e7e:	827b      	strh	r3, [r7, #18]
 8010e80:	8a7b      	ldrh	r3, [r7, #18]
 8010e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d01b      	beq.n	8010ec2 <USB_DeactivateEndpoint+0xf6>
 8010e8a:	687a      	ldr	r2, [r7, #4]
 8010e8c:	683b      	ldr	r3, [r7, #0]
 8010e8e:	781b      	ldrb	r3, [r3, #0]
 8010e90:	009b      	lsls	r3, r3, #2
 8010e92:	4413      	add	r3, r2
 8010e94:	881b      	ldrh	r3, [r3, #0]
 8010e96:	b29b      	uxth	r3, r3
 8010e98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010e9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ea0:	823b      	strh	r3, [r7, #16]
 8010ea2:	687a      	ldr	r2, [r7, #4]
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	781b      	ldrb	r3, [r3, #0]
 8010ea8:	009b      	lsls	r3, r3, #2
 8010eaa:	441a      	add	r2, r3
 8010eac:	8a3b      	ldrh	r3, [r7, #16]
 8010eae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010eb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010eb6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010eba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ebe:	b29b      	uxth	r3, r3
 8010ec0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010ec2:	687a      	ldr	r2, [r7, #4]
 8010ec4:	683b      	ldr	r3, [r7, #0]
 8010ec6:	781b      	ldrb	r3, [r3, #0]
 8010ec8:	009b      	lsls	r3, r3, #2
 8010eca:	4413      	add	r3, r2
 8010ecc:	881b      	ldrh	r3, [r3, #0]
 8010ece:	b29b      	uxth	r3, r3
 8010ed0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010ed4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ed8:	81fb      	strh	r3, [r7, #14]
 8010eda:	687a      	ldr	r2, [r7, #4]
 8010edc:	683b      	ldr	r3, [r7, #0]
 8010ede:	781b      	ldrb	r3, [r3, #0]
 8010ee0:	009b      	lsls	r3, r3, #2
 8010ee2:	441a      	add	r2, r3
 8010ee4:	89fb      	ldrh	r3, [r7, #14]
 8010ee6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010eea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010eee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ef6:	b29b      	uxth	r3, r3
 8010ef8:	8013      	strh	r3, [r2, #0]
 8010efa:	e14d      	b.n	8011198 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8010efc:	683b      	ldr	r3, [r7, #0]
 8010efe:	785b      	ldrb	r3, [r3, #1]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	f040 80a5 	bne.w	8011050 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010f06:	687a      	ldr	r2, [r7, #4]
 8010f08:	683b      	ldr	r3, [r7, #0]
 8010f0a:	781b      	ldrb	r3, [r3, #0]
 8010f0c:	009b      	lsls	r3, r3, #2
 8010f0e:	4413      	add	r3, r2
 8010f10:	881b      	ldrh	r3, [r3, #0]
 8010f12:	843b      	strh	r3, [r7, #32]
 8010f14:	8c3b      	ldrh	r3, [r7, #32]
 8010f16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d01b      	beq.n	8010f56 <USB_DeactivateEndpoint+0x18a>
 8010f1e:	687a      	ldr	r2, [r7, #4]
 8010f20:	683b      	ldr	r3, [r7, #0]
 8010f22:	781b      	ldrb	r3, [r3, #0]
 8010f24:	009b      	lsls	r3, r3, #2
 8010f26:	4413      	add	r3, r2
 8010f28:	881b      	ldrh	r3, [r3, #0]
 8010f2a:	b29b      	uxth	r3, r3
 8010f2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010f30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f34:	83fb      	strh	r3, [r7, #30]
 8010f36:	687a      	ldr	r2, [r7, #4]
 8010f38:	683b      	ldr	r3, [r7, #0]
 8010f3a:	781b      	ldrb	r3, [r3, #0]
 8010f3c:	009b      	lsls	r3, r3, #2
 8010f3e:	441a      	add	r2, r3
 8010f40:	8bfb      	ldrh	r3, [r7, #30]
 8010f42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010f4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f52:	b29b      	uxth	r3, r3
 8010f54:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010f56:	687a      	ldr	r2, [r7, #4]
 8010f58:	683b      	ldr	r3, [r7, #0]
 8010f5a:	781b      	ldrb	r3, [r3, #0]
 8010f5c:	009b      	lsls	r3, r3, #2
 8010f5e:	4413      	add	r3, r2
 8010f60:	881b      	ldrh	r3, [r3, #0]
 8010f62:	83bb      	strh	r3, [r7, #28]
 8010f64:	8bbb      	ldrh	r3, [r7, #28]
 8010f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d01b      	beq.n	8010fa6 <USB_DeactivateEndpoint+0x1da>
 8010f6e:	687a      	ldr	r2, [r7, #4]
 8010f70:	683b      	ldr	r3, [r7, #0]
 8010f72:	781b      	ldrb	r3, [r3, #0]
 8010f74:	009b      	lsls	r3, r3, #2
 8010f76:	4413      	add	r3, r2
 8010f78:	881b      	ldrh	r3, [r3, #0]
 8010f7a:	b29b      	uxth	r3, r3
 8010f7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010f80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f84:	837b      	strh	r3, [r7, #26]
 8010f86:	687a      	ldr	r2, [r7, #4]
 8010f88:	683b      	ldr	r3, [r7, #0]
 8010f8a:	781b      	ldrb	r3, [r3, #0]
 8010f8c:	009b      	lsls	r3, r3, #2
 8010f8e:	441a      	add	r2, r3
 8010f90:	8b7b      	ldrh	r3, [r7, #26]
 8010f92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f9e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010fa2:	b29b      	uxth	r3, r3
 8010fa4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8010fa6:	687a      	ldr	r2, [r7, #4]
 8010fa8:	683b      	ldr	r3, [r7, #0]
 8010faa:	781b      	ldrb	r3, [r3, #0]
 8010fac:	009b      	lsls	r3, r3, #2
 8010fae:	4413      	add	r3, r2
 8010fb0:	881b      	ldrh	r3, [r3, #0]
 8010fb2:	b29b      	uxth	r3, r3
 8010fb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010fb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010fbc:	833b      	strh	r3, [r7, #24]
 8010fbe:	687a      	ldr	r2, [r7, #4]
 8010fc0:	683b      	ldr	r3, [r7, #0]
 8010fc2:	781b      	ldrb	r3, [r3, #0]
 8010fc4:	009b      	lsls	r3, r3, #2
 8010fc6:	441a      	add	r2, r3
 8010fc8:	8b3b      	ldrh	r3, [r7, #24]
 8010fca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010fce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010fd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010fd6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010fda:	b29b      	uxth	r3, r3
 8010fdc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010fde:	687a      	ldr	r2, [r7, #4]
 8010fe0:	683b      	ldr	r3, [r7, #0]
 8010fe2:	781b      	ldrb	r3, [r3, #0]
 8010fe4:	009b      	lsls	r3, r3, #2
 8010fe6:	4413      	add	r3, r2
 8010fe8:	881b      	ldrh	r3, [r3, #0]
 8010fea:	b29b      	uxth	r3, r3
 8010fec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010ff0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ff4:	82fb      	strh	r3, [r7, #22]
 8010ff6:	687a      	ldr	r2, [r7, #4]
 8010ff8:	683b      	ldr	r3, [r7, #0]
 8010ffa:	781b      	ldrb	r3, [r3, #0]
 8010ffc:	009b      	lsls	r3, r3, #2
 8010ffe:	441a      	add	r2, r3
 8011000:	8afb      	ldrh	r3, [r7, #22]
 8011002:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011006:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801100a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801100e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011012:	b29b      	uxth	r3, r3
 8011014:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011016:	687a      	ldr	r2, [r7, #4]
 8011018:	683b      	ldr	r3, [r7, #0]
 801101a:	781b      	ldrb	r3, [r3, #0]
 801101c:	009b      	lsls	r3, r3, #2
 801101e:	4413      	add	r3, r2
 8011020:	881b      	ldrh	r3, [r3, #0]
 8011022:	b29b      	uxth	r3, r3
 8011024:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011028:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801102c:	82bb      	strh	r3, [r7, #20]
 801102e:	687a      	ldr	r2, [r7, #4]
 8011030:	683b      	ldr	r3, [r7, #0]
 8011032:	781b      	ldrb	r3, [r3, #0]
 8011034:	009b      	lsls	r3, r3, #2
 8011036:	441a      	add	r2, r3
 8011038:	8abb      	ldrh	r3, [r7, #20]
 801103a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801103e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011042:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801104a:	b29b      	uxth	r3, r3
 801104c:	8013      	strh	r3, [r2, #0]
 801104e:	e0a3      	b.n	8011198 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011050:	687a      	ldr	r2, [r7, #4]
 8011052:	683b      	ldr	r3, [r7, #0]
 8011054:	781b      	ldrb	r3, [r3, #0]
 8011056:	009b      	lsls	r3, r3, #2
 8011058:	4413      	add	r3, r2
 801105a:	881b      	ldrh	r3, [r3, #0]
 801105c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801105e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011060:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011064:	2b00      	cmp	r3, #0
 8011066:	d01b      	beq.n	80110a0 <USB_DeactivateEndpoint+0x2d4>
 8011068:	687a      	ldr	r2, [r7, #4]
 801106a:	683b      	ldr	r3, [r7, #0]
 801106c:	781b      	ldrb	r3, [r3, #0]
 801106e:	009b      	lsls	r3, r3, #2
 8011070:	4413      	add	r3, r2
 8011072:	881b      	ldrh	r3, [r3, #0]
 8011074:	b29b      	uxth	r3, r3
 8011076:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801107a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801107e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011080:	687a      	ldr	r2, [r7, #4]
 8011082:	683b      	ldr	r3, [r7, #0]
 8011084:	781b      	ldrb	r3, [r3, #0]
 8011086:	009b      	lsls	r3, r3, #2
 8011088:	441a      	add	r2, r3
 801108a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801108c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011090:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011094:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801109c:	b29b      	uxth	r3, r3
 801109e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80110a0:	687a      	ldr	r2, [r7, #4]
 80110a2:	683b      	ldr	r3, [r7, #0]
 80110a4:	781b      	ldrb	r3, [r3, #0]
 80110a6:	009b      	lsls	r3, r3, #2
 80110a8:	4413      	add	r3, r2
 80110aa:	881b      	ldrh	r3, [r3, #0]
 80110ac:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80110ae:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80110b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d01b      	beq.n	80110f0 <USB_DeactivateEndpoint+0x324>
 80110b8:	687a      	ldr	r2, [r7, #4]
 80110ba:	683b      	ldr	r3, [r7, #0]
 80110bc:	781b      	ldrb	r3, [r3, #0]
 80110be:	009b      	lsls	r3, r3, #2
 80110c0:	4413      	add	r3, r2
 80110c2:	881b      	ldrh	r3, [r3, #0]
 80110c4:	b29b      	uxth	r3, r3
 80110c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80110ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80110ce:	853b      	strh	r3, [r7, #40]	@ 0x28
 80110d0:	687a      	ldr	r2, [r7, #4]
 80110d2:	683b      	ldr	r3, [r7, #0]
 80110d4:	781b      	ldrb	r3, [r3, #0]
 80110d6:	009b      	lsls	r3, r3, #2
 80110d8:	441a      	add	r2, r3
 80110da:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80110dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80110e8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80110ec:	b29b      	uxth	r3, r3
 80110ee:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80110f0:	687a      	ldr	r2, [r7, #4]
 80110f2:	683b      	ldr	r3, [r7, #0]
 80110f4:	781b      	ldrb	r3, [r3, #0]
 80110f6:	009b      	lsls	r3, r3, #2
 80110f8:	4413      	add	r3, r2
 80110fa:	881b      	ldrh	r3, [r3, #0]
 80110fc:	b29b      	uxth	r3, r3
 80110fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011106:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011108:	687a      	ldr	r2, [r7, #4]
 801110a:	683b      	ldr	r3, [r7, #0]
 801110c:	781b      	ldrb	r3, [r3, #0]
 801110e:	009b      	lsls	r3, r3, #2
 8011110:	441a      	add	r2, r3
 8011112:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011114:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011118:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801111c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011120:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011124:	b29b      	uxth	r3, r3
 8011126:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011128:	687a      	ldr	r2, [r7, #4]
 801112a:	683b      	ldr	r3, [r7, #0]
 801112c:	781b      	ldrb	r3, [r3, #0]
 801112e:	009b      	lsls	r3, r3, #2
 8011130:	4413      	add	r3, r2
 8011132:	881b      	ldrh	r3, [r3, #0]
 8011134:	b29b      	uxth	r3, r3
 8011136:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801113a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801113e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011140:	687a      	ldr	r2, [r7, #4]
 8011142:	683b      	ldr	r3, [r7, #0]
 8011144:	781b      	ldrb	r3, [r3, #0]
 8011146:	009b      	lsls	r3, r3, #2
 8011148:	441a      	add	r2, r3
 801114a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801114c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011150:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011154:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801115c:	b29b      	uxth	r3, r3
 801115e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011160:	687a      	ldr	r2, [r7, #4]
 8011162:	683b      	ldr	r3, [r7, #0]
 8011164:	781b      	ldrb	r3, [r3, #0]
 8011166:	009b      	lsls	r3, r3, #2
 8011168:	4413      	add	r3, r2
 801116a:	881b      	ldrh	r3, [r3, #0]
 801116c:	b29b      	uxth	r3, r3
 801116e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011172:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011176:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011178:	687a      	ldr	r2, [r7, #4]
 801117a:	683b      	ldr	r3, [r7, #0]
 801117c:	781b      	ldrb	r3, [r3, #0]
 801117e:	009b      	lsls	r3, r3, #2
 8011180:	441a      	add	r2, r3
 8011182:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011184:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011188:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801118c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011190:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011194:	b29b      	uxth	r3, r3
 8011196:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8011198:	2300      	movs	r3, #0
}
 801119a:	4618      	mov	r0, r3
 801119c:	3734      	adds	r7, #52	@ 0x34
 801119e:	46bd      	mov	sp, r7
 80111a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a4:	4770      	bx	lr

080111a6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80111a6:	b580      	push	{r7, lr}
 80111a8:	b0ac      	sub	sp, #176	@ 0xb0
 80111aa:	af00      	add	r7, sp, #0
 80111ac:	6078      	str	r0, [r7, #4]
 80111ae:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80111b0:	683b      	ldr	r3, [r7, #0]
 80111b2:	785b      	ldrb	r3, [r3, #1]
 80111b4:	2b01      	cmp	r3, #1
 80111b6:	f040 84ca 	bne.w	8011b4e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80111ba:	683b      	ldr	r3, [r7, #0]
 80111bc:	699a      	ldr	r2, [r3, #24]
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	691b      	ldr	r3, [r3, #16]
 80111c2:	429a      	cmp	r2, r3
 80111c4:	d904      	bls.n	80111d0 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80111c6:	683b      	ldr	r3, [r7, #0]
 80111c8:	691b      	ldr	r3, [r3, #16]
 80111ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80111ce:	e003      	b.n	80111d8 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80111d0:	683b      	ldr	r3, [r7, #0]
 80111d2:	699b      	ldr	r3, [r3, #24]
 80111d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80111d8:	683b      	ldr	r3, [r7, #0]
 80111da:	7b1b      	ldrb	r3, [r3, #12]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d122      	bne.n	8011226 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80111e0:	683b      	ldr	r3, [r7, #0]
 80111e2:	6959      	ldr	r1, [r3, #20]
 80111e4:	683b      	ldr	r3, [r7, #0]
 80111e6:	88da      	ldrh	r2, [r3, #6]
 80111e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80111ec:	b29b      	uxth	r3, r3
 80111ee:	6878      	ldr	r0, [r7, #4]
 80111f0:	f000 febd 	bl	8011f6e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	613b      	str	r3, [r7, #16]
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80111fe:	b29b      	uxth	r3, r3
 8011200:	461a      	mov	r2, r3
 8011202:	693b      	ldr	r3, [r7, #16]
 8011204:	4413      	add	r3, r2
 8011206:	613b      	str	r3, [r7, #16]
 8011208:	683b      	ldr	r3, [r7, #0]
 801120a:	781b      	ldrb	r3, [r3, #0]
 801120c:	00da      	lsls	r2, r3, #3
 801120e:	693b      	ldr	r3, [r7, #16]
 8011210:	4413      	add	r3, r2
 8011212:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011216:	60fb      	str	r3, [r7, #12]
 8011218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801121c:	b29a      	uxth	r2, r3
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	801a      	strh	r2, [r3, #0]
 8011222:	f000 bc6f 	b.w	8011b04 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	78db      	ldrb	r3, [r3, #3]
 801122a:	2b02      	cmp	r3, #2
 801122c:	f040 831e 	bne.w	801186c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	6a1a      	ldr	r2, [r3, #32]
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	691b      	ldr	r3, [r3, #16]
 8011238:	429a      	cmp	r2, r3
 801123a:	f240 82cf 	bls.w	80117dc <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801123e:	687a      	ldr	r2, [r7, #4]
 8011240:	683b      	ldr	r3, [r7, #0]
 8011242:	781b      	ldrb	r3, [r3, #0]
 8011244:	009b      	lsls	r3, r3, #2
 8011246:	4413      	add	r3, r2
 8011248:	881b      	ldrh	r3, [r3, #0]
 801124a:	b29b      	uxth	r3, r3
 801124c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011250:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011254:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8011258:	687a      	ldr	r2, [r7, #4]
 801125a:	683b      	ldr	r3, [r7, #0]
 801125c:	781b      	ldrb	r3, [r3, #0]
 801125e:	009b      	lsls	r3, r3, #2
 8011260:	441a      	add	r2, r3
 8011262:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8011266:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801126a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801126e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011276:	b29b      	uxth	r3, r3
 8011278:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801127a:	683b      	ldr	r3, [r7, #0]
 801127c:	6a1a      	ldr	r2, [r3, #32]
 801127e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011282:	1ad2      	subs	r2, r2, r3
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011288:	687a      	ldr	r2, [r7, #4]
 801128a:	683b      	ldr	r3, [r7, #0]
 801128c:	781b      	ldrb	r3, [r3, #0]
 801128e:	009b      	lsls	r3, r3, #2
 8011290:	4413      	add	r3, r2
 8011292:	881b      	ldrh	r3, [r3, #0]
 8011294:	b29b      	uxth	r3, r3
 8011296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801129a:	2b00      	cmp	r3, #0
 801129c:	f000 814f 	beq.w	801153e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	785b      	ldrb	r3, [r3, #1]
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d16b      	bne.n	8011384 <USB_EPStartXfer+0x1de>
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80112b6:	b29b      	uxth	r3, r3
 80112b8:	461a      	mov	r2, r3
 80112ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112bc:	4413      	add	r3, r2
 80112be:	62bb      	str	r3, [r7, #40]	@ 0x28
 80112c0:	683b      	ldr	r3, [r7, #0]
 80112c2:	781b      	ldrb	r3, [r3, #0]
 80112c4:	00da      	lsls	r2, r3, #3
 80112c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112c8:	4413      	add	r3, r2
 80112ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80112ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80112d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112d2:	881b      	ldrh	r3, [r3, #0]
 80112d4:	b29b      	uxth	r3, r3
 80112d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80112da:	b29a      	uxth	r2, r3
 80112dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112de:	801a      	strh	r2, [r3, #0]
 80112e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d10a      	bne.n	80112fe <USB_EPStartXfer+0x158>
 80112e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ea:	881b      	ldrh	r3, [r3, #0]
 80112ec:	b29b      	uxth	r3, r3
 80112ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80112f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80112f6:	b29a      	uxth	r2, r3
 80112f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112fa:	801a      	strh	r2, [r3, #0]
 80112fc:	e05b      	b.n	80113b6 <USB_EPStartXfer+0x210>
 80112fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011302:	2b3e      	cmp	r3, #62	@ 0x3e
 8011304:	d81c      	bhi.n	8011340 <USB_EPStartXfer+0x19a>
 8011306:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801130a:	085b      	lsrs	r3, r3, #1
 801130c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011310:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011314:	f003 0301 	and.w	r3, r3, #1
 8011318:	2b00      	cmp	r3, #0
 801131a:	d004      	beq.n	8011326 <USB_EPStartXfer+0x180>
 801131c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011320:	3301      	adds	r3, #1
 8011322:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011328:	881b      	ldrh	r3, [r3, #0]
 801132a:	b29a      	uxth	r2, r3
 801132c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011330:	b29b      	uxth	r3, r3
 8011332:	029b      	lsls	r3, r3, #10
 8011334:	b29b      	uxth	r3, r3
 8011336:	4313      	orrs	r3, r2
 8011338:	b29a      	uxth	r2, r3
 801133a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801133c:	801a      	strh	r2, [r3, #0]
 801133e:	e03a      	b.n	80113b6 <USB_EPStartXfer+0x210>
 8011340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011344:	095b      	lsrs	r3, r3, #5
 8011346:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801134a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801134e:	f003 031f 	and.w	r3, r3, #31
 8011352:	2b00      	cmp	r3, #0
 8011354:	d104      	bne.n	8011360 <USB_EPStartXfer+0x1ba>
 8011356:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801135a:	3b01      	subs	r3, #1
 801135c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011362:	881b      	ldrh	r3, [r3, #0]
 8011364:	b29a      	uxth	r2, r3
 8011366:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801136a:	b29b      	uxth	r3, r3
 801136c:	029b      	lsls	r3, r3, #10
 801136e:	b29b      	uxth	r3, r3
 8011370:	4313      	orrs	r3, r2
 8011372:	b29b      	uxth	r3, r3
 8011374:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011378:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801137c:	b29a      	uxth	r2, r3
 801137e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011380:	801a      	strh	r2, [r3, #0]
 8011382:	e018      	b.n	80113b6 <USB_EPStartXfer+0x210>
 8011384:	683b      	ldr	r3, [r7, #0]
 8011386:	785b      	ldrb	r3, [r3, #1]
 8011388:	2b01      	cmp	r3, #1
 801138a:	d114      	bne.n	80113b6 <USB_EPStartXfer+0x210>
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011392:	b29b      	uxth	r3, r3
 8011394:	461a      	mov	r2, r3
 8011396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011398:	4413      	add	r3, r2
 801139a:	633b      	str	r3, [r7, #48]	@ 0x30
 801139c:	683b      	ldr	r3, [r7, #0]
 801139e:	781b      	ldrb	r3, [r3, #0]
 80113a0:	00da      	lsls	r2, r3, #3
 80113a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113a4:	4413      	add	r3, r2
 80113a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80113aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80113ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113b0:	b29a      	uxth	r2, r3
 80113b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113b4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80113b6:	683b      	ldr	r3, [r7, #0]
 80113b8:	895b      	ldrh	r3, [r3, #10]
 80113ba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80113be:	683b      	ldr	r3, [r7, #0]
 80113c0:	6959      	ldr	r1, [r3, #20]
 80113c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113c6:	b29b      	uxth	r3, r3
 80113c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80113cc:	6878      	ldr	r0, [r7, #4]
 80113ce:	f000 fdce 	bl	8011f6e <USB_WritePMA>
            ep->xfer_buff += len;
 80113d2:	683b      	ldr	r3, [r7, #0]
 80113d4:	695a      	ldr	r2, [r3, #20]
 80113d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113da:	441a      	add	r2, r3
 80113dc:	683b      	ldr	r3, [r7, #0]
 80113de:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80113e0:	683b      	ldr	r3, [r7, #0]
 80113e2:	6a1a      	ldr	r2, [r3, #32]
 80113e4:	683b      	ldr	r3, [r7, #0]
 80113e6:	691b      	ldr	r3, [r3, #16]
 80113e8:	429a      	cmp	r2, r3
 80113ea:	d907      	bls.n	80113fc <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80113ec:	683b      	ldr	r3, [r7, #0]
 80113ee:	6a1a      	ldr	r2, [r3, #32]
 80113f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113f4:	1ad2      	subs	r2, r2, r3
 80113f6:	683b      	ldr	r3, [r7, #0]
 80113f8:	621a      	str	r2, [r3, #32]
 80113fa:	e006      	b.n	801140a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80113fc:	683b      	ldr	r3, [r7, #0]
 80113fe:	6a1b      	ldr	r3, [r3, #32]
 8011400:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011404:	683b      	ldr	r3, [r7, #0]
 8011406:	2200      	movs	r2, #0
 8011408:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801140a:	683b      	ldr	r3, [r7, #0]
 801140c:	785b      	ldrb	r3, [r3, #1]
 801140e:	2b00      	cmp	r3, #0
 8011410:	d16b      	bne.n	80114ea <USB_EPStartXfer+0x344>
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	61bb      	str	r3, [r7, #24]
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801141c:	b29b      	uxth	r3, r3
 801141e:	461a      	mov	r2, r3
 8011420:	69bb      	ldr	r3, [r7, #24]
 8011422:	4413      	add	r3, r2
 8011424:	61bb      	str	r3, [r7, #24]
 8011426:	683b      	ldr	r3, [r7, #0]
 8011428:	781b      	ldrb	r3, [r3, #0]
 801142a:	00da      	lsls	r2, r3, #3
 801142c:	69bb      	ldr	r3, [r7, #24]
 801142e:	4413      	add	r3, r2
 8011430:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011434:	617b      	str	r3, [r7, #20]
 8011436:	697b      	ldr	r3, [r7, #20]
 8011438:	881b      	ldrh	r3, [r3, #0]
 801143a:	b29b      	uxth	r3, r3
 801143c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011440:	b29a      	uxth	r2, r3
 8011442:	697b      	ldr	r3, [r7, #20]
 8011444:	801a      	strh	r2, [r3, #0]
 8011446:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801144a:	2b00      	cmp	r3, #0
 801144c:	d10a      	bne.n	8011464 <USB_EPStartXfer+0x2be>
 801144e:	697b      	ldr	r3, [r7, #20]
 8011450:	881b      	ldrh	r3, [r3, #0]
 8011452:	b29b      	uxth	r3, r3
 8011454:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011458:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801145c:	b29a      	uxth	r2, r3
 801145e:	697b      	ldr	r3, [r7, #20]
 8011460:	801a      	strh	r2, [r3, #0]
 8011462:	e05d      	b.n	8011520 <USB_EPStartXfer+0x37a>
 8011464:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011468:	2b3e      	cmp	r3, #62	@ 0x3e
 801146a:	d81c      	bhi.n	80114a6 <USB_EPStartXfer+0x300>
 801146c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011470:	085b      	lsrs	r3, r3, #1
 8011472:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011476:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801147a:	f003 0301 	and.w	r3, r3, #1
 801147e:	2b00      	cmp	r3, #0
 8011480:	d004      	beq.n	801148c <USB_EPStartXfer+0x2e6>
 8011482:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011486:	3301      	adds	r3, #1
 8011488:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801148c:	697b      	ldr	r3, [r7, #20]
 801148e:	881b      	ldrh	r3, [r3, #0]
 8011490:	b29a      	uxth	r2, r3
 8011492:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011496:	b29b      	uxth	r3, r3
 8011498:	029b      	lsls	r3, r3, #10
 801149a:	b29b      	uxth	r3, r3
 801149c:	4313      	orrs	r3, r2
 801149e:	b29a      	uxth	r2, r3
 80114a0:	697b      	ldr	r3, [r7, #20]
 80114a2:	801a      	strh	r2, [r3, #0]
 80114a4:	e03c      	b.n	8011520 <USB_EPStartXfer+0x37a>
 80114a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114aa:	095b      	lsrs	r3, r3, #5
 80114ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80114b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114b4:	f003 031f 	and.w	r3, r3, #31
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d104      	bne.n	80114c6 <USB_EPStartXfer+0x320>
 80114bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80114c0:	3b01      	subs	r3, #1
 80114c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80114c6:	697b      	ldr	r3, [r7, #20]
 80114c8:	881b      	ldrh	r3, [r3, #0]
 80114ca:	b29a      	uxth	r2, r3
 80114cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80114d0:	b29b      	uxth	r3, r3
 80114d2:	029b      	lsls	r3, r3, #10
 80114d4:	b29b      	uxth	r3, r3
 80114d6:	4313      	orrs	r3, r2
 80114d8:	b29b      	uxth	r3, r3
 80114da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80114de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80114e2:	b29a      	uxth	r2, r3
 80114e4:	697b      	ldr	r3, [r7, #20]
 80114e6:	801a      	strh	r2, [r3, #0]
 80114e8:	e01a      	b.n	8011520 <USB_EPStartXfer+0x37a>
 80114ea:	683b      	ldr	r3, [r7, #0]
 80114ec:	785b      	ldrb	r3, [r3, #1]
 80114ee:	2b01      	cmp	r3, #1
 80114f0:	d116      	bne.n	8011520 <USB_EPStartXfer+0x37a>
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	623b      	str	r3, [r7, #32]
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80114fc:	b29b      	uxth	r3, r3
 80114fe:	461a      	mov	r2, r3
 8011500:	6a3b      	ldr	r3, [r7, #32]
 8011502:	4413      	add	r3, r2
 8011504:	623b      	str	r3, [r7, #32]
 8011506:	683b      	ldr	r3, [r7, #0]
 8011508:	781b      	ldrb	r3, [r3, #0]
 801150a:	00da      	lsls	r2, r3, #3
 801150c:	6a3b      	ldr	r3, [r7, #32]
 801150e:	4413      	add	r3, r2
 8011510:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011514:	61fb      	str	r3, [r7, #28]
 8011516:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801151a:	b29a      	uxth	r2, r3
 801151c:	69fb      	ldr	r3, [r7, #28]
 801151e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011520:	683b      	ldr	r3, [r7, #0]
 8011522:	891b      	ldrh	r3, [r3, #8]
 8011524:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011528:	683b      	ldr	r3, [r7, #0]
 801152a:	6959      	ldr	r1, [r3, #20]
 801152c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011530:	b29b      	uxth	r3, r3
 8011532:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011536:	6878      	ldr	r0, [r7, #4]
 8011538:	f000 fd19 	bl	8011f6e <USB_WritePMA>
 801153c:	e2e2      	b.n	8011b04 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801153e:	683b      	ldr	r3, [r7, #0]
 8011540:	785b      	ldrb	r3, [r3, #1]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d16b      	bne.n	801161e <USB_EPStartXfer+0x478>
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	64bb      	str	r3, [r7, #72]	@ 0x48
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011550:	b29b      	uxth	r3, r3
 8011552:	461a      	mov	r2, r3
 8011554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011556:	4413      	add	r3, r2
 8011558:	64bb      	str	r3, [r7, #72]	@ 0x48
 801155a:	683b      	ldr	r3, [r7, #0]
 801155c:	781b      	ldrb	r3, [r3, #0]
 801155e:	00da      	lsls	r2, r3, #3
 8011560:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011562:	4413      	add	r3, r2
 8011564:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011568:	647b      	str	r3, [r7, #68]	@ 0x44
 801156a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801156c:	881b      	ldrh	r3, [r3, #0]
 801156e:	b29b      	uxth	r3, r3
 8011570:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011574:	b29a      	uxth	r2, r3
 8011576:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011578:	801a      	strh	r2, [r3, #0]
 801157a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801157e:	2b00      	cmp	r3, #0
 8011580:	d10a      	bne.n	8011598 <USB_EPStartXfer+0x3f2>
 8011582:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011584:	881b      	ldrh	r3, [r3, #0]
 8011586:	b29b      	uxth	r3, r3
 8011588:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801158c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011590:	b29a      	uxth	r2, r3
 8011592:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011594:	801a      	strh	r2, [r3, #0]
 8011596:	e05d      	b.n	8011654 <USB_EPStartXfer+0x4ae>
 8011598:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801159c:	2b3e      	cmp	r3, #62	@ 0x3e
 801159e:	d81c      	bhi.n	80115da <USB_EPStartXfer+0x434>
 80115a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115a4:	085b      	lsrs	r3, r3, #1
 80115a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80115aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115ae:	f003 0301 	and.w	r3, r3, #1
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d004      	beq.n	80115c0 <USB_EPStartXfer+0x41a>
 80115b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80115ba:	3301      	adds	r3, #1
 80115bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80115c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80115c2:	881b      	ldrh	r3, [r3, #0]
 80115c4:	b29a      	uxth	r2, r3
 80115c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80115ca:	b29b      	uxth	r3, r3
 80115cc:	029b      	lsls	r3, r3, #10
 80115ce:	b29b      	uxth	r3, r3
 80115d0:	4313      	orrs	r3, r2
 80115d2:	b29a      	uxth	r2, r3
 80115d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80115d6:	801a      	strh	r2, [r3, #0]
 80115d8:	e03c      	b.n	8011654 <USB_EPStartXfer+0x4ae>
 80115da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115de:	095b      	lsrs	r3, r3, #5
 80115e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80115e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115e8:	f003 031f 	and.w	r3, r3, #31
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d104      	bne.n	80115fa <USB_EPStartXfer+0x454>
 80115f0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80115f4:	3b01      	subs	r3, #1
 80115f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80115fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80115fc:	881b      	ldrh	r3, [r3, #0]
 80115fe:	b29a      	uxth	r2, r3
 8011600:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011604:	b29b      	uxth	r3, r3
 8011606:	029b      	lsls	r3, r3, #10
 8011608:	b29b      	uxth	r3, r3
 801160a:	4313      	orrs	r3, r2
 801160c:	b29b      	uxth	r3, r3
 801160e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011612:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011616:	b29a      	uxth	r2, r3
 8011618:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801161a:	801a      	strh	r2, [r3, #0]
 801161c:	e01a      	b.n	8011654 <USB_EPStartXfer+0x4ae>
 801161e:	683b      	ldr	r3, [r7, #0]
 8011620:	785b      	ldrb	r3, [r3, #1]
 8011622:	2b01      	cmp	r3, #1
 8011624:	d116      	bne.n	8011654 <USB_EPStartXfer+0x4ae>
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	653b      	str	r3, [r7, #80]	@ 0x50
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011630:	b29b      	uxth	r3, r3
 8011632:	461a      	mov	r2, r3
 8011634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011636:	4413      	add	r3, r2
 8011638:	653b      	str	r3, [r7, #80]	@ 0x50
 801163a:	683b      	ldr	r3, [r7, #0]
 801163c:	781b      	ldrb	r3, [r3, #0]
 801163e:	00da      	lsls	r2, r3, #3
 8011640:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011642:	4413      	add	r3, r2
 8011644:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011648:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801164a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801164e:	b29a      	uxth	r2, r3
 8011650:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011652:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011654:	683b      	ldr	r3, [r7, #0]
 8011656:	891b      	ldrh	r3, [r3, #8]
 8011658:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801165c:	683b      	ldr	r3, [r7, #0]
 801165e:	6959      	ldr	r1, [r3, #20]
 8011660:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011664:	b29b      	uxth	r3, r3
 8011666:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801166a:	6878      	ldr	r0, [r7, #4]
 801166c:	f000 fc7f 	bl	8011f6e <USB_WritePMA>
            ep->xfer_buff += len;
 8011670:	683b      	ldr	r3, [r7, #0]
 8011672:	695a      	ldr	r2, [r3, #20]
 8011674:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011678:	441a      	add	r2, r3
 801167a:	683b      	ldr	r3, [r7, #0]
 801167c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801167e:	683b      	ldr	r3, [r7, #0]
 8011680:	6a1a      	ldr	r2, [r3, #32]
 8011682:	683b      	ldr	r3, [r7, #0]
 8011684:	691b      	ldr	r3, [r3, #16]
 8011686:	429a      	cmp	r2, r3
 8011688:	d907      	bls.n	801169a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 801168a:	683b      	ldr	r3, [r7, #0]
 801168c:	6a1a      	ldr	r2, [r3, #32]
 801168e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011692:	1ad2      	subs	r2, r2, r3
 8011694:	683b      	ldr	r3, [r7, #0]
 8011696:	621a      	str	r2, [r3, #32]
 8011698:	e006      	b.n	80116a8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 801169a:	683b      	ldr	r3, [r7, #0]
 801169c:	6a1b      	ldr	r3, [r3, #32]
 801169e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80116a2:	683b      	ldr	r3, [r7, #0]
 80116a4:	2200      	movs	r2, #0
 80116a6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80116ac:	683b      	ldr	r3, [r7, #0]
 80116ae:	785b      	ldrb	r3, [r3, #1]
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d16b      	bne.n	801178c <USB_EPStartXfer+0x5e6>
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80116be:	b29b      	uxth	r3, r3
 80116c0:	461a      	mov	r2, r3
 80116c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116c4:	4413      	add	r3, r2
 80116c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80116c8:	683b      	ldr	r3, [r7, #0]
 80116ca:	781b      	ldrb	r3, [r3, #0]
 80116cc:	00da      	lsls	r2, r3, #3
 80116ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d0:	4413      	add	r3, r2
 80116d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80116d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80116d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116da:	881b      	ldrh	r3, [r3, #0]
 80116dc:	b29b      	uxth	r3, r3
 80116de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80116e2:	b29a      	uxth	r2, r3
 80116e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116e6:	801a      	strh	r2, [r3, #0]
 80116e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d10a      	bne.n	8011706 <USB_EPStartXfer+0x560>
 80116f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116f2:	881b      	ldrh	r3, [r3, #0]
 80116f4:	b29b      	uxth	r3, r3
 80116f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80116fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80116fe:	b29a      	uxth	r2, r3
 8011700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011702:	801a      	strh	r2, [r3, #0]
 8011704:	e05b      	b.n	80117be <USB_EPStartXfer+0x618>
 8011706:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801170a:	2b3e      	cmp	r3, #62	@ 0x3e
 801170c:	d81c      	bhi.n	8011748 <USB_EPStartXfer+0x5a2>
 801170e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011712:	085b      	lsrs	r3, r3, #1
 8011714:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011718:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801171c:	f003 0301 	and.w	r3, r3, #1
 8011720:	2b00      	cmp	r3, #0
 8011722:	d004      	beq.n	801172e <USB_EPStartXfer+0x588>
 8011724:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011728:	3301      	adds	r3, #1
 801172a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801172e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011730:	881b      	ldrh	r3, [r3, #0]
 8011732:	b29a      	uxth	r2, r3
 8011734:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011738:	b29b      	uxth	r3, r3
 801173a:	029b      	lsls	r3, r3, #10
 801173c:	b29b      	uxth	r3, r3
 801173e:	4313      	orrs	r3, r2
 8011740:	b29a      	uxth	r2, r3
 8011742:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011744:	801a      	strh	r2, [r3, #0]
 8011746:	e03a      	b.n	80117be <USB_EPStartXfer+0x618>
 8011748:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801174c:	095b      	lsrs	r3, r3, #5
 801174e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011752:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011756:	f003 031f 	and.w	r3, r3, #31
 801175a:	2b00      	cmp	r3, #0
 801175c:	d104      	bne.n	8011768 <USB_EPStartXfer+0x5c2>
 801175e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011762:	3b01      	subs	r3, #1
 8011764:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801176a:	881b      	ldrh	r3, [r3, #0]
 801176c:	b29a      	uxth	r2, r3
 801176e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011772:	b29b      	uxth	r3, r3
 8011774:	029b      	lsls	r3, r3, #10
 8011776:	b29b      	uxth	r3, r3
 8011778:	4313      	orrs	r3, r2
 801177a:	b29b      	uxth	r3, r3
 801177c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011780:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011784:	b29a      	uxth	r2, r3
 8011786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011788:	801a      	strh	r2, [r3, #0]
 801178a:	e018      	b.n	80117be <USB_EPStartXfer+0x618>
 801178c:	683b      	ldr	r3, [r7, #0]
 801178e:	785b      	ldrb	r3, [r3, #1]
 8011790:	2b01      	cmp	r3, #1
 8011792:	d114      	bne.n	80117be <USB_EPStartXfer+0x618>
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801179a:	b29b      	uxth	r3, r3
 801179c:	461a      	mov	r2, r3
 801179e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117a0:	4413      	add	r3, r2
 80117a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80117a4:	683b      	ldr	r3, [r7, #0]
 80117a6:	781b      	ldrb	r3, [r3, #0]
 80117a8:	00da      	lsls	r2, r3, #3
 80117aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117ac:	4413      	add	r3, r2
 80117ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80117b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80117b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117b8:	b29a      	uxth	r2, r3
 80117ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80117bc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80117be:	683b      	ldr	r3, [r7, #0]
 80117c0:	895b      	ldrh	r3, [r3, #10]
 80117c2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80117c6:	683b      	ldr	r3, [r7, #0]
 80117c8:	6959      	ldr	r1, [r3, #20]
 80117ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117ce:	b29b      	uxth	r3, r3
 80117d0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80117d4:	6878      	ldr	r0, [r7, #4]
 80117d6:	f000 fbca 	bl	8011f6e <USB_WritePMA>
 80117da:	e193      	b.n	8011b04 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	6a1b      	ldr	r3, [r3, #32]
 80117e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80117e4:	687a      	ldr	r2, [r7, #4]
 80117e6:	683b      	ldr	r3, [r7, #0]
 80117e8:	781b      	ldrb	r3, [r3, #0]
 80117ea:	009b      	lsls	r3, r3, #2
 80117ec:	4413      	add	r3, r2
 80117ee:	881b      	ldrh	r3, [r3, #0]
 80117f0:	b29b      	uxth	r3, r3
 80117f2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80117f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117fa:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80117fe:	687a      	ldr	r2, [r7, #4]
 8011800:	683b      	ldr	r3, [r7, #0]
 8011802:	781b      	ldrb	r3, [r3, #0]
 8011804:	009b      	lsls	r3, r3, #2
 8011806:	441a      	add	r2, r3
 8011808:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 801180c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011810:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011814:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801181c:	b29b      	uxth	r3, r3
 801181e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801182a:	b29b      	uxth	r3, r3
 801182c:	461a      	mov	r2, r3
 801182e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011830:	4413      	add	r3, r2
 8011832:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011834:	683b      	ldr	r3, [r7, #0]
 8011836:	781b      	ldrb	r3, [r3, #0]
 8011838:	00da      	lsls	r2, r3, #3
 801183a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801183c:	4413      	add	r3, r2
 801183e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011842:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011848:	b29a      	uxth	r2, r3
 801184a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801184c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801184e:	683b      	ldr	r3, [r7, #0]
 8011850:	891b      	ldrh	r3, [r3, #8]
 8011852:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011856:	683b      	ldr	r3, [r7, #0]
 8011858:	6959      	ldr	r1, [r3, #20]
 801185a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801185e:	b29b      	uxth	r3, r3
 8011860:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011864:	6878      	ldr	r0, [r7, #4]
 8011866:	f000 fb82 	bl	8011f6e <USB_WritePMA>
 801186a:	e14b      	b.n	8011b04 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801186c:	683b      	ldr	r3, [r7, #0]
 801186e:	6a1a      	ldr	r2, [r3, #32]
 8011870:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011874:	1ad2      	subs	r2, r2, r3
 8011876:	683b      	ldr	r3, [r7, #0]
 8011878:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801187a:	687a      	ldr	r2, [r7, #4]
 801187c:	683b      	ldr	r3, [r7, #0]
 801187e:	781b      	ldrb	r3, [r3, #0]
 8011880:	009b      	lsls	r3, r3, #2
 8011882:	4413      	add	r3, r2
 8011884:	881b      	ldrh	r3, [r3, #0]
 8011886:	b29b      	uxth	r3, r3
 8011888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801188c:	2b00      	cmp	r3, #0
 801188e:	f000 809a 	beq.w	80119c6 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	673b      	str	r3, [r7, #112]	@ 0x70
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	785b      	ldrb	r3, [r3, #1]
 801189a:	2b00      	cmp	r3, #0
 801189c:	d16b      	bne.n	8011976 <USB_EPStartXfer+0x7d0>
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80118a8:	b29b      	uxth	r3, r3
 80118aa:	461a      	mov	r2, r3
 80118ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80118ae:	4413      	add	r3, r2
 80118b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80118b2:	683b      	ldr	r3, [r7, #0]
 80118b4:	781b      	ldrb	r3, [r3, #0]
 80118b6:	00da      	lsls	r2, r3, #3
 80118b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80118ba:	4413      	add	r3, r2
 80118bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80118c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80118c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118c4:	881b      	ldrh	r3, [r3, #0]
 80118c6:	b29b      	uxth	r3, r3
 80118c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80118cc:	b29a      	uxth	r2, r3
 80118ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118d0:	801a      	strh	r2, [r3, #0]
 80118d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d10a      	bne.n	80118f0 <USB_EPStartXfer+0x74a>
 80118da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118dc:	881b      	ldrh	r3, [r3, #0]
 80118de:	b29b      	uxth	r3, r3
 80118e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80118e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80118e8:	b29a      	uxth	r2, r3
 80118ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118ec:	801a      	strh	r2, [r3, #0]
 80118ee:	e05b      	b.n	80119a8 <USB_EPStartXfer+0x802>
 80118f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80118f6:	d81c      	bhi.n	8011932 <USB_EPStartXfer+0x78c>
 80118f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118fc:	085b      	lsrs	r3, r3, #1
 80118fe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011906:	f003 0301 	and.w	r3, r3, #1
 801190a:	2b00      	cmp	r3, #0
 801190c:	d004      	beq.n	8011918 <USB_EPStartXfer+0x772>
 801190e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011912:	3301      	adds	r3, #1
 8011914:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011918:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801191a:	881b      	ldrh	r3, [r3, #0]
 801191c:	b29a      	uxth	r2, r3
 801191e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011922:	b29b      	uxth	r3, r3
 8011924:	029b      	lsls	r3, r3, #10
 8011926:	b29b      	uxth	r3, r3
 8011928:	4313      	orrs	r3, r2
 801192a:	b29a      	uxth	r2, r3
 801192c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801192e:	801a      	strh	r2, [r3, #0]
 8011930:	e03a      	b.n	80119a8 <USB_EPStartXfer+0x802>
 8011932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011936:	095b      	lsrs	r3, r3, #5
 8011938:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801193c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011940:	f003 031f 	and.w	r3, r3, #31
 8011944:	2b00      	cmp	r3, #0
 8011946:	d104      	bne.n	8011952 <USB_EPStartXfer+0x7ac>
 8011948:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801194c:	3b01      	subs	r3, #1
 801194e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011952:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011954:	881b      	ldrh	r3, [r3, #0]
 8011956:	b29a      	uxth	r2, r3
 8011958:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801195c:	b29b      	uxth	r3, r3
 801195e:	029b      	lsls	r3, r3, #10
 8011960:	b29b      	uxth	r3, r3
 8011962:	4313      	orrs	r3, r2
 8011964:	b29b      	uxth	r3, r3
 8011966:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801196a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801196e:	b29a      	uxth	r2, r3
 8011970:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011972:	801a      	strh	r2, [r3, #0]
 8011974:	e018      	b.n	80119a8 <USB_EPStartXfer+0x802>
 8011976:	683b      	ldr	r3, [r7, #0]
 8011978:	785b      	ldrb	r3, [r3, #1]
 801197a:	2b01      	cmp	r3, #1
 801197c:	d114      	bne.n	80119a8 <USB_EPStartXfer+0x802>
 801197e:	687b      	ldr	r3, [r7, #4]
 8011980:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011984:	b29b      	uxth	r3, r3
 8011986:	461a      	mov	r2, r3
 8011988:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801198a:	4413      	add	r3, r2
 801198c:	673b      	str	r3, [r7, #112]	@ 0x70
 801198e:	683b      	ldr	r3, [r7, #0]
 8011990:	781b      	ldrb	r3, [r3, #0]
 8011992:	00da      	lsls	r2, r3, #3
 8011994:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011996:	4413      	add	r3, r2
 8011998:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801199c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801199e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119a2:	b29a      	uxth	r2, r3
 80119a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80119a6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80119a8:	683b      	ldr	r3, [r7, #0]
 80119aa:	895b      	ldrh	r3, [r3, #10]
 80119ac:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80119b0:	683b      	ldr	r3, [r7, #0]
 80119b2:	6959      	ldr	r1, [r3, #20]
 80119b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119b8:	b29b      	uxth	r3, r3
 80119ba:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80119be:	6878      	ldr	r0, [r7, #4]
 80119c0:	f000 fad5 	bl	8011f6e <USB_WritePMA>
 80119c4:	e09e      	b.n	8011b04 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80119c6:	683b      	ldr	r3, [r7, #0]
 80119c8:	785b      	ldrb	r3, [r3, #1]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d16b      	bne.n	8011aa6 <USB_EPStartXfer+0x900>
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80119d8:	b29b      	uxth	r3, r3
 80119da:	461a      	mov	r2, r3
 80119dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80119de:	4413      	add	r3, r2
 80119e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80119e2:	683b      	ldr	r3, [r7, #0]
 80119e4:	781b      	ldrb	r3, [r3, #0]
 80119e6:	00da      	lsls	r2, r3, #3
 80119e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80119ea:	4413      	add	r3, r2
 80119ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80119f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80119f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80119f4:	881b      	ldrh	r3, [r3, #0]
 80119f6:	b29b      	uxth	r3, r3
 80119f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80119fc:	b29a      	uxth	r2, r3
 80119fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011a00:	801a      	strh	r2, [r3, #0]
 8011a02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d10a      	bne.n	8011a20 <USB_EPStartXfer+0x87a>
 8011a0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011a0c:	881b      	ldrh	r3, [r3, #0]
 8011a0e:	b29b      	uxth	r3, r3
 8011a10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a18:	b29a      	uxth	r2, r3
 8011a1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011a1c:	801a      	strh	r2, [r3, #0]
 8011a1e:	e063      	b.n	8011ae8 <USB_EPStartXfer+0x942>
 8011a20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a24:	2b3e      	cmp	r3, #62	@ 0x3e
 8011a26:	d81c      	bhi.n	8011a62 <USB_EPStartXfer+0x8bc>
 8011a28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a2c:	085b      	lsrs	r3, r3, #1
 8011a2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011a32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a36:	f003 0301 	and.w	r3, r3, #1
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d004      	beq.n	8011a48 <USB_EPStartXfer+0x8a2>
 8011a3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011a42:	3301      	adds	r3, #1
 8011a44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011a48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011a4a:	881b      	ldrh	r3, [r3, #0]
 8011a4c:	b29a      	uxth	r2, r3
 8011a4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011a52:	b29b      	uxth	r3, r3
 8011a54:	029b      	lsls	r3, r3, #10
 8011a56:	b29b      	uxth	r3, r3
 8011a58:	4313      	orrs	r3, r2
 8011a5a:	b29a      	uxth	r2, r3
 8011a5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011a5e:	801a      	strh	r2, [r3, #0]
 8011a60:	e042      	b.n	8011ae8 <USB_EPStartXfer+0x942>
 8011a62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a66:	095b      	lsrs	r3, r3, #5
 8011a68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011a6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a70:	f003 031f 	and.w	r3, r3, #31
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d104      	bne.n	8011a82 <USB_EPStartXfer+0x8dc>
 8011a78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011a7c:	3b01      	subs	r3, #1
 8011a7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011a82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011a84:	881b      	ldrh	r3, [r3, #0]
 8011a86:	b29a      	uxth	r2, r3
 8011a88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011a8c:	b29b      	uxth	r3, r3
 8011a8e:	029b      	lsls	r3, r3, #10
 8011a90:	b29b      	uxth	r3, r3
 8011a92:	4313      	orrs	r3, r2
 8011a94:	b29b      	uxth	r3, r3
 8011a96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a9e:	b29a      	uxth	r2, r3
 8011aa0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011aa2:	801a      	strh	r2, [r3, #0]
 8011aa4:	e020      	b.n	8011ae8 <USB_EPStartXfer+0x942>
 8011aa6:	683b      	ldr	r3, [r7, #0]
 8011aa8:	785b      	ldrb	r3, [r3, #1]
 8011aaa:	2b01      	cmp	r3, #1
 8011aac:	d11c      	bne.n	8011ae8 <USB_EPStartXfer+0x942>
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011aba:	b29b      	uxth	r3, r3
 8011abc:	461a      	mov	r2, r3
 8011abe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011ac2:	4413      	add	r3, r2
 8011ac4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011ac8:	683b      	ldr	r3, [r7, #0]
 8011aca:	781b      	ldrb	r3, [r3, #0]
 8011acc:	00da      	lsls	r2, r3, #3
 8011ace:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011ad2:	4413      	add	r3, r2
 8011ad4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011ad8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011adc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ae0:	b29a      	uxth	r2, r3
 8011ae2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011ae6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011ae8:	683b      	ldr	r3, [r7, #0]
 8011aea:	891b      	ldrh	r3, [r3, #8]
 8011aec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011af0:	683b      	ldr	r3, [r7, #0]
 8011af2:	6959      	ldr	r1, [r3, #20]
 8011af4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011af8:	b29b      	uxth	r3, r3
 8011afa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011afe:	6878      	ldr	r0, [r7, #4]
 8011b00:	f000 fa35 	bl	8011f6e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8011b04:	687a      	ldr	r2, [r7, #4]
 8011b06:	683b      	ldr	r3, [r7, #0]
 8011b08:	781b      	ldrb	r3, [r3, #0]
 8011b0a:	009b      	lsls	r3, r3, #2
 8011b0c:	4413      	add	r3, r2
 8011b0e:	881b      	ldrh	r3, [r3, #0]
 8011b10:	b29b      	uxth	r3, r3
 8011b12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011b1a:	817b      	strh	r3, [r7, #10]
 8011b1c:	897b      	ldrh	r3, [r7, #10]
 8011b1e:	f083 0310 	eor.w	r3, r3, #16
 8011b22:	817b      	strh	r3, [r7, #10]
 8011b24:	897b      	ldrh	r3, [r7, #10]
 8011b26:	f083 0320 	eor.w	r3, r3, #32
 8011b2a:	817b      	strh	r3, [r7, #10]
 8011b2c:	687a      	ldr	r2, [r7, #4]
 8011b2e:	683b      	ldr	r3, [r7, #0]
 8011b30:	781b      	ldrb	r3, [r3, #0]
 8011b32:	009b      	lsls	r3, r3, #2
 8011b34:	441a      	add	r2, r3
 8011b36:	897b      	ldrh	r3, [r7, #10]
 8011b38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b48:	b29b      	uxth	r3, r3
 8011b4a:	8013      	strh	r3, [r2, #0]
 8011b4c:	e0d5      	b.n	8011cfa <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8011b4e:	683b      	ldr	r3, [r7, #0]
 8011b50:	7b1b      	ldrb	r3, [r3, #12]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d156      	bne.n	8011c04 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8011b56:	683b      	ldr	r3, [r7, #0]
 8011b58:	699b      	ldr	r3, [r3, #24]
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d122      	bne.n	8011ba4 <USB_EPStartXfer+0x9fe>
 8011b5e:	683b      	ldr	r3, [r7, #0]
 8011b60:	78db      	ldrb	r3, [r3, #3]
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	d11e      	bne.n	8011ba4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8011b66:	687a      	ldr	r2, [r7, #4]
 8011b68:	683b      	ldr	r3, [r7, #0]
 8011b6a:	781b      	ldrb	r3, [r3, #0]
 8011b6c:	009b      	lsls	r3, r3, #2
 8011b6e:	4413      	add	r3, r2
 8011b70:	881b      	ldrh	r3, [r3, #0]
 8011b72:	b29b      	uxth	r3, r3
 8011b74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b7c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8011b80:	687a      	ldr	r2, [r7, #4]
 8011b82:	683b      	ldr	r3, [r7, #0]
 8011b84:	781b      	ldrb	r3, [r3, #0]
 8011b86:	009b      	lsls	r3, r3, #2
 8011b88:	441a      	add	r2, r3
 8011b8a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011b8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b96:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011b9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b9e:	b29b      	uxth	r3, r3
 8011ba0:	8013      	strh	r3, [r2, #0]
 8011ba2:	e01d      	b.n	8011be0 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8011ba4:	687a      	ldr	r2, [r7, #4]
 8011ba6:	683b      	ldr	r3, [r7, #0]
 8011ba8:	781b      	ldrb	r3, [r3, #0]
 8011baa:	009b      	lsls	r3, r3, #2
 8011bac:	4413      	add	r3, r2
 8011bae:	881b      	ldrh	r3, [r3, #0]
 8011bb0:	b29b      	uxth	r3, r3
 8011bb2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011bba:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8011bbe:	687a      	ldr	r2, [r7, #4]
 8011bc0:	683b      	ldr	r3, [r7, #0]
 8011bc2:	781b      	ldrb	r3, [r3, #0]
 8011bc4:	009b      	lsls	r3, r3, #2
 8011bc6:	441a      	add	r2, r3
 8011bc8:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8011bcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011bd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011bd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011bd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011bdc:	b29b      	uxth	r3, r3
 8011bde:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8011be0:	683b      	ldr	r3, [r7, #0]
 8011be2:	699a      	ldr	r2, [r3, #24]
 8011be4:	683b      	ldr	r3, [r7, #0]
 8011be6:	691b      	ldr	r3, [r3, #16]
 8011be8:	429a      	cmp	r2, r3
 8011bea:	d907      	bls.n	8011bfc <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8011bec:	683b      	ldr	r3, [r7, #0]
 8011bee:	699a      	ldr	r2, [r3, #24]
 8011bf0:	683b      	ldr	r3, [r7, #0]
 8011bf2:	691b      	ldr	r3, [r3, #16]
 8011bf4:	1ad2      	subs	r2, r2, r3
 8011bf6:	683b      	ldr	r3, [r7, #0]
 8011bf8:	619a      	str	r2, [r3, #24]
 8011bfa:	e054      	b.n	8011ca6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8011bfc:	683b      	ldr	r3, [r7, #0]
 8011bfe:	2200      	movs	r2, #0
 8011c00:	619a      	str	r2, [r3, #24]
 8011c02:	e050      	b.n	8011ca6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8011c04:	683b      	ldr	r3, [r7, #0]
 8011c06:	78db      	ldrb	r3, [r3, #3]
 8011c08:	2b02      	cmp	r3, #2
 8011c0a:	d142      	bne.n	8011c92 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8011c0c:	683b      	ldr	r3, [r7, #0]
 8011c0e:	69db      	ldr	r3, [r3, #28]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d048      	beq.n	8011ca6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8011c14:	687a      	ldr	r2, [r7, #4]
 8011c16:	683b      	ldr	r3, [r7, #0]
 8011c18:	781b      	ldrb	r3, [r3, #0]
 8011c1a:	009b      	lsls	r3, r3, #2
 8011c1c:	4413      	add	r3, r2
 8011c1e:	881b      	ldrh	r3, [r3, #0]
 8011c20:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011c24:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011c28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d005      	beq.n	8011c3c <USB_EPStartXfer+0xa96>
 8011c30:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d10b      	bne.n	8011c54 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8011c3c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011c40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d12e      	bne.n	8011ca6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8011c48:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d128      	bne.n	8011ca6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8011c54:	687a      	ldr	r2, [r7, #4]
 8011c56:	683b      	ldr	r3, [r7, #0]
 8011c58:	781b      	ldrb	r3, [r3, #0]
 8011c5a:	009b      	lsls	r3, r3, #2
 8011c5c:	4413      	add	r3, r2
 8011c5e:	881b      	ldrh	r3, [r3, #0]
 8011c60:	b29b      	uxth	r3, r3
 8011c62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c6a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8011c6e:	687a      	ldr	r2, [r7, #4]
 8011c70:	683b      	ldr	r3, [r7, #0]
 8011c72:	781b      	ldrb	r3, [r3, #0]
 8011c74:	009b      	lsls	r3, r3, #2
 8011c76:	441a      	add	r2, r3
 8011c78:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8011c7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c88:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011c8c:	b29b      	uxth	r3, r3
 8011c8e:	8013      	strh	r3, [r2, #0]
 8011c90:	e009      	b.n	8011ca6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8011c92:	683b      	ldr	r3, [r7, #0]
 8011c94:	78db      	ldrb	r3, [r3, #3]
 8011c96:	2b01      	cmp	r3, #1
 8011c98:	d103      	bne.n	8011ca2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8011c9a:	683b      	ldr	r3, [r7, #0]
 8011c9c:	2200      	movs	r2, #0
 8011c9e:	619a      	str	r2, [r3, #24]
 8011ca0:	e001      	b.n	8011ca6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8011ca2:	2301      	movs	r3, #1
 8011ca4:	e02a      	b.n	8011cfc <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011ca6:	687a      	ldr	r2, [r7, #4]
 8011ca8:	683b      	ldr	r3, [r7, #0]
 8011caa:	781b      	ldrb	r3, [r3, #0]
 8011cac:	009b      	lsls	r3, r3, #2
 8011cae:	4413      	add	r3, r2
 8011cb0:	881b      	ldrh	r3, [r3, #0]
 8011cb2:	b29b      	uxth	r3, r3
 8011cb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cbc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011cc0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011cc4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011cc8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011ccc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011cd0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011cd4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011cd8:	687a      	ldr	r2, [r7, #4]
 8011cda:	683b      	ldr	r3, [r7, #0]
 8011cdc:	781b      	ldrb	r3, [r3, #0]
 8011cde:	009b      	lsls	r3, r3, #2
 8011ce0:	441a      	add	r2, r3
 8011ce2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011ce6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011cee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011cf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cf6:	b29b      	uxth	r3, r3
 8011cf8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011cfa:	2300      	movs	r3, #0
}
 8011cfc:	4618      	mov	r0, r3
 8011cfe:	37b0      	adds	r7, #176	@ 0xb0
 8011d00:	46bd      	mov	sp, r7
 8011d02:	bd80      	pop	{r7, pc}

08011d04 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011d04:	b480      	push	{r7}
 8011d06:	b085      	sub	sp, #20
 8011d08:	af00      	add	r7, sp, #0
 8011d0a:	6078      	str	r0, [r7, #4]
 8011d0c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8011d0e:	683b      	ldr	r3, [r7, #0]
 8011d10:	785b      	ldrb	r3, [r3, #1]
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d020      	beq.n	8011d58 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8011d16:	687a      	ldr	r2, [r7, #4]
 8011d18:	683b      	ldr	r3, [r7, #0]
 8011d1a:	781b      	ldrb	r3, [r3, #0]
 8011d1c:	009b      	lsls	r3, r3, #2
 8011d1e:	4413      	add	r3, r2
 8011d20:	881b      	ldrh	r3, [r3, #0]
 8011d22:	b29b      	uxth	r3, r3
 8011d24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d2c:	81bb      	strh	r3, [r7, #12]
 8011d2e:	89bb      	ldrh	r3, [r7, #12]
 8011d30:	f083 0310 	eor.w	r3, r3, #16
 8011d34:	81bb      	strh	r3, [r7, #12]
 8011d36:	687a      	ldr	r2, [r7, #4]
 8011d38:	683b      	ldr	r3, [r7, #0]
 8011d3a:	781b      	ldrb	r3, [r3, #0]
 8011d3c:	009b      	lsls	r3, r3, #2
 8011d3e:	441a      	add	r2, r3
 8011d40:	89bb      	ldrh	r3, [r7, #12]
 8011d42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d52:	b29b      	uxth	r3, r3
 8011d54:	8013      	strh	r3, [r2, #0]
 8011d56:	e01f      	b.n	8011d98 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8011d58:	687a      	ldr	r2, [r7, #4]
 8011d5a:	683b      	ldr	r3, [r7, #0]
 8011d5c:	781b      	ldrb	r3, [r3, #0]
 8011d5e:	009b      	lsls	r3, r3, #2
 8011d60:	4413      	add	r3, r2
 8011d62:	881b      	ldrh	r3, [r3, #0]
 8011d64:	b29b      	uxth	r3, r3
 8011d66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d6e:	81fb      	strh	r3, [r7, #14]
 8011d70:	89fb      	ldrh	r3, [r7, #14]
 8011d72:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011d76:	81fb      	strh	r3, [r7, #14]
 8011d78:	687a      	ldr	r2, [r7, #4]
 8011d7a:	683b      	ldr	r3, [r7, #0]
 8011d7c:	781b      	ldrb	r3, [r3, #0]
 8011d7e:	009b      	lsls	r3, r3, #2
 8011d80:	441a      	add	r2, r3
 8011d82:	89fb      	ldrh	r3, [r7, #14]
 8011d84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d94:	b29b      	uxth	r3, r3
 8011d96:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011d98:	2300      	movs	r3, #0
}
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	3714      	adds	r7, #20
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da4:	4770      	bx	lr

08011da6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011da6:	b480      	push	{r7}
 8011da8:	b087      	sub	sp, #28
 8011daa:	af00      	add	r7, sp, #0
 8011dac:	6078      	str	r0, [r7, #4]
 8011dae:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8011db0:	683b      	ldr	r3, [r7, #0]
 8011db2:	785b      	ldrb	r3, [r3, #1]
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d04c      	beq.n	8011e52 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011db8:	687a      	ldr	r2, [r7, #4]
 8011dba:	683b      	ldr	r3, [r7, #0]
 8011dbc:	781b      	ldrb	r3, [r3, #0]
 8011dbe:	009b      	lsls	r3, r3, #2
 8011dc0:	4413      	add	r3, r2
 8011dc2:	881b      	ldrh	r3, [r3, #0]
 8011dc4:	823b      	strh	r3, [r7, #16]
 8011dc6:	8a3b      	ldrh	r3, [r7, #16]
 8011dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d01b      	beq.n	8011e08 <USB_EPClearStall+0x62>
 8011dd0:	687a      	ldr	r2, [r7, #4]
 8011dd2:	683b      	ldr	r3, [r7, #0]
 8011dd4:	781b      	ldrb	r3, [r3, #0]
 8011dd6:	009b      	lsls	r3, r3, #2
 8011dd8:	4413      	add	r3, r2
 8011dda:	881b      	ldrh	r3, [r3, #0]
 8011ddc:	b29b      	uxth	r3, r3
 8011dde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011de6:	81fb      	strh	r3, [r7, #14]
 8011de8:	687a      	ldr	r2, [r7, #4]
 8011dea:	683b      	ldr	r3, [r7, #0]
 8011dec:	781b      	ldrb	r3, [r3, #0]
 8011dee:	009b      	lsls	r3, r3, #2
 8011df0:	441a      	add	r2, r3
 8011df2:	89fb      	ldrh	r3, [r7, #14]
 8011df4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011df8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011dfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e00:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011e04:	b29b      	uxth	r3, r3
 8011e06:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8011e08:	683b      	ldr	r3, [r7, #0]
 8011e0a:	78db      	ldrb	r3, [r3, #3]
 8011e0c:	2b01      	cmp	r3, #1
 8011e0e:	d06c      	beq.n	8011eea <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011e10:	687a      	ldr	r2, [r7, #4]
 8011e12:	683b      	ldr	r3, [r7, #0]
 8011e14:	781b      	ldrb	r3, [r3, #0]
 8011e16:	009b      	lsls	r3, r3, #2
 8011e18:	4413      	add	r3, r2
 8011e1a:	881b      	ldrh	r3, [r3, #0]
 8011e1c:	b29b      	uxth	r3, r3
 8011e1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011e26:	81bb      	strh	r3, [r7, #12]
 8011e28:	89bb      	ldrh	r3, [r7, #12]
 8011e2a:	f083 0320 	eor.w	r3, r3, #32
 8011e2e:	81bb      	strh	r3, [r7, #12]
 8011e30:	687a      	ldr	r2, [r7, #4]
 8011e32:	683b      	ldr	r3, [r7, #0]
 8011e34:	781b      	ldrb	r3, [r3, #0]
 8011e36:	009b      	lsls	r3, r3, #2
 8011e38:	441a      	add	r2, r3
 8011e3a:	89bb      	ldrh	r3, [r7, #12]
 8011e3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e4c:	b29b      	uxth	r3, r3
 8011e4e:	8013      	strh	r3, [r2, #0]
 8011e50:	e04b      	b.n	8011eea <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011e52:	687a      	ldr	r2, [r7, #4]
 8011e54:	683b      	ldr	r3, [r7, #0]
 8011e56:	781b      	ldrb	r3, [r3, #0]
 8011e58:	009b      	lsls	r3, r3, #2
 8011e5a:	4413      	add	r3, r2
 8011e5c:	881b      	ldrh	r3, [r3, #0]
 8011e5e:	82fb      	strh	r3, [r7, #22]
 8011e60:	8afb      	ldrh	r3, [r7, #22]
 8011e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d01b      	beq.n	8011ea2 <USB_EPClearStall+0xfc>
 8011e6a:	687a      	ldr	r2, [r7, #4]
 8011e6c:	683b      	ldr	r3, [r7, #0]
 8011e6e:	781b      	ldrb	r3, [r3, #0]
 8011e70:	009b      	lsls	r3, r3, #2
 8011e72:	4413      	add	r3, r2
 8011e74:	881b      	ldrh	r3, [r3, #0]
 8011e76:	b29b      	uxth	r3, r3
 8011e78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e80:	82bb      	strh	r3, [r7, #20]
 8011e82:	687a      	ldr	r2, [r7, #4]
 8011e84:	683b      	ldr	r3, [r7, #0]
 8011e86:	781b      	ldrb	r3, [r3, #0]
 8011e88:	009b      	lsls	r3, r3, #2
 8011e8a:	441a      	add	r2, r3
 8011e8c:	8abb      	ldrh	r3, [r7, #20]
 8011e8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e9e:	b29b      	uxth	r3, r3
 8011ea0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011ea2:	687a      	ldr	r2, [r7, #4]
 8011ea4:	683b      	ldr	r3, [r7, #0]
 8011ea6:	781b      	ldrb	r3, [r3, #0]
 8011ea8:	009b      	lsls	r3, r3, #2
 8011eaa:	4413      	add	r3, r2
 8011eac:	881b      	ldrh	r3, [r3, #0]
 8011eae:	b29b      	uxth	r3, r3
 8011eb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011eb8:	827b      	strh	r3, [r7, #18]
 8011eba:	8a7b      	ldrh	r3, [r7, #18]
 8011ebc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011ec0:	827b      	strh	r3, [r7, #18]
 8011ec2:	8a7b      	ldrh	r3, [r7, #18]
 8011ec4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011ec8:	827b      	strh	r3, [r7, #18]
 8011eca:	687a      	ldr	r2, [r7, #4]
 8011ecc:	683b      	ldr	r3, [r7, #0]
 8011ece:	781b      	ldrb	r3, [r3, #0]
 8011ed0:	009b      	lsls	r3, r3, #2
 8011ed2:	441a      	add	r2, r3
 8011ed4:	8a7b      	ldrh	r3, [r7, #18]
 8011ed6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011eda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ede:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ee6:	b29b      	uxth	r3, r3
 8011ee8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011eea:	2300      	movs	r3, #0
}
 8011eec:	4618      	mov	r0, r3
 8011eee:	371c      	adds	r7, #28
 8011ef0:	46bd      	mov	sp, r7
 8011ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ef6:	4770      	bx	lr

08011ef8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8011ef8:	b480      	push	{r7}
 8011efa:	b083      	sub	sp, #12
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	6078      	str	r0, [r7, #4]
 8011f00:	460b      	mov	r3, r1
 8011f02:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8011f04:	78fb      	ldrb	r3, [r7, #3]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d103      	bne.n	8011f12 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	2280      	movs	r2, #128	@ 0x80
 8011f0e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8011f12:	2300      	movs	r3, #0
}
 8011f14:	4618      	mov	r0, r3
 8011f16:	370c      	adds	r7, #12
 8011f18:	46bd      	mov	sp, r7
 8011f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f1e:	4770      	bx	lr

08011f20 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8011f20:	b480      	push	{r7}
 8011f22:	b083      	sub	sp, #12
 8011f24:	af00      	add	r7, sp, #0
 8011f26:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8011f2e:	b29b      	uxth	r3, r3
 8011f30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f38:	b29a      	uxth	r2, r3
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8011f40:	2300      	movs	r3, #0
}
 8011f42:	4618      	mov	r0, r3
 8011f44:	370c      	adds	r7, #12
 8011f46:	46bd      	mov	sp, r7
 8011f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f4c:	4770      	bx	lr

08011f4e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8011f4e:	b480      	push	{r7}
 8011f50:	b085      	sub	sp, #20
 8011f52:	af00      	add	r7, sp, #0
 8011f54:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8011f5c:	b29b      	uxth	r3, r3
 8011f5e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8011f60:	68fb      	ldr	r3, [r7, #12]
}
 8011f62:	4618      	mov	r0, r3
 8011f64:	3714      	adds	r7, #20
 8011f66:	46bd      	mov	sp, r7
 8011f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f6c:	4770      	bx	lr

08011f6e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011f6e:	b480      	push	{r7}
 8011f70:	b08b      	sub	sp, #44	@ 0x2c
 8011f72:	af00      	add	r7, sp, #0
 8011f74:	60f8      	str	r0, [r7, #12]
 8011f76:	60b9      	str	r1, [r7, #8]
 8011f78:	4611      	mov	r1, r2
 8011f7a:	461a      	mov	r2, r3
 8011f7c:	460b      	mov	r3, r1
 8011f7e:	80fb      	strh	r3, [r7, #6]
 8011f80:	4613      	mov	r3, r2
 8011f82:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8011f84:	88bb      	ldrh	r3, [r7, #4]
 8011f86:	3301      	adds	r3, #1
 8011f88:	085b      	lsrs	r3, r3, #1
 8011f8a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011f90:	68bb      	ldr	r3, [r7, #8]
 8011f92:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011f94:	88fa      	ldrh	r2, [r7, #6]
 8011f96:	697b      	ldr	r3, [r7, #20]
 8011f98:	4413      	add	r3, r2
 8011f9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011f9e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011fa0:	69bb      	ldr	r3, [r7, #24]
 8011fa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8011fa4:	e01c      	b.n	8011fe0 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8011fa6:	69fb      	ldr	r3, [r7, #28]
 8011fa8:	781b      	ldrb	r3, [r3, #0]
 8011faa:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8011fac:	69fb      	ldr	r3, [r7, #28]
 8011fae:	3301      	adds	r3, #1
 8011fb0:	781b      	ldrb	r3, [r3, #0]
 8011fb2:	b21b      	sxth	r3, r3
 8011fb4:	021b      	lsls	r3, r3, #8
 8011fb6:	b21a      	sxth	r2, r3
 8011fb8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011fbc:	4313      	orrs	r3, r2
 8011fbe:	b21b      	sxth	r3, r3
 8011fc0:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8011fc2:	6a3b      	ldr	r3, [r7, #32]
 8011fc4:	8a7a      	ldrh	r2, [r7, #18]
 8011fc6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8011fc8:	6a3b      	ldr	r3, [r7, #32]
 8011fca:	3302      	adds	r3, #2
 8011fcc:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8011fce:	69fb      	ldr	r3, [r7, #28]
 8011fd0:	3301      	adds	r3, #1
 8011fd2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8011fd4:	69fb      	ldr	r3, [r7, #28]
 8011fd6:	3301      	adds	r3, #1
 8011fd8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fdc:	3b01      	subs	r3, #1
 8011fde:	627b      	str	r3, [r7, #36]	@ 0x24
 8011fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d1df      	bne.n	8011fa6 <USB_WritePMA+0x38>
  }
}
 8011fe6:	bf00      	nop
 8011fe8:	bf00      	nop
 8011fea:	372c      	adds	r7, #44	@ 0x2c
 8011fec:	46bd      	mov	sp, r7
 8011fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff2:	4770      	bx	lr

08011ff4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011ff4:	b480      	push	{r7}
 8011ff6:	b08b      	sub	sp, #44	@ 0x2c
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	60f8      	str	r0, [r7, #12]
 8011ffc:	60b9      	str	r1, [r7, #8]
 8011ffe:	4611      	mov	r1, r2
 8012000:	461a      	mov	r2, r3
 8012002:	460b      	mov	r3, r1
 8012004:	80fb      	strh	r3, [r7, #6]
 8012006:	4613      	mov	r3, r2
 8012008:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 801200a:	88bb      	ldrh	r3, [r7, #4]
 801200c:	085b      	lsrs	r3, r3, #1
 801200e:	b29b      	uxth	r3, r3
 8012010:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012016:	68bb      	ldr	r3, [r7, #8]
 8012018:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801201a:	88fa      	ldrh	r2, [r7, #6]
 801201c:	697b      	ldr	r3, [r7, #20]
 801201e:	4413      	add	r3, r2
 8012020:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012024:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012026:	69bb      	ldr	r3, [r7, #24]
 8012028:	627b      	str	r3, [r7, #36]	@ 0x24
 801202a:	e018      	b.n	801205e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 801202c:	6a3b      	ldr	r3, [r7, #32]
 801202e:	881b      	ldrh	r3, [r3, #0]
 8012030:	b29b      	uxth	r3, r3
 8012032:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8012034:	6a3b      	ldr	r3, [r7, #32]
 8012036:	3302      	adds	r3, #2
 8012038:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 801203a:	693b      	ldr	r3, [r7, #16]
 801203c:	b2da      	uxtb	r2, r3
 801203e:	69fb      	ldr	r3, [r7, #28]
 8012040:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012042:	69fb      	ldr	r3, [r7, #28]
 8012044:	3301      	adds	r3, #1
 8012046:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8012048:	693b      	ldr	r3, [r7, #16]
 801204a:	0a1b      	lsrs	r3, r3, #8
 801204c:	b2da      	uxtb	r2, r3
 801204e:	69fb      	ldr	r3, [r7, #28]
 8012050:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012052:	69fb      	ldr	r3, [r7, #28]
 8012054:	3301      	adds	r3, #1
 8012056:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801205a:	3b01      	subs	r3, #1
 801205c:	627b      	str	r3, [r7, #36]	@ 0x24
 801205e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012060:	2b00      	cmp	r3, #0
 8012062:	d1e3      	bne.n	801202c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8012064:	88bb      	ldrh	r3, [r7, #4]
 8012066:	f003 0301 	and.w	r3, r3, #1
 801206a:	b29b      	uxth	r3, r3
 801206c:	2b00      	cmp	r3, #0
 801206e:	d007      	beq.n	8012080 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8012070:	6a3b      	ldr	r3, [r7, #32]
 8012072:	881b      	ldrh	r3, [r3, #0]
 8012074:	b29b      	uxth	r3, r3
 8012076:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012078:	693b      	ldr	r3, [r7, #16]
 801207a:	b2da      	uxtb	r2, r3
 801207c:	69fb      	ldr	r3, [r7, #28]
 801207e:	701a      	strb	r2, [r3, #0]
  }
}
 8012080:	bf00      	nop
 8012082:	372c      	adds	r7, #44	@ 0x2c
 8012084:	46bd      	mov	sp, r7
 8012086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801208a:	4770      	bx	lr

0801208c <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 801208c:	b580      	push	{r7, lr}
 801208e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8012090:	4907      	ldr	r1, [pc, #28]	@ (80120b0 <MX_FATFS_Init+0x24>)
 8012092:	4808      	ldr	r0, [pc, #32]	@ (80120b4 <MX_FATFS_Init+0x28>)
 8012094:	f004 fc44 	bl	8016920 <FATFS_LinkDriver>
 8012098:	4603      	mov	r3, r0
 801209a:	2b00      	cmp	r3, #0
 801209c:	d002      	beq.n	80120a4 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 801209e:	f04f 33ff 	mov.w	r3, #4294967295
 80120a2:	e003      	b.n	80120ac <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 80120a4:	4b04      	ldr	r3, [pc, #16]	@ (80120b8 <MX_FATFS_Init+0x2c>)
 80120a6:	2201      	movs	r2, #1
 80120a8:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 80120aa:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 80120ac:	4618      	mov	r0, r3
 80120ae:	bd80      	pop	{r7, pc}
 80120b0:	20002904 	.word	0x20002904
 80120b4:	20000014 	.word	0x20000014
 80120b8:	20002908 	.word	0x20002908

080120bc <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80120bc:	b480      	push	{r7}
 80120be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80120c0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80120c2:	4618      	mov	r0, r3
 80120c4:	46bd      	mov	sp, r7
 80120c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ca:	4770      	bx	lr

080120cc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80120cc:	b580      	push	{r7, lr}
 80120ce:	b082      	sub	sp, #8
 80120d0:	af00      	add	r7, sp, #0
 80120d2:	4603      	mov	r3, r0
 80120d4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 80120d6:	79fb      	ldrb	r3, [r7, #7]
 80120d8:	4618      	mov	r0, r3
 80120da:	f7f5 f9bf 	bl	800745c <USER_SPI_initialize>
 80120de:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80120e0:	4618      	mov	r0, r3
 80120e2:	3708      	adds	r7, #8
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bd80      	pop	{r7, pc}

080120e8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80120e8:	b580      	push	{r7, lr}
 80120ea:	b082      	sub	sp, #8
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	4603      	mov	r3, r0
 80120f0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 80120f2:	79fb      	ldrb	r3, [r7, #7]
 80120f4:	4618      	mov	r0, r3
 80120f6:	f7f5 fa9d 	bl	8007634 <USER_SPI_status>
 80120fa:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80120fc:	4618      	mov	r0, r3
 80120fe:	3708      	adds	r7, #8
 8012100:	46bd      	mov	sp, r7
 8012102:	bd80      	pop	{r7, pc}

08012104 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8012104:	b580      	push	{r7, lr}
 8012106:	b084      	sub	sp, #16
 8012108:	af00      	add	r7, sp, #0
 801210a:	60b9      	str	r1, [r7, #8]
 801210c:	607a      	str	r2, [r7, #4]
 801210e:	603b      	str	r3, [r7, #0]
 8012110:	4603      	mov	r3, r0
 8012112:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8012114:	7bf8      	ldrb	r0, [r7, #15]
 8012116:	683b      	ldr	r3, [r7, #0]
 8012118:	687a      	ldr	r2, [r7, #4]
 801211a:	68b9      	ldr	r1, [r7, #8]
 801211c:	f7f5 faa0 	bl	8007660 <USER_SPI_read>
 8012120:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8012122:	4618      	mov	r0, r3
 8012124:	3710      	adds	r7, #16
 8012126:	46bd      	mov	sp, r7
 8012128:	bd80      	pop	{r7, pc}

0801212a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 801212a:	b580      	push	{r7, lr}
 801212c:	b084      	sub	sp, #16
 801212e:	af00      	add	r7, sp, #0
 8012130:	60b9      	str	r1, [r7, #8]
 8012132:	607a      	str	r2, [r7, #4]
 8012134:	603b      	str	r3, [r7, #0]
 8012136:	4603      	mov	r3, r0
 8012138:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 801213a:	7bf8      	ldrb	r0, [r7, #15]
 801213c:	683b      	ldr	r3, [r7, #0]
 801213e:	687a      	ldr	r2, [r7, #4]
 8012140:	68b9      	ldr	r1, [r7, #8]
 8012142:	f7f5 faf3 	bl	800772c <USER_SPI_write>
 8012146:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8012148:	4618      	mov	r0, r3
 801214a:	3710      	adds	r7, #16
 801214c:	46bd      	mov	sp, r7
 801214e:	bd80      	pop	{r7, pc}

08012150 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8012150:	b580      	push	{r7, lr}
 8012152:	b082      	sub	sp, #8
 8012154:	af00      	add	r7, sp, #0
 8012156:	4603      	mov	r3, r0
 8012158:	603a      	str	r2, [r7, #0]
 801215a:	71fb      	strb	r3, [r7, #7]
 801215c:	460b      	mov	r3, r1
 801215e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8012160:	79b9      	ldrb	r1, [r7, #6]
 8012162:	79fb      	ldrb	r3, [r7, #7]
 8012164:	683a      	ldr	r2, [r7, #0]
 8012166:	4618      	mov	r0, r3
 8012168:	f7f5 fb5c 	bl	8007824 <USER_SPI_ioctl>
 801216c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 801216e:	4618      	mov	r0, r3
 8012170:	3708      	adds	r7, #8
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}

08012176 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012176:	b580      	push	{r7, lr}
 8012178:	b084      	sub	sp, #16
 801217a:	af00      	add	r7, sp, #0
 801217c:	6078      	str	r0, [r7, #4]
 801217e:	460b      	mov	r3, r1
 8012180:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012182:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8012186:	f005 f961 	bl	801744c <USBD_static_malloc>
 801218a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d105      	bne.n	801219e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	2200      	movs	r2, #0
 8012196:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 801219a:	2302      	movs	r3, #2
 801219c:	e066      	b.n	801226c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	68fa      	ldr	r2, [r7, #12]
 80121a2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	7c1b      	ldrb	r3, [r3, #16]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d119      	bne.n	80121e2 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80121ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80121b2:	2202      	movs	r2, #2
 80121b4:	2181      	movs	r1, #129	@ 0x81
 80121b6:	6878      	ldr	r0, [r7, #4]
 80121b8:	f004 ffef 	bl	801719a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	2201      	movs	r2, #1
 80121c0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80121c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80121c6:	2202      	movs	r2, #2
 80121c8:	2101      	movs	r1, #1
 80121ca:	6878      	ldr	r0, [r7, #4]
 80121cc:	f004 ffe5 	bl	801719a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	2201      	movs	r2, #1
 80121d4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	2210      	movs	r2, #16
 80121dc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 80121e0:	e016      	b.n	8012210 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80121e2:	2340      	movs	r3, #64	@ 0x40
 80121e4:	2202      	movs	r2, #2
 80121e6:	2181      	movs	r1, #129	@ 0x81
 80121e8:	6878      	ldr	r0, [r7, #4]
 80121ea:	f004 ffd6 	bl	801719a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2201      	movs	r2, #1
 80121f2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80121f4:	2340      	movs	r3, #64	@ 0x40
 80121f6:	2202      	movs	r2, #2
 80121f8:	2101      	movs	r1, #1
 80121fa:	6878      	ldr	r0, [r7, #4]
 80121fc:	f004 ffcd 	bl	801719a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	2201      	movs	r2, #1
 8012204:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	2210      	movs	r2, #16
 801220c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012210:	2308      	movs	r3, #8
 8012212:	2203      	movs	r2, #3
 8012214:	2182      	movs	r1, #130	@ 0x82
 8012216:	6878      	ldr	r0, [r7, #4]
 8012218:	f004 ffbf 	bl	801719a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	2201      	movs	r2, #1
 8012220:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801222e:	68fb      	ldr	r3, [r7, #12]
 8012230:	2200      	movs	r2, #0
 8012232:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	2200      	movs	r2, #0
 801223a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	7c1b      	ldrb	r3, [r3, #16]
 8012242:	2b00      	cmp	r3, #0
 8012244:	d109      	bne.n	801225a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012246:	68fb      	ldr	r3, [r7, #12]
 8012248:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801224c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012250:	2101      	movs	r1, #1
 8012252:	6878      	ldr	r0, [r7, #4]
 8012254:	f005 f890 	bl	8017378 <USBD_LL_PrepareReceive>
 8012258:	e007      	b.n	801226a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012260:	2340      	movs	r3, #64	@ 0x40
 8012262:	2101      	movs	r1, #1
 8012264:	6878      	ldr	r0, [r7, #4]
 8012266:	f005 f887 	bl	8017378 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801226a:	2300      	movs	r3, #0
}
 801226c:	4618      	mov	r0, r3
 801226e:	3710      	adds	r7, #16
 8012270:	46bd      	mov	sp, r7
 8012272:	bd80      	pop	{r7, pc}

08012274 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012274:	b580      	push	{r7, lr}
 8012276:	b082      	sub	sp, #8
 8012278:	af00      	add	r7, sp, #0
 801227a:	6078      	str	r0, [r7, #4]
 801227c:	460b      	mov	r3, r1
 801227e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8012280:	2181      	movs	r1, #129	@ 0x81
 8012282:	6878      	ldr	r0, [r7, #4]
 8012284:	f004 ffaf 	bl	80171e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	2200      	movs	r2, #0
 801228c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 801228e:	2101      	movs	r1, #1
 8012290:	6878      	ldr	r0, [r7, #4]
 8012292:	f004 ffa8 	bl	80171e6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	2200      	movs	r2, #0
 801229a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 801229e:	2182      	movs	r1, #130	@ 0x82
 80122a0:	6878      	ldr	r0, [r7, #4]
 80122a2:	f004 ffa0 	bl	80171e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	2200      	movs	r2, #0
 80122aa:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	2200      	movs	r2, #0
 80122b2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d00e      	beq.n	80122de <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80122c6:	685b      	ldr	r3, [r3, #4]
 80122c8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80122d0:	4618      	mov	r0, r3
 80122d2:	f005 f8c9 	bl	8017468 <USBD_static_free>
    pdev->pClassData = NULL;
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	2200      	movs	r2, #0
 80122da:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80122de:	2300      	movs	r3, #0
}
 80122e0:	4618      	mov	r0, r3
 80122e2:	3708      	adds	r7, #8
 80122e4:	46bd      	mov	sp, r7
 80122e6:	bd80      	pop	{r7, pc}

080122e8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	b086      	sub	sp, #24
 80122ec:	af00      	add	r7, sp, #0
 80122ee:	6078      	str	r0, [r7, #4]
 80122f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80122f8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80122fa:	2300      	movs	r3, #0
 80122fc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80122fe:	2300      	movs	r3, #0
 8012300:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8012302:	2300      	movs	r3, #0
 8012304:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8012306:	693b      	ldr	r3, [r7, #16]
 8012308:	2b00      	cmp	r3, #0
 801230a:	d101      	bne.n	8012310 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 801230c:	2303      	movs	r3, #3
 801230e:	e0af      	b.n	8012470 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012310:	683b      	ldr	r3, [r7, #0]
 8012312:	781b      	ldrb	r3, [r3, #0]
 8012314:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012318:	2b00      	cmp	r3, #0
 801231a:	d03f      	beq.n	801239c <USBD_CDC_Setup+0xb4>
 801231c:	2b20      	cmp	r3, #32
 801231e:	f040 809f 	bne.w	8012460 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8012322:	683b      	ldr	r3, [r7, #0]
 8012324:	88db      	ldrh	r3, [r3, #6]
 8012326:	2b00      	cmp	r3, #0
 8012328:	d02e      	beq.n	8012388 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801232a:	683b      	ldr	r3, [r7, #0]
 801232c:	781b      	ldrb	r3, [r3, #0]
 801232e:	b25b      	sxtb	r3, r3
 8012330:	2b00      	cmp	r3, #0
 8012332:	da16      	bge.n	8012362 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801233a:	689b      	ldr	r3, [r3, #8]
 801233c:	683a      	ldr	r2, [r7, #0]
 801233e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8012340:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012342:	683a      	ldr	r2, [r7, #0]
 8012344:	88d2      	ldrh	r2, [r2, #6]
 8012346:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8012348:	683b      	ldr	r3, [r7, #0]
 801234a:	88db      	ldrh	r3, [r3, #6]
 801234c:	2b07      	cmp	r3, #7
 801234e:	bf28      	it	cs
 8012350:	2307      	movcs	r3, #7
 8012352:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8012354:	693b      	ldr	r3, [r7, #16]
 8012356:	89fa      	ldrh	r2, [r7, #14]
 8012358:	4619      	mov	r1, r3
 801235a:	6878      	ldr	r0, [r7, #4]
 801235c:	f001 facf 	bl	80138fe <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8012360:	e085      	b.n	801246e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8012362:	683b      	ldr	r3, [r7, #0]
 8012364:	785a      	ldrb	r2, [r3, #1]
 8012366:	693b      	ldr	r3, [r7, #16]
 8012368:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 801236c:	683b      	ldr	r3, [r7, #0]
 801236e:	88db      	ldrh	r3, [r3, #6]
 8012370:	b2da      	uxtb	r2, r3
 8012372:	693b      	ldr	r3, [r7, #16]
 8012374:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012378:	6939      	ldr	r1, [r7, #16]
 801237a:	683b      	ldr	r3, [r7, #0]
 801237c:	88db      	ldrh	r3, [r3, #6]
 801237e:	461a      	mov	r2, r3
 8012380:	6878      	ldr	r0, [r7, #4]
 8012382:	f001 fae8 	bl	8013956 <USBD_CtlPrepareRx>
      break;
 8012386:	e072      	b.n	801246e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801238e:	689b      	ldr	r3, [r3, #8]
 8012390:	683a      	ldr	r2, [r7, #0]
 8012392:	7850      	ldrb	r0, [r2, #1]
 8012394:	2200      	movs	r2, #0
 8012396:	6839      	ldr	r1, [r7, #0]
 8012398:	4798      	blx	r3
      break;
 801239a:	e068      	b.n	801246e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801239c:	683b      	ldr	r3, [r7, #0]
 801239e:	785b      	ldrb	r3, [r3, #1]
 80123a0:	2b0b      	cmp	r3, #11
 80123a2:	d852      	bhi.n	801244a <USBD_CDC_Setup+0x162>
 80123a4:	a201      	add	r2, pc, #4	@ (adr r2, 80123ac <USBD_CDC_Setup+0xc4>)
 80123a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123aa:	bf00      	nop
 80123ac:	080123dd 	.word	0x080123dd
 80123b0:	08012459 	.word	0x08012459
 80123b4:	0801244b 	.word	0x0801244b
 80123b8:	0801244b 	.word	0x0801244b
 80123bc:	0801244b 	.word	0x0801244b
 80123c0:	0801244b 	.word	0x0801244b
 80123c4:	0801244b 	.word	0x0801244b
 80123c8:	0801244b 	.word	0x0801244b
 80123cc:	0801244b 	.word	0x0801244b
 80123d0:	0801244b 	.word	0x0801244b
 80123d4:	08012407 	.word	0x08012407
 80123d8:	08012431 	.word	0x08012431
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80123e2:	b2db      	uxtb	r3, r3
 80123e4:	2b03      	cmp	r3, #3
 80123e6:	d107      	bne.n	80123f8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80123e8:	f107 030a 	add.w	r3, r7, #10
 80123ec:	2202      	movs	r2, #2
 80123ee:	4619      	mov	r1, r3
 80123f0:	6878      	ldr	r0, [r7, #4]
 80123f2:	f001 fa84 	bl	80138fe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80123f6:	e032      	b.n	801245e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80123f8:	6839      	ldr	r1, [r7, #0]
 80123fa:	6878      	ldr	r0, [r7, #4]
 80123fc:	f001 fa0e 	bl	801381c <USBD_CtlError>
            ret = USBD_FAIL;
 8012400:	2303      	movs	r3, #3
 8012402:	75fb      	strb	r3, [r7, #23]
          break;
 8012404:	e02b      	b.n	801245e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801240c:	b2db      	uxtb	r3, r3
 801240e:	2b03      	cmp	r3, #3
 8012410:	d107      	bne.n	8012422 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8012412:	f107 030d 	add.w	r3, r7, #13
 8012416:	2201      	movs	r2, #1
 8012418:	4619      	mov	r1, r3
 801241a:	6878      	ldr	r0, [r7, #4]
 801241c:	f001 fa6f 	bl	80138fe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012420:	e01d      	b.n	801245e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8012422:	6839      	ldr	r1, [r7, #0]
 8012424:	6878      	ldr	r0, [r7, #4]
 8012426:	f001 f9f9 	bl	801381c <USBD_CtlError>
            ret = USBD_FAIL;
 801242a:	2303      	movs	r3, #3
 801242c:	75fb      	strb	r3, [r7, #23]
          break;
 801242e:	e016      	b.n	801245e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012436:	b2db      	uxtb	r3, r3
 8012438:	2b03      	cmp	r3, #3
 801243a:	d00f      	beq.n	801245c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 801243c:	6839      	ldr	r1, [r7, #0]
 801243e:	6878      	ldr	r0, [r7, #4]
 8012440:	f001 f9ec 	bl	801381c <USBD_CtlError>
            ret = USBD_FAIL;
 8012444:	2303      	movs	r3, #3
 8012446:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8012448:	e008      	b.n	801245c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801244a:	6839      	ldr	r1, [r7, #0]
 801244c:	6878      	ldr	r0, [r7, #4]
 801244e:	f001 f9e5 	bl	801381c <USBD_CtlError>
          ret = USBD_FAIL;
 8012452:	2303      	movs	r3, #3
 8012454:	75fb      	strb	r3, [r7, #23]
          break;
 8012456:	e002      	b.n	801245e <USBD_CDC_Setup+0x176>
          break;
 8012458:	bf00      	nop
 801245a:	e008      	b.n	801246e <USBD_CDC_Setup+0x186>
          break;
 801245c:	bf00      	nop
      }
      break;
 801245e:	e006      	b.n	801246e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8012460:	6839      	ldr	r1, [r7, #0]
 8012462:	6878      	ldr	r0, [r7, #4]
 8012464:	f001 f9da 	bl	801381c <USBD_CtlError>
      ret = USBD_FAIL;
 8012468:	2303      	movs	r3, #3
 801246a:	75fb      	strb	r3, [r7, #23]
      break;
 801246c:	bf00      	nop
  }

  return (uint8_t)ret;
 801246e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012470:	4618      	mov	r0, r3
 8012472:	3718      	adds	r7, #24
 8012474:	46bd      	mov	sp, r7
 8012476:	bd80      	pop	{r7, pc}

08012478 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012478:	b580      	push	{r7, lr}
 801247a:	b084      	sub	sp, #16
 801247c:	af00      	add	r7, sp, #0
 801247e:	6078      	str	r0, [r7, #4]
 8012480:	460b      	mov	r3, r1
 8012482:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801248a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012492:	2b00      	cmp	r3, #0
 8012494:	d101      	bne.n	801249a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012496:	2303      	movs	r3, #3
 8012498:	e04f      	b.n	801253a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80124a0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80124a2:	78fa      	ldrb	r2, [r7, #3]
 80124a4:	6879      	ldr	r1, [r7, #4]
 80124a6:	4613      	mov	r3, r2
 80124a8:	009b      	lsls	r3, r3, #2
 80124aa:	4413      	add	r3, r2
 80124ac:	009b      	lsls	r3, r3, #2
 80124ae:	440b      	add	r3, r1
 80124b0:	3318      	adds	r3, #24
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d029      	beq.n	801250c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80124b8:	78fa      	ldrb	r2, [r7, #3]
 80124ba:	6879      	ldr	r1, [r7, #4]
 80124bc:	4613      	mov	r3, r2
 80124be:	009b      	lsls	r3, r3, #2
 80124c0:	4413      	add	r3, r2
 80124c2:	009b      	lsls	r3, r3, #2
 80124c4:	440b      	add	r3, r1
 80124c6:	3318      	adds	r3, #24
 80124c8:	681a      	ldr	r2, [r3, #0]
 80124ca:	78f9      	ldrb	r1, [r7, #3]
 80124cc:	68f8      	ldr	r0, [r7, #12]
 80124ce:	460b      	mov	r3, r1
 80124d0:	009b      	lsls	r3, r3, #2
 80124d2:	440b      	add	r3, r1
 80124d4:	00db      	lsls	r3, r3, #3
 80124d6:	4403      	add	r3, r0
 80124d8:	3320      	adds	r3, #32
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	fbb2 f1f3 	udiv	r1, r2, r3
 80124e0:	fb01 f303 	mul.w	r3, r1, r3
 80124e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d110      	bne.n	801250c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80124ea:	78fa      	ldrb	r2, [r7, #3]
 80124ec:	6879      	ldr	r1, [r7, #4]
 80124ee:	4613      	mov	r3, r2
 80124f0:	009b      	lsls	r3, r3, #2
 80124f2:	4413      	add	r3, r2
 80124f4:	009b      	lsls	r3, r3, #2
 80124f6:	440b      	add	r3, r1
 80124f8:	3318      	adds	r3, #24
 80124fa:	2200      	movs	r2, #0
 80124fc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80124fe:	78f9      	ldrb	r1, [r7, #3]
 8012500:	2300      	movs	r3, #0
 8012502:	2200      	movs	r2, #0
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f004 ff16 	bl	8017336 <USBD_LL_Transmit>
 801250a:	e015      	b.n	8012538 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 801250c:	68bb      	ldr	r3, [r7, #8]
 801250e:	2200      	movs	r2, #0
 8012510:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801251a:	691b      	ldr	r3, [r3, #16]
 801251c:	2b00      	cmp	r3, #0
 801251e:	d00b      	beq.n	8012538 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012526:	691b      	ldr	r3, [r3, #16]
 8012528:	68ba      	ldr	r2, [r7, #8]
 801252a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801252e:	68ba      	ldr	r2, [r7, #8]
 8012530:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8012534:	78fa      	ldrb	r2, [r7, #3]
 8012536:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8012538:	2300      	movs	r3, #0
}
 801253a:	4618      	mov	r0, r3
 801253c:	3710      	adds	r7, #16
 801253e:	46bd      	mov	sp, r7
 8012540:	bd80      	pop	{r7, pc}

08012542 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012542:	b580      	push	{r7, lr}
 8012544:	b084      	sub	sp, #16
 8012546:	af00      	add	r7, sp, #0
 8012548:	6078      	str	r0, [r7, #4]
 801254a:	460b      	mov	r3, r1
 801254c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012554:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801255c:	2b00      	cmp	r3, #0
 801255e:	d101      	bne.n	8012564 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012560:	2303      	movs	r3, #3
 8012562:	e015      	b.n	8012590 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8012564:	78fb      	ldrb	r3, [r7, #3]
 8012566:	4619      	mov	r1, r3
 8012568:	6878      	ldr	r0, [r7, #4]
 801256a:	f004 ff26 	bl	80173ba <USBD_LL_GetRxDataSize>
 801256e:	4602      	mov	r2, r0
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801257c:	68db      	ldr	r3, [r3, #12]
 801257e:	68fa      	ldr	r2, [r7, #12]
 8012580:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8012584:	68fa      	ldr	r2, [r7, #12]
 8012586:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801258a:	4611      	mov	r1, r2
 801258c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801258e:	2300      	movs	r3, #0
}
 8012590:	4618      	mov	r0, r3
 8012592:	3710      	adds	r7, #16
 8012594:	46bd      	mov	sp, r7
 8012596:	bd80      	pop	{r7, pc}

08012598 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012598:	b580      	push	{r7, lr}
 801259a:	b084      	sub	sp, #16
 801259c:	af00      	add	r7, sp, #0
 801259e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80125a6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d101      	bne.n	80125b2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80125ae:	2303      	movs	r3, #3
 80125b0:	e01a      	b.n	80125e8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	d014      	beq.n	80125e6 <USBD_CDC_EP0_RxReady+0x4e>
 80125bc:	68fb      	ldr	r3, [r7, #12]
 80125be:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80125c2:	2bff      	cmp	r3, #255	@ 0xff
 80125c4:	d00f      	beq.n	80125e6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80125cc:	689b      	ldr	r3, [r3, #8]
 80125ce:	68fa      	ldr	r2, [r7, #12]
 80125d0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 80125d4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80125d6:	68fa      	ldr	r2, [r7, #12]
 80125d8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80125dc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	22ff      	movs	r2, #255	@ 0xff
 80125e2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80125e6:	2300      	movs	r3, #0
}
 80125e8:	4618      	mov	r0, r3
 80125ea:	3710      	adds	r7, #16
 80125ec:	46bd      	mov	sp, r7
 80125ee:	bd80      	pop	{r7, pc}

080125f0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80125f0:	b480      	push	{r7}
 80125f2:	b083      	sub	sp, #12
 80125f4:	af00      	add	r7, sp, #0
 80125f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	2243      	movs	r2, #67	@ 0x43
 80125fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80125fe:	4b03      	ldr	r3, [pc, #12]	@ (801260c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8012600:	4618      	mov	r0, r3
 8012602:	370c      	adds	r7, #12
 8012604:	46bd      	mov	sp, r7
 8012606:	f85d 7b04 	ldr.w	r7, [sp], #4
 801260a:	4770      	bx	lr
 801260c:	200000b0 	.word	0x200000b0

08012610 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012610:	b480      	push	{r7}
 8012612:	b083      	sub	sp, #12
 8012614:	af00      	add	r7, sp, #0
 8012616:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	2243      	movs	r2, #67	@ 0x43
 801261c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801261e:	4b03      	ldr	r3, [pc, #12]	@ (801262c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8012620:	4618      	mov	r0, r3
 8012622:	370c      	adds	r7, #12
 8012624:	46bd      	mov	sp, r7
 8012626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801262a:	4770      	bx	lr
 801262c:	2000006c 	.word	0x2000006c

08012630 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012630:	b480      	push	{r7}
 8012632:	b083      	sub	sp, #12
 8012634:	af00      	add	r7, sp, #0
 8012636:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	2243      	movs	r2, #67	@ 0x43
 801263c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801263e:	4b03      	ldr	r3, [pc, #12]	@ (801264c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8012640:	4618      	mov	r0, r3
 8012642:	370c      	adds	r7, #12
 8012644:	46bd      	mov	sp, r7
 8012646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801264a:	4770      	bx	lr
 801264c:	200000f4 	.word	0x200000f4

08012650 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012650:	b480      	push	{r7}
 8012652:	b083      	sub	sp, #12
 8012654:	af00      	add	r7, sp, #0
 8012656:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	220a      	movs	r2, #10
 801265c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801265e:	4b03      	ldr	r3, [pc, #12]	@ (801266c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012660:	4618      	mov	r0, r3
 8012662:	370c      	adds	r7, #12
 8012664:	46bd      	mov	sp, r7
 8012666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801266a:	4770      	bx	lr
 801266c:	20000028 	.word	0x20000028

08012670 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012670:	b480      	push	{r7}
 8012672:	b083      	sub	sp, #12
 8012674:	af00      	add	r7, sp, #0
 8012676:	6078      	str	r0, [r7, #4]
 8012678:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801267a:	683b      	ldr	r3, [r7, #0]
 801267c:	2b00      	cmp	r3, #0
 801267e:	d101      	bne.n	8012684 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012680:	2303      	movs	r3, #3
 8012682:	e004      	b.n	801268e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	683a      	ldr	r2, [r7, #0]
 8012688:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 801268c:	2300      	movs	r3, #0
}
 801268e:	4618      	mov	r0, r3
 8012690:	370c      	adds	r7, #12
 8012692:	46bd      	mov	sp, r7
 8012694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012698:	4770      	bx	lr

0801269a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801269a:	b480      	push	{r7}
 801269c:	b087      	sub	sp, #28
 801269e:	af00      	add	r7, sp, #0
 80126a0:	60f8      	str	r0, [r7, #12]
 80126a2:	60b9      	str	r1, [r7, #8]
 80126a4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80126a6:	68fb      	ldr	r3, [r7, #12]
 80126a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80126ac:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80126ae:	697b      	ldr	r3, [r7, #20]
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d101      	bne.n	80126b8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80126b4:	2303      	movs	r3, #3
 80126b6:	e008      	b.n	80126ca <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80126b8:	697b      	ldr	r3, [r7, #20]
 80126ba:	68ba      	ldr	r2, [r7, #8]
 80126bc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80126c0:	697b      	ldr	r3, [r7, #20]
 80126c2:	687a      	ldr	r2, [r7, #4]
 80126c4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80126c8:	2300      	movs	r3, #0
}
 80126ca:	4618      	mov	r0, r3
 80126cc:	371c      	adds	r7, #28
 80126ce:	46bd      	mov	sp, r7
 80126d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d4:	4770      	bx	lr

080126d6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80126d6:	b480      	push	{r7}
 80126d8:	b085      	sub	sp, #20
 80126da:	af00      	add	r7, sp, #0
 80126dc:	6078      	str	r0, [r7, #4]
 80126de:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80126e6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	d101      	bne.n	80126f2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80126ee:	2303      	movs	r3, #3
 80126f0:	e004      	b.n	80126fc <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80126f2:	68fb      	ldr	r3, [r7, #12]
 80126f4:	683a      	ldr	r2, [r7, #0]
 80126f6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80126fa:	2300      	movs	r3, #0
}
 80126fc:	4618      	mov	r0, r3
 80126fe:	3714      	adds	r7, #20
 8012700:	46bd      	mov	sp, r7
 8012702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012706:	4770      	bx	lr

08012708 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012708:	b580      	push	{r7, lr}
 801270a:	b084      	sub	sp, #16
 801270c:	af00      	add	r7, sp, #0
 801270e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012716:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8012718:	2301      	movs	r3, #1
 801271a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012722:	2b00      	cmp	r3, #0
 8012724:	d101      	bne.n	801272a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012726:	2303      	movs	r3, #3
 8012728:	e01a      	b.n	8012760 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 801272a:	68bb      	ldr	r3, [r7, #8]
 801272c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012730:	2b00      	cmp	r3, #0
 8012732:	d114      	bne.n	801275e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012734:	68bb      	ldr	r3, [r7, #8]
 8012736:	2201      	movs	r2, #1
 8012738:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 801273c:	68bb      	ldr	r3, [r7, #8]
 801273e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8012746:	68bb      	ldr	r3, [r7, #8]
 8012748:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801274c:	68bb      	ldr	r3, [r7, #8]
 801274e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8012752:	2181      	movs	r1, #129	@ 0x81
 8012754:	6878      	ldr	r0, [r7, #4]
 8012756:	f004 fdee 	bl	8017336 <USBD_LL_Transmit>

    ret = USBD_OK;
 801275a:	2300      	movs	r3, #0
 801275c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801275e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012760:	4618      	mov	r0, r3
 8012762:	3710      	adds	r7, #16
 8012764:	46bd      	mov	sp, r7
 8012766:	bd80      	pop	{r7, pc}

08012768 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012768:	b580      	push	{r7, lr}
 801276a:	b084      	sub	sp, #16
 801276c:	af00      	add	r7, sp, #0
 801276e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012776:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801277e:	2b00      	cmp	r3, #0
 8012780:	d101      	bne.n	8012786 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012782:	2303      	movs	r3, #3
 8012784:	e016      	b.n	80127b4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	7c1b      	ldrb	r3, [r3, #16]
 801278a:	2b00      	cmp	r3, #0
 801278c:	d109      	bne.n	80127a2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012794:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012798:	2101      	movs	r1, #1
 801279a:	6878      	ldr	r0, [r7, #4]
 801279c:	f004 fdec 	bl	8017378 <USBD_LL_PrepareReceive>
 80127a0:	e007      	b.n	80127b2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80127a8:	2340      	movs	r3, #64	@ 0x40
 80127aa:	2101      	movs	r1, #1
 80127ac:	6878      	ldr	r0, [r7, #4]
 80127ae:	f004 fde3 	bl	8017378 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80127b2:	2300      	movs	r3, #0
}
 80127b4:	4618      	mov	r0, r3
 80127b6:	3710      	adds	r7, #16
 80127b8:	46bd      	mov	sp, r7
 80127ba:	bd80      	pop	{r7, pc}

080127bc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80127bc:	b580      	push	{r7, lr}
 80127be:	b086      	sub	sp, #24
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	60f8      	str	r0, [r7, #12]
 80127c4:	60b9      	str	r1, [r7, #8]
 80127c6:	4613      	mov	r3, r2
 80127c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d101      	bne.n	80127d4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80127d0:	2303      	movs	r3, #3
 80127d2:	e01f      	b.n	8012814 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	2200      	movs	r2, #0
 80127d8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 80127dc:	68fb      	ldr	r3, [r7, #12]
 80127de:	2200      	movs	r2, #0
 80127e0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	2200      	movs	r2, #0
 80127e8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80127ec:	68bb      	ldr	r3, [r7, #8]
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d003      	beq.n	80127fa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	68ba      	ldr	r2, [r7, #8]
 80127f6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	2201      	movs	r2, #1
 80127fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012802:	68fb      	ldr	r3, [r7, #12]
 8012804:	79fa      	ldrb	r2, [r7, #7]
 8012806:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012808:	68f8      	ldr	r0, [r7, #12]
 801280a:	f004 fc4b 	bl	80170a4 <USBD_LL_Init>
 801280e:	4603      	mov	r3, r0
 8012810:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012812:	7dfb      	ldrb	r3, [r7, #23]
}
 8012814:	4618      	mov	r0, r3
 8012816:	3718      	adds	r7, #24
 8012818:	46bd      	mov	sp, r7
 801281a:	bd80      	pop	{r7, pc}

0801281c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801281c:	b580      	push	{r7, lr}
 801281e:	b084      	sub	sp, #16
 8012820:	af00      	add	r7, sp, #0
 8012822:	6078      	str	r0, [r7, #4]
 8012824:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012826:	2300      	movs	r3, #0
 8012828:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801282a:	683b      	ldr	r3, [r7, #0]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d101      	bne.n	8012834 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8012830:	2303      	movs	r3, #3
 8012832:	e016      	b.n	8012862 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	683a      	ldr	r2, [r7, #0]
 8012838:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012844:	2b00      	cmp	r3, #0
 8012846:	d00b      	beq.n	8012860 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801284e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012850:	f107 020e 	add.w	r2, r7, #14
 8012854:	4610      	mov	r0, r2
 8012856:	4798      	blx	r3
 8012858:	4602      	mov	r2, r0
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8012860:	2300      	movs	r3, #0
}
 8012862:	4618      	mov	r0, r3
 8012864:	3710      	adds	r7, #16
 8012866:	46bd      	mov	sp, r7
 8012868:	bd80      	pop	{r7, pc}

0801286a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801286a:	b580      	push	{r7, lr}
 801286c:	b082      	sub	sp, #8
 801286e:	af00      	add	r7, sp, #0
 8012870:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012872:	6878      	ldr	r0, [r7, #4]
 8012874:	f004 fc76 	bl	8017164 <USBD_LL_Start>
 8012878:	4603      	mov	r3, r0
}
 801287a:	4618      	mov	r0, r3
 801287c:	3708      	adds	r7, #8
 801287e:	46bd      	mov	sp, r7
 8012880:	bd80      	pop	{r7, pc}

08012882 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8012882:	b480      	push	{r7}
 8012884:	b083      	sub	sp, #12
 8012886:	af00      	add	r7, sp, #0
 8012888:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801288a:	2300      	movs	r3, #0
}
 801288c:	4618      	mov	r0, r3
 801288e:	370c      	adds	r7, #12
 8012890:	46bd      	mov	sp, r7
 8012892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012896:	4770      	bx	lr

08012898 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012898:	b580      	push	{r7, lr}
 801289a:	b084      	sub	sp, #16
 801289c:	af00      	add	r7, sp, #0
 801289e:	6078      	str	r0, [r7, #4]
 80128a0:	460b      	mov	r3, r1
 80128a2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80128a4:	2303      	movs	r3, #3
 80128a6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d009      	beq.n	80128c6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	78fa      	ldrb	r2, [r7, #3]
 80128bc:	4611      	mov	r1, r2
 80128be:	6878      	ldr	r0, [r7, #4]
 80128c0:	4798      	blx	r3
 80128c2:	4603      	mov	r3, r0
 80128c4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80128c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80128c8:	4618      	mov	r0, r3
 80128ca:	3710      	adds	r7, #16
 80128cc:	46bd      	mov	sp, r7
 80128ce:	bd80      	pop	{r7, pc}

080128d0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80128d0:	b580      	push	{r7, lr}
 80128d2:	b082      	sub	sp, #8
 80128d4:	af00      	add	r7, sp, #0
 80128d6:	6078      	str	r0, [r7, #4]
 80128d8:	460b      	mov	r3, r1
 80128da:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d007      	beq.n	80128f6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80128ec:	685b      	ldr	r3, [r3, #4]
 80128ee:	78fa      	ldrb	r2, [r7, #3]
 80128f0:	4611      	mov	r1, r2
 80128f2:	6878      	ldr	r0, [r7, #4]
 80128f4:	4798      	blx	r3
  }

  return USBD_OK;
 80128f6:	2300      	movs	r3, #0
}
 80128f8:	4618      	mov	r0, r3
 80128fa:	3708      	adds	r7, #8
 80128fc:	46bd      	mov	sp, r7
 80128fe:	bd80      	pop	{r7, pc}

08012900 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012900:	b580      	push	{r7, lr}
 8012902:	b084      	sub	sp, #16
 8012904:	af00      	add	r7, sp, #0
 8012906:	6078      	str	r0, [r7, #4]
 8012908:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012910:	6839      	ldr	r1, [r7, #0]
 8012912:	4618      	mov	r0, r3
 8012914:	f000 ff48 	bl	80137a8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	2201      	movs	r2, #1
 801291c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012926:	461a      	mov	r2, r3
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012934:	f003 031f 	and.w	r3, r3, #31
 8012938:	2b02      	cmp	r3, #2
 801293a:	d01a      	beq.n	8012972 <USBD_LL_SetupStage+0x72>
 801293c:	2b02      	cmp	r3, #2
 801293e:	d822      	bhi.n	8012986 <USBD_LL_SetupStage+0x86>
 8012940:	2b00      	cmp	r3, #0
 8012942:	d002      	beq.n	801294a <USBD_LL_SetupStage+0x4a>
 8012944:	2b01      	cmp	r3, #1
 8012946:	d00a      	beq.n	801295e <USBD_LL_SetupStage+0x5e>
 8012948:	e01d      	b.n	8012986 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012950:	4619      	mov	r1, r3
 8012952:	6878      	ldr	r0, [r7, #4]
 8012954:	f000 f9f0 	bl	8012d38 <USBD_StdDevReq>
 8012958:	4603      	mov	r3, r0
 801295a:	73fb      	strb	r3, [r7, #15]
      break;
 801295c:	e020      	b.n	80129a0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012964:	4619      	mov	r1, r3
 8012966:	6878      	ldr	r0, [r7, #4]
 8012968:	f000 fa54 	bl	8012e14 <USBD_StdItfReq>
 801296c:	4603      	mov	r3, r0
 801296e:	73fb      	strb	r3, [r7, #15]
      break;
 8012970:	e016      	b.n	80129a0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012978:	4619      	mov	r1, r3
 801297a:	6878      	ldr	r0, [r7, #4]
 801297c:	f000 fa93 	bl	8012ea6 <USBD_StdEPReq>
 8012980:	4603      	mov	r3, r0
 8012982:	73fb      	strb	r3, [r7, #15]
      break;
 8012984:	e00c      	b.n	80129a0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801298c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012990:	b2db      	uxtb	r3, r3
 8012992:	4619      	mov	r1, r3
 8012994:	6878      	ldr	r0, [r7, #4]
 8012996:	f004 fc45 	bl	8017224 <USBD_LL_StallEP>
 801299a:	4603      	mov	r3, r0
 801299c:	73fb      	strb	r3, [r7, #15]
      break;
 801299e:	bf00      	nop
  }

  return ret;
 80129a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80129a2:	4618      	mov	r0, r3
 80129a4:	3710      	adds	r7, #16
 80129a6:	46bd      	mov	sp, r7
 80129a8:	bd80      	pop	{r7, pc}

080129aa <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80129aa:	b580      	push	{r7, lr}
 80129ac:	b086      	sub	sp, #24
 80129ae:	af00      	add	r7, sp, #0
 80129b0:	60f8      	str	r0, [r7, #12]
 80129b2:	460b      	mov	r3, r1
 80129b4:	607a      	str	r2, [r7, #4]
 80129b6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80129b8:	7afb      	ldrb	r3, [r7, #11]
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d138      	bne.n	8012a30 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80129c4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80129c6:	68fb      	ldr	r3, [r7, #12]
 80129c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80129cc:	2b03      	cmp	r3, #3
 80129ce:	d14a      	bne.n	8012a66 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80129d0:	693b      	ldr	r3, [r7, #16]
 80129d2:	689a      	ldr	r2, [r3, #8]
 80129d4:	693b      	ldr	r3, [r7, #16]
 80129d6:	68db      	ldr	r3, [r3, #12]
 80129d8:	429a      	cmp	r2, r3
 80129da:	d913      	bls.n	8012a04 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80129dc:	693b      	ldr	r3, [r7, #16]
 80129de:	689a      	ldr	r2, [r3, #8]
 80129e0:	693b      	ldr	r3, [r7, #16]
 80129e2:	68db      	ldr	r3, [r3, #12]
 80129e4:	1ad2      	subs	r2, r2, r3
 80129e6:	693b      	ldr	r3, [r7, #16]
 80129e8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80129ea:	693b      	ldr	r3, [r7, #16]
 80129ec:	68da      	ldr	r2, [r3, #12]
 80129ee:	693b      	ldr	r3, [r7, #16]
 80129f0:	689b      	ldr	r3, [r3, #8]
 80129f2:	4293      	cmp	r3, r2
 80129f4:	bf28      	it	cs
 80129f6:	4613      	movcs	r3, r2
 80129f8:	461a      	mov	r2, r3
 80129fa:	6879      	ldr	r1, [r7, #4]
 80129fc:	68f8      	ldr	r0, [r7, #12]
 80129fe:	f000 ffc7 	bl	8013990 <USBD_CtlContinueRx>
 8012a02:	e030      	b.n	8012a66 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a04:	68fb      	ldr	r3, [r7, #12]
 8012a06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a0a:	b2db      	uxtb	r3, r3
 8012a0c:	2b03      	cmp	r3, #3
 8012a0e:	d10b      	bne.n	8012a28 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a16:	691b      	ldr	r3, [r3, #16]
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d005      	beq.n	8012a28 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8012a1c:	68fb      	ldr	r3, [r7, #12]
 8012a1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a22:	691b      	ldr	r3, [r3, #16]
 8012a24:	68f8      	ldr	r0, [r7, #12]
 8012a26:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012a28:	68f8      	ldr	r0, [r7, #12]
 8012a2a:	f000 ffc2 	bl	80139b2 <USBD_CtlSendStatus>
 8012a2e:	e01a      	b.n	8012a66 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a36:	b2db      	uxtb	r3, r3
 8012a38:	2b03      	cmp	r3, #3
 8012a3a:	d114      	bne.n	8012a66 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a42:	699b      	ldr	r3, [r3, #24]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d00e      	beq.n	8012a66 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8012a48:	68fb      	ldr	r3, [r7, #12]
 8012a4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a4e:	699b      	ldr	r3, [r3, #24]
 8012a50:	7afa      	ldrb	r2, [r7, #11]
 8012a52:	4611      	mov	r1, r2
 8012a54:	68f8      	ldr	r0, [r7, #12]
 8012a56:	4798      	blx	r3
 8012a58:	4603      	mov	r3, r0
 8012a5a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012a5c:	7dfb      	ldrb	r3, [r7, #23]
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d001      	beq.n	8012a66 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8012a62:	7dfb      	ldrb	r3, [r7, #23]
 8012a64:	e000      	b.n	8012a68 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8012a66:	2300      	movs	r3, #0
}
 8012a68:	4618      	mov	r0, r3
 8012a6a:	3718      	adds	r7, #24
 8012a6c:	46bd      	mov	sp, r7
 8012a6e:	bd80      	pop	{r7, pc}

08012a70 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012a70:	b580      	push	{r7, lr}
 8012a72:	b086      	sub	sp, #24
 8012a74:	af00      	add	r7, sp, #0
 8012a76:	60f8      	str	r0, [r7, #12]
 8012a78:	460b      	mov	r3, r1
 8012a7a:	607a      	str	r2, [r7, #4]
 8012a7c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012a7e:	7afb      	ldrb	r3, [r7, #11]
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	d16b      	bne.n	8012b5c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	3314      	adds	r3, #20
 8012a88:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012a8a:	68fb      	ldr	r3, [r7, #12]
 8012a8c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012a90:	2b02      	cmp	r3, #2
 8012a92:	d156      	bne.n	8012b42 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8012a94:	693b      	ldr	r3, [r7, #16]
 8012a96:	689a      	ldr	r2, [r3, #8]
 8012a98:	693b      	ldr	r3, [r7, #16]
 8012a9a:	68db      	ldr	r3, [r3, #12]
 8012a9c:	429a      	cmp	r2, r3
 8012a9e:	d914      	bls.n	8012aca <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012aa0:	693b      	ldr	r3, [r7, #16]
 8012aa2:	689a      	ldr	r2, [r3, #8]
 8012aa4:	693b      	ldr	r3, [r7, #16]
 8012aa6:	68db      	ldr	r3, [r3, #12]
 8012aa8:	1ad2      	subs	r2, r2, r3
 8012aaa:	693b      	ldr	r3, [r7, #16]
 8012aac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012aae:	693b      	ldr	r3, [r7, #16]
 8012ab0:	689b      	ldr	r3, [r3, #8]
 8012ab2:	461a      	mov	r2, r3
 8012ab4:	6879      	ldr	r1, [r7, #4]
 8012ab6:	68f8      	ldr	r0, [r7, #12]
 8012ab8:	f000 ff3c 	bl	8013934 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012abc:	2300      	movs	r3, #0
 8012abe:	2200      	movs	r2, #0
 8012ac0:	2100      	movs	r1, #0
 8012ac2:	68f8      	ldr	r0, [r7, #12]
 8012ac4:	f004 fc58 	bl	8017378 <USBD_LL_PrepareReceive>
 8012ac8:	e03b      	b.n	8012b42 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012aca:	693b      	ldr	r3, [r7, #16]
 8012acc:	68da      	ldr	r2, [r3, #12]
 8012ace:	693b      	ldr	r3, [r7, #16]
 8012ad0:	689b      	ldr	r3, [r3, #8]
 8012ad2:	429a      	cmp	r2, r3
 8012ad4:	d11c      	bne.n	8012b10 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012ad6:	693b      	ldr	r3, [r7, #16]
 8012ad8:	685a      	ldr	r2, [r3, #4]
 8012ada:	693b      	ldr	r3, [r7, #16]
 8012adc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012ade:	429a      	cmp	r2, r3
 8012ae0:	d316      	bcc.n	8012b10 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8012ae2:	693b      	ldr	r3, [r7, #16]
 8012ae4:	685a      	ldr	r2, [r3, #4]
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012aec:	429a      	cmp	r2, r3
 8012aee:	d20f      	bcs.n	8012b10 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012af0:	2200      	movs	r2, #0
 8012af2:	2100      	movs	r1, #0
 8012af4:	68f8      	ldr	r0, [r7, #12]
 8012af6:	f000 ff1d 	bl	8013934 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012afa:	68fb      	ldr	r3, [r7, #12]
 8012afc:	2200      	movs	r2, #0
 8012afe:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012b02:	2300      	movs	r3, #0
 8012b04:	2200      	movs	r2, #0
 8012b06:	2100      	movs	r1, #0
 8012b08:	68f8      	ldr	r0, [r7, #12]
 8012b0a:	f004 fc35 	bl	8017378 <USBD_LL_PrepareReceive>
 8012b0e:	e018      	b.n	8012b42 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b16:	b2db      	uxtb	r3, r3
 8012b18:	2b03      	cmp	r3, #3
 8012b1a:	d10b      	bne.n	8012b34 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b22:	68db      	ldr	r3, [r3, #12]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d005      	beq.n	8012b34 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8012b28:	68fb      	ldr	r3, [r7, #12]
 8012b2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b2e:	68db      	ldr	r3, [r3, #12]
 8012b30:	68f8      	ldr	r0, [r7, #12]
 8012b32:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012b34:	2180      	movs	r1, #128	@ 0x80
 8012b36:	68f8      	ldr	r0, [r7, #12]
 8012b38:	f004 fb74 	bl	8017224 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012b3c:	68f8      	ldr	r0, [r7, #12]
 8012b3e:	f000 ff4b 	bl	80139d8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8012b48:	2b01      	cmp	r3, #1
 8012b4a:	d122      	bne.n	8012b92 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8012b4c:	68f8      	ldr	r0, [r7, #12]
 8012b4e:	f7ff fe98 	bl	8012882 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	2200      	movs	r2, #0
 8012b56:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8012b5a:	e01a      	b.n	8012b92 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b62:	b2db      	uxtb	r3, r3
 8012b64:	2b03      	cmp	r3, #3
 8012b66:	d114      	bne.n	8012b92 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8012b68:	68fb      	ldr	r3, [r7, #12]
 8012b6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b6e:	695b      	ldr	r3, [r3, #20]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d00e      	beq.n	8012b92 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8012b74:	68fb      	ldr	r3, [r7, #12]
 8012b76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b7a:	695b      	ldr	r3, [r3, #20]
 8012b7c:	7afa      	ldrb	r2, [r7, #11]
 8012b7e:	4611      	mov	r1, r2
 8012b80:	68f8      	ldr	r0, [r7, #12]
 8012b82:	4798      	blx	r3
 8012b84:	4603      	mov	r3, r0
 8012b86:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012b88:	7dfb      	ldrb	r3, [r7, #23]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d001      	beq.n	8012b92 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8012b8e:	7dfb      	ldrb	r3, [r7, #23]
 8012b90:	e000      	b.n	8012b94 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8012b92:	2300      	movs	r3, #0
}
 8012b94:	4618      	mov	r0, r3
 8012b96:	3718      	adds	r7, #24
 8012b98:	46bd      	mov	sp, r7
 8012b9a:	bd80      	pop	{r7, pc}

08012b9c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b082      	sub	sp, #8
 8012ba0:	af00      	add	r7, sp, #0
 8012ba2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	2201      	movs	r2, #1
 8012ba8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	2200      	movs	r2, #0
 8012bb0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	2200      	movs	r2, #0
 8012bb8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8012bc2:	687b      	ldr	r3, [r7, #4]
 8012bc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d101      	bne.n	8012bd0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8012bcc:	2303      	movs	r3, #3
 8012bce:	e02f      	b.n	8012c30 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d00f      	beq.n	8012bfa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012be0:	685b      	ldr	r3, [r3, #4]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d009      	beq.n	8012bfa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012bec:	685b      	ldr	r3, [r3, #4]
 8012bee:	687a      	ldr	r2, [r7, #4]
 8012bf0:	6852      	ldr	r2, [r2, #4]
 8012bf2:	b2d2      	uxtb	r2, r2
 8012bf4:	4611      	mov	r1, r2
 8012bf6:	6878      	ldr	r0, [r7, #4]
 8012bf8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012bfa:	2340      	movs	r3, #64	@ 0x40
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	2100      	movs	r1, #0
 8012c00:	6878      	ldr	r0, [r7, #4]
 8012c02:	f004 faca 	bl	801719a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	2201      	movs	r2, #1
 8012c0a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	2240      	movs	r2, #64	@ 0x40
 8012c12:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012c16:	2340      	movs	r3, #64	@ 0x40
 8012c18:	2200      	movs	r2, #0
 8012c1a:	2180      	movs	r1, #128	@ 0x80
 8012c1c:	6878      	ldr	r0, [r7, #4]
 8012c1e:	f004 fabc 	bl	801719a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	2201      	movs	r2, #1
 8012c26:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	2240      	movs	r2, #64	@ 0x40
 8012c2c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8012c2e:	2300      	movs	r3, #0
}
 8012c30:	4618      	mov	r0, r3
 8012c32:	3708      	adds	r7, #8
 8012c34:	46bd      	mov	sp, r7
 8012c36:	bd80      	pop	{r7, pc}

08012c38 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012c38:	b480      	push	{r7}
 8012c3a:	b083      	sub	sp, #12
 8012c3c:	af00      	add	r7, sp, #0
 8012c3e:	6078      	str	r0, [r7, #4]
 8012c40:	460b      	mov	r3, r1
 8012c42:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	78fa      	ldrb	r2, [r7, #3]
 8012c48:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012c4a:	2300      	movs	r3, #0
}
 8012c4c:	4618      	mov	r0, r3
 8012c4e:	370c      	adds	r7, #12
 8012c50:	46bd      	mov	sp, r7
 8012c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c56:	4770      	bx	lr

08012c58 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012c58:	b480      	push	{r7}
 8012c5a:	b083      	sub	sp, #12
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c66:	b2da      	uxtb	r2, r3
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	2204      	movs	r2, #4
 8012c72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012c76:	2300      	movs	r3, #0
}
 8012c78:	4618      	mov	r0, r3
 8012c7a:	370c      	adds	r7, #12
 8012c7c:	46bd      	mov	sp, r7
 8012c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c82:	4770      	bx	lr

08012c84 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012c84:	b480      	push	{r7}
 8012c86:	b083      	sub	sp, #12
 8012c88:	af00      	add	r7, sp, #0
 8012c8a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c92:	b2db      	uxtb	r3, r3
 8012c94:	2b04      	cmp	r3, #4
 8012c96:	d106      	bne.n	8012ca6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012c9e:	b2da      	uxtb	r2, r3
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012ca6:	2300      	movs	r3, #0
}
 8012ca8:	4618      	mov	r0, r3
 8012caa:	370c      	adds	r7, #12
 8012cac:	46bd      	mov	sp, r7
 8012cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cb2:	4770      	bx	lr

08012cb4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012cb4:	b580      	push	{r7, lr}
 8012cb6:	b082      	sub	sp, #8
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d101      	bne.n	8012cca <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8012cc6:	2303      	movs	r3, #3
 8012cc8:	e012      	b.n	8012cf0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012cd0:	b2db      	uxtb	r3, r3
 8012cd2:	2b03      	cmp	r3, #3
 8012cd4:	d10b      	bne.n	8012cee <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cdc:	69db      	ldr	r3, [r3, #28]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d005      	beq.n	8012cee <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ce8:	69db      	ldr	r3, [r3, #28]
 8012cea:	6878      	ldr	r0, [r7, #4]
 8012cec:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012cee:	2300      	movs	r3, #0
}
 8012cf0:	4618      	mov	r0, r3
 8012cf2:	3708      	adds	r7, #8
 8012cf4:	46bd      	mov	sp, r7
 8012cf6:	bd80      	pop	{r7, pc}

08012cf8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012cf8:	b480      	push	{r7}
 8012cfa:	b087      	sub	sp, #28
 8012cfc:	af00      	add	r7, sp, #0
 8012cfe:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012d04:	697b      	ldr	r3, [r7, #20]
 8012d06:	781b      	ldrb	r3, [r3, #0]
 8012d08:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012d0a:	697b      	ldr	r3, [r7, #20]
 8012d0c:	3301      	adds	r3, #1
 8012d0e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012d10:	697b      	ldr	r3, [r7, #20]
 8012d12:	781b      	ldrb	r3, [r3, #0]
 8012d14:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012d16:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8012d1a:	021b      	lsls	r3, r3, #8
 8012d1c:	b21a      	sxth	r2, r3
 8012d1e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012d22:	4313      	orrs	r3, r2
 8012d24:	b21b      	sxth	r3, r3
 8012d26:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012d28:	89fb      	ldrh	r3, [r7, #14]
}
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	371c      	adds	r7, #28
 8012d2e:	46bd      	mov	sp, r7
 8012d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d34:	4770      	bx	lr
	...

08012d38 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d38:	b580      	push	{r7, lr}
 8012d3a:	b084      	sub	sp, #16
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	6078      	str	r0, [r7, #4]
 8012d40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012d42:	2300      	movs	r3, #0
 8012d44:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012d46:	683b      	ldr	r3, [r7, #0]
 8012d48:	781b      	ldrb	r3, [r3, #0]
 8012d4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012d4e:	2b40      	cmp	r3, #64	@ 0x40
 8012d50:	d005      	beq.n	8012d5e <USBD_StdDevReq+0x26>
 8012d52:	2b40      	cmp	r3, #64	@ 0x40
 8012d54:	d853      	bhi.n	8012dfe <USBD_StdDevReq+0xc6>
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	d00b      	beq.n	8012d72 <USBD_StdDevReq+0x3a>
 8012d5a:	2b20      	cmp	r3, #32
 8012d5c:	d14f      	bne.n	8012dfe <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d64:	689b      	ldr	r3, [r3, #8]
 8012d66:	6839      	ldr	r1, [r7, #0]
 8012d68:	6878      	ldr	r0, [r7, #4]
 8012d6a:	4798      	blx	r3
 8012d6c:	4603      	mov	r3, r0
 8012d6e:	73fb      	strb	r3, [r7, #15]
      break;
 8012d70:	e04a      	b.n	8012e08 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012d72:	683b      	ldr	r3, [r7, #0]
 8012d74:	785b      	ldrb	r3, [r3, #1]
 8012d76:	2b09      	cmp	r3, #9
 8012d78:	d83b      	bhi.n	8012df2 <USBD_StdDevReq+0xba>
 8012d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8012d80 <USBD_StdDevReq+0x48>)
 8012d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d80:	08012dd5 	.word	0x08012dd5
 8012d84:	08012de9 	.word	0x08012de9
 8012d88:	08012df3 	.word	0x08012df3
 8012d8c:	08012ddf 	.word	0x08012ddf
 8012d90:	08012df3 	.word	0x08012df3
 8012d94:	08012db3 	.word	0x08012db3
 8012d98:	08012da9 	.word	0x08012da9
 8012d9c:	08012df3 	.word	0x08012df3
 8012da0:	08012dcb 	.word	0x08012dcb
 8012da4:	08012dbd 	.word	0x08012dbd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012da8:	6839      	ldr	r1, [r7, #0]
 8012daa:	6878      	ldr	r0, [r7, #4]
 8012dac:	f000 f9de 	bl	801316c <USBD_GetDescriptor>
          break;
 8012db0:	e024      	b.n	8012dfc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012db2:	6839      	ldr	r1, [r7, #0]
 8012db4:	6878      	ldr	r0, [r7, #4]
 8012db6:	f000 fb6d 	bl	8013494 <USBD_SetAddress>
          break;
 8012dba:	e01f      	b.n	8012dfc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012dbc:	6839      	ldr	r1, [r7, #0]
 8012dbe:	6878      	ldr	r0, [r7, #4]
 8012dc0:	f000 fbac 	bl	801351c <USBD_SetConfig>
 8012dc4:	4603      	mov	r3, r0
 8012dc6:	73fb      	strb	r3, [r7, #15]
          break;
 8012dc8:	e018      	b.n	8012dfc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012dca:	6839      	ldr	r1, [r7, #0]
 8012dcc:	6878      	ldr	r0, [r7, #4]
 8012dce:	f000 fc4b 	bl	8013668 <USBD_GetConfig>
          break;
 8012dd2:	e013      	b.n	8012dfc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012dd4:	6839      	ldr	r1, [r7, #0]
 8012dd6:	6878      	ldr	r0, [r7, #4]
 8012dd8:	f000 fc7c 	bl	80136d4 <USBD_GetStatus>
          break;
 8012ddc:	e00e      	b.n	8012dfc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012dde:	6839      	ldr	r1, [r7, #0]
 8012de0:	6878      	ldr	r0, [r7, #4]
 8012de2:	f000 fcab 	bl	801373c <USBD_SetFeature>
          break;
 8012de6:	e009      	b.n	8012dfc <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012de8:	6839      	ldr	r1, [r7, #0]
 8012dea:	6878      	ldr	r0, [r7, #4]
 8012dec:	f000 fcba 	bl	8013764 <USBD_ClrFeature>
          break;
 8012df0:	e004      	b.n	8012dfc <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8012df2:	6839      	ldr	r1, [r7, #0]
 8012df4:	6878      	ldr	r0, [r7, #4]
 8012df6:	f000 fd11 	bl	801381c <USBD_CtlError>
          break;
 8012dfa:	bf00      	nop
      }
      break;
 8012dfc:	e004      	b.n	8012e08 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8012dfe:	6839      	ldr	r1, [r7, #0]
 8012e00:	6878      	ldr	r0, [r7, #4]
 8012e02:	f000 fd0b 	bl	801381c <USBD_CtlError>
      break;
 8012e06:	bf00      	nop
  }

  return ret;
 8012e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e0a:	4618      	mov	r0, r3
 8012e0c:	3710      	adds	r7, #16
 8012e0e:	46bd      	mov	sp, r7
 8012e10:	bd80      	pop	{r7, pc}
 8012e12:	bf00      	nop

08012e14 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012e14:	b580      	push	{r7, lr}
 8012e16:	b084      	sub	sp, #16
 8012e18:	af00      	add	r7, sp, #0
 8012e1a:	6078      	str	r0, [r7, #4]
 8012e1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012e1e:	2300      	movs	r3, #0
 8012e20:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012e22:	683b      	ldr	r3, [r7, #0]
 8012e24:	781b      	ldrb	r3, [r3, #0]
 8012e26:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012e2a:	2b40      	cmp	r3, #64	@ 0x40
 8012e2c:	d005      	beq.n	8012e3a <USBD_StdItfReq+0x26>
 8012e2e:	2b40      	cmp	r3, #64	@ 0x40
 8012e30:	d82f      	bhi.n	8012e92 <USBD_StdItfReq+0x7e>
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d001      	beq.n	8012e3a <USBD_StdItfReq+0x26>
 8012e36:	2b20      	cmp	r3, #32
 8012e38:	d12b      	bne.n	8012e92 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e40:	b2db      	uxtb	r3, r3
 8012e42:	3b01      	subs	r3, #1
 8012e44:	2b02      	cmp	r3, #2
 8012e46:	d81d      	bhi.n	8012e84 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012e48:	683b      	ldr	r3, [r7, #0]
 8012e4a:	889b      	ldrh	r3, [r3, #4]
 8012e4c:	b2db      	uxtb	r3, r3
 8012e4e:	2b01      	cmp	r3, #1
 8012e50:	d813      	bhi.n	8012e7a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e58:	689b      	ldr	r3, [r3, #8]
 8012e5a:	6839      	ldr	r1, [r7, #0]
 8012e5c:	6878      	ldr	r0, [r7, #4]
 8012e5e:	4798      	blx	r3
 8012e60:	4603      	mov	r3, r0
 8012e62:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012e64:	683b      	ldr	r3, [r7, #0]
 8012e66:	88db      	ldrh	r3, [r3, #6]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d110      	bne.n	8012e8e <USBD_StdItfReq+0x7a>
 8012e6c:	7bfb      	ldrb	r3, [r7, #15]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d10d      	bne.n	8012e8e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012e72:	6878      	ldr	r0, [r7, #4]
 8012e74:	f000 fd9d 	bl	80139b2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012e78:	e009      	b.n	8012e8e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8012e7a:	6839      	ldr	r1, [r7, #0]
 8012e7c:	6878      	ldr	r0, [r7, #4]
 8012e7e:	f000 fccd 	bl	801381c <USBD_CtlError>
          break;
 8012e82:	e004      	b.n	8012e8e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8012e84:	6839      	ldr	r1, [r7, #0]
 8012e86:	6878      	ldr	r0, [r7, #4]
 8012e88:	f000 fcc8 	bl	801381c <USBD_CtlError>
          break;
 8012e8c:	e000      	b.n	8012e90 <USBD_StdItfReq+0x7c>
          break;
 8012e8e:	bf00      	nop
      }
      break;
 8012e90:	e004      	b.n	8012e9c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8012e92:	6839      	ldr	r1, [r7, #0]
 8012e94:	6878      	ldr	r0, [r7, #4]
 8012e96:	f000 fcc1 	bl	801381c <USBD_CtlError>
      break;
 8012e9a:	bf00      	nop
  }

  return ret;
 8012e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e9e:	4618      	mov	r0, r3
 8012ea0:	3710      	adds	r7, #16
 8012ea2:	46bd      	mov	sp, r7
 8012ea4:	bd80      	pop	{r7, pc}

08012ea6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ea6:	b580      	push	{r7, lr}
 8012ea8:	b084      	sub	sp, #16
 8012eaa:	af00      	add	r7, sp, #0
 8012eac:	6078      	str	r0, [r7, #4]
 8012eae:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8012eb4:	683b      	ldr	r3, [r7, #0]
 8012eb6:	889b      	ldrh	r3, [r3, #4]
 8012eb8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012eba:	683b      	ldr	r3, [r7, #0]
 8012ebc:	781b      	ldrb	r3, [r3, #0]
 8012ebe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012ec2:	2b40      	cmp	r3, #64	@ 0x40
 8012ec4:	d007      	beq.n	8012ed6 <USBD_StdEPReq+0x30>
 8012ec6:	2b40      	cmp	r3, #64	@ 0x40
 8012ec8:	f200 8145 	bhi.w	8013156 <USBD_StdEPReq+0x2b0>
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d00c      	beq.n	8012eea <USBD_StdEPReq+0x44>
 8012ed0:	2b20      	cmp	r3, #32
 8012ed2:	f040 8140 	bne.w	8013156 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012edc:	689b      	ldr	r3, [r3, #8]
 8012ede:	6839      	ldr	r1, [r7, #0]
 8012ee0:	6878      	ldr	r0, [r7, #4]
 8012ee2:	4798      	blx	r3
 8012ee4:	4603      	mov	r3, r0
 8012ee6:	73fb      	strb	r3, [r7, #15]
      break;
 8012ee8:	e13a      	b.n	8013160 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012eea:	683b      	ldr	r3, [r7, #0]
 8012eec:	785b      	ldrb	r3, [r3, #1]
 8012eee:	2b03      	cmp	r3, #3
 8012ef0:	d007      	beq.n	8012f02 <USBD_StdEPReq+0x5c>
 8012ef2:	2b03      	cmp	r3, #3
 8012ef4:	f300 8129 	bgt.w	801314a <USBD_StdEPReq+0x2a4>
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d07f      	beq.n	8012ffc <USBD_StdEPReq+0x156>
 8012efc:	2b01      	cmp	r3, #1
 8012efe:	d03c      	beq.n	8012f7a <USBD_StdEPReq+0xd4>
 8012f00:	e123      	b.n	801314a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f08:	b2db      	uxtb	r3, r3
 8012f0a:	2b02      	cmp	r3, #2
 8012f0c:	d002      	beq.n	8012f14 <USBD_StdEPReq+0x6e>
 8012f0e:	2b03      	cmp	r3, #3
 8012f10:	d016      	beq.n	8012f40 <USBD_StdEPReq+0x9a>
 8012f12:	e02c      	b.n	8012f6e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012f14:	7bbb      	ldrb	r3, [r7, #14]
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d00d      	beq.n	8012f36 <USBD_StdEPReq+0x90>
 8012f1a:	7bbb      	ldrb	r3, [r7, #14]
 8012f1c:	2b80      	cmp	r3, #128	@ 0x80
 8012f1e:	d00a      	beq.n	8012f36 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012f20:	7bbb      	ldrb	r3, [r7, #14]
 8012f22:	4619      	mov	r1, r3
 8012f24:	6878      	ldr	r0, [r7, #4]
 8012f26:	f004 f97d 	bl	8017224 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012f2a:	2180      	movs	r1, #128	@ 0x80
 8012f2c:	6878      	ldr	r0, [r7, #4]
 8012f2e:	f004 f979 	bl	8017224 <USBD_LL_StallEP>
 8012f32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012f34:	e020      	b.n	8012f78 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8012f36:	6839      	ldr	r1, [r7, #0]
 8012f38:	6878      	ldr	r0, [r7, #4]
 8012f3a:	f000 fc6f 	bl	801381c <USBD_CtlError>
              break;
 8012f3e:	e01b      	b.n	8012f78 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012f40:	683b      	ldr	r3, [r7, #0]
 8012f42:	885b      	ldrh	r3, [r3, #2]
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d10e      	bne.n	8012f66 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012f48:	7bbb      	ldrb	r3, [r7, #14]
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	d00b      	beq.n	8012f66 <USBD_StdEPReq+0xc0>
 8012f4e:	7bbb      	ldrb	r3, [r7, #14]
 8012f50:	2b80      	cmp	r3, #128	@ 0x80
 8012f52:	d008      	beq.n	8012f66 <USBD_StdEPReq+0xc0>
 8012f54:	683b      	ldr	r3, [r7, #0]
 8012f56:	88db      	ldrh	r3, [r3, #6]
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d104      	bne.n	8012f66 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012f5c:	7bbb      	ldrb	r3, [r7, #14]
 8012f5e:	4619      	mov	r1, r3
 8012f60:	6878      	ldr	r0, [r7, #4]
 8012f62:	f004 f95f 	bl	8017224 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012f66:	6878      	ldr	r0, [r7, #4]
 8012f68:	f000 fd23 	bl	80139b2 <USBD_CtlSendStatus>

              break;
 8012f6c:	e004      	b.n	8012f78 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8012f6e:	6839      	ldr	r1, [r7, #0]
 8012f70:	6878      	ldr	r0, [r7, #4]
 8012f72:	f000 fc53 	bl	801381c <USBD_CtlError>
              break;
 8012f76:	bf00      	nop
          }
          break;
 8012f78:	e0ec      	b.n	8013154 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f80:	b2db      	uxtb	r3, r3
 8012f82:	2b02      	cmp	r3, #2
 8012f84:	d002      	beq.n	8012f8c <USBD_StdEPReq+0xe6>
 8012f86:	2b03      	cmp	r3, #3
 8012f88:	d016      	beq.n	8012fb8 <USBD_StdEPReq+0x112>
 8012f8a:	e030      	b.n	8012fee <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012f8c:	7bbb      	ldrb	r3, [r7, #14]
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d00d      	beq.n	8012fae <USBD_StdEPReq+0x108>
 8012f92:	7bbb      	ldrb	r3, [r7, #14]
 8012f94:	2b80      	cmp	r3, #128	@ 0x80
 8012f96:	d00a      	beq.n	8012fae <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012f98:	7bbb      	ldrb	r3, [r7, #14]
 8012f9a:	4619      	mov	r1, r3
 8012f9c:	6878      	ldr	r0, [r7, #4]
 8012f9e:	f004 f941 	bl	8017224 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012fa2:	2180      	movs	r1, #128	@ 0x80
 8012fa4:	6878      	ldr	r0, [r7, #4]
 8012fa6:	f004 f93d 	bl	8017224 <USBD_LL_StallEP>
 8012faa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012fac:	e025      	b.n	8012ffa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8012fae:	6839      	ldr	r1, [r7, #0]
 8012fb0:	6878      	ldr	r0, [r7, #4]
 8012fb2:	f000 fc33 	bl	801381c <USBD_CtlError>
              break;
 8012fb6:	e020      	b.n	8012ffa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012fb8:	683b      	ldr	r3, [r7, #0]
 8012fba:	885b      	ldrh	r3, [r3, #2]
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d11b      	bne.n	8012ff8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012fc0:	7bbb      	ldrb	r3, [r7, #14]
 8012fc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d004      	beq.n	8012fd4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8012fca:	7bbb      	ldrb	r3, [r7, #14]
 8012fcc:	4619      	mov	r1, r3
 8012fce:	6878      	ldr	r0, [r7, #4]
 8012fd0:	f004 f947 	bl	8017262 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8012fd4:	6878      	ldr	r0, [r7, #4]
 8012fd6:	f000 fcec 	bl	80139b2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012fe0:	689b      	ldr	r3, [r3, #8]
 8012fe2:	6839      	ldr	r1, [r7, #0]
 8012fe4:	6878      	ldr	r0, [r7, #4]
 8012fe6:	4798      	blx	r3
 8012fe8:	4603      	mov	r3, r0
 8012fea:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8012fec:	e004      	b.n	8012ff8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8012fee:	6839      	ldr	r1, [r7, #0]
 8012ff0:	6878      	ldr	r0, [r7, #4]
 8012ff2:	f000 fc13 	bl	801381c <USBD_CtlError>
              break;
 8012ff6:	e000      	b.n	8012ffa <USBD_StdEPReq+0x154>
              break;
 8012ff8:	bf00      	nop
          }
          break;
 8012ffa:	e0ab      	b.n	8013154 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013002:	b2db      	uxtb	r3, r3
 8013004:	2b02      	cmp	r3, #2
 8013006:	d002      	beq.n	801300e <USBD_StdEPReq+0x168>
 8013008:	2b03      	cmp	r3, #3
 801300a:	d032      	beq.n	8013072 <USBD_StdEPReq+0x1cc>
 801300c:	e097      	b.n	801313e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801300e:	7bbb      	ldrb	r3, [r7, #14]
 8013010:	2b00      	cmp	r3, #0
 8013012:	d007      	beq.n	8013024 <USBD_StdEPReq+0x17e>
 8013014:	7bbb      	ldrb	r3, [r7, #14]
 8013016:	2b80      	cmp	r3, #128	@ 0x80
 8013018:	d004      	beq.n	8013024 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801301a:	6839      	ldr	r1, [r7, #0]
 801301c:	6878      	ldr	r0, [r7, #4]
 801301e:	f000 fbfd 	bl	801381c <USBD_CtlError>
                break;
 8013022:	e091      	b.n	8013148 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013024:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013028:	2b00      	cmp	r3, #0
 801302a:	da0b      	bge.n	8013044 <USBD_StdEPReq+0x19e>
 801302c:	7bbb      	ldrb	r3, [r7, #14]
 801302e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013032:	4613      	mov	r3, r2
 8013034:	009b      	lsls	r3, r3, #2
 8013036:	4413      	add	r3, r2
 8013038:	009b      	lsls	r3, r3, #2
 801303a:	3310      	adds	r3, #16
 801303c:	687a      	ldr	r2, [r7, #4]
 801303e:	4413      	add	r3, r2
 8013040:	3304      	adds	r3, #4
 8013042:	e00b      	b.n	801305c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013044:	7bbb      	ldrb	r3, [r7, #14]
 8013046:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801304a:	4613      	mov	r3, r2
 801304c:	009b      	lsls	r3, r3, #2
 801304e:	4413      	add	r3, r2
 8013050:	009b      	lsls	r3, r3, #2
 8013052:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013056:	687a      	ldr	r2, [r7, #4]
 8013058:	4413      	add	r3, r2
 801305a:	3304      	adds	r3, #4
 801305c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801305e:	68bb      	ldr	r3, [r7, #8]
 8013060:	2200      	movs	r2, #0
 8013062:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013064:	68bb      	ldr	r3, [r7, #8]
 8013066:	2202      	movs	r2, #2
 8013068:	4619      	mov	r1, r3
 801306a:	6878      	ldr	r0, [r7, #4]
 801306c:	f000 fc47 	bl	80138fe <USBD_CtlSendData>
              break;
 8013070:	e06a      	b.n	8013148 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013072:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013076:	2b00      	cmp	r3, #0
 8013078:	da11      	bge.n	801309e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801307a:	7bbb      	ldrb	r3, [r7, #14]
 801307c:	f003 020f 	and.w	r2, r3, #15
 8013080:	6879      	ldr	r1, [r7, #4]
 8013082:	4613      	mov	r3, r2
 8013084:	009b      	lsls	r3, r3, #2
 8013086:	4413      	add	r3, r2
 8013088:	009b      	lsls	r3, r3, #2
 801308a:	440b      	add	r3, r1
 801308c:	3324      	adds	r3, #36	@ 0x24
 801308e:	881b      	ldrh	r3, [r3, #0]
 8013090:	2b00      	cmp	r3, #0
 8013092:	d117      	bne.n	80130c4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8013094:	6839      	ldr	r1, [r7, #0]
 8013096:	6878      	ldr	r0, [r7, #4]
 8013098:	f000 fbc0 	bl	801381c <USBD_CtlError>
                  break;
 801309c:	e054      	b.n	8013148 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801309e:	7bbb      	ldrb	r3, [r7, #14]
 80130a0:	f003 020f 	and.w	r2, r3, #15
 80130a4:	6879      	ldr	r1, [r7, #4]
 80130a6:	4613      	mov	r3, r2
 80130a8:	009b      	lsls	r3, r3, #2
 80130aa:	4413      	add	r3, r2
 80130ac:	009b      	lsls	r3, r3, #2
 80130ae:	440b      	add	r3, r1
 80130b0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80130b4:	881b      	ldrh	r3, [r3, #0]
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d104      	bne.n	80130c4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80130ba:	6839      	ldr	r1, [r7, #0]
 80130bc:	6878      	ldr	r0, [r7, #4]
 80130be:	f000 fbad 	bl	801381c <USBD_CtlError>
                  break;
 80130c2:	e041      	b.n	8013148 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80130c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	da0b      	bge.n	80130e4 <USBD_StdEPReq+0x23e>
 80130cc:	7bbb      	ldrb	r3, [r7, #14]
 80130ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80130d2:	4613      	mov	r3, r2
 80130d4:	009b      	lsls	r3, r3, #2
 80130d6:	4413      	add	r3, r2
 80130d8:	009b      	lsls	r3, r3, #2
 80130da:	3310      	adds	r3, #16
 80130dc:	687a      	ldr	r2, [r7, #4]
 80130de:	4413      	add	r3, r2
 80130e0:	3304      	adds	r3, #4
 80130e2:	e00b      	b.n	80130fc <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80130e4:	7bbb      	ldrb	r3, [r7, #14]
 80130e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80130ea:	4613      	mov	r3, r2
 80130ec:	009b      	lsls	r3, r3, #2
 80130ee:	4413      	add	r3, r2
 80130f0:	009b      	lsls	r3, r3, #2
 80130f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80130f6:	687a      	ldr	r2, [r7, #4]
 80130f8:	4413      	add	r3, r2
 80130fa:	3304      	adds	r3, #4
 80130fc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80130fe:	7bbb      	ldrb	r3, [r7, #14]
 8013100:	2b00      	cmp	r3, #0
 8013102:	d002      	beq.n	801310a <USBD_StdEPReq+0x264>
 8013104:	7bbb      	ldrb	r3, [r7, #14]
 8013106:	2b80      	cmp	r3, #128	@ 0x80
 8013108:	d103      	bne.n	8013112 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801310a:	68bb      	ldr	r3, [r7, #8]
 801310c:	2200      	movs	r2, #0
 801310e:	601a      	str	r2, [r3, #0]
 8013110:	e00e      	b.n	8013130 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013112:	7bbb      	ldrb	r3, [r7, #14]
 8013114:	4619      	mov	r1, r3
 8013116:	6878      	ldr	r0, [r7, #4]
 8013118:	f004 f8c2 	bl	80172a0 <USBD_LL_IsStallEP>
 801311c:	4603      	mov	r3, r0
 801311e:	2b00      	cmp	r3, #0
 8013120:	d003      	beq.n	801312a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8013122:	68bb      	ldr	r3, [r7, #8]
 8013124:	2201      	movs	r2, #1
 8013126:	601a      	str	r2, [r3, #0]
 8013128:	e002      	b.n	8013130 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801312a:	68bb      	ldr	r3, [r7, #8]
 801312c:	2200      	movs	r2, #0
 801312e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013130:	68bb      	ldr	r3, [r7, #8]
 8013132:	2202      	movs	r2, #2
 8013134:	4619      	mov	r1, r3
 8013136:	6878      	ldr	r0, [r7, #4]
 8013138:	f000 fbe1 	bl	80138fe <USBD_CtlSendData>
              break;
 801313c:	e004      	b.n	8013148 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 801313e:	6839      	ldr	r1, [r7, #0]
 8013140:	6878      	ldr	r0, [r7, #4]
 8013142:	f000 fb6b 	bl	801381c <USBD_CtlError>
              break;
 8013146:	bf00      	nop
          }
          break;
 8013148:	e004      	b.n	8013154 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801314a:	6839      	ldr	r1, [r7, #0]
 801314c:	6878      	ldr	r0, [r7, #4]
 801314e:	f000 fb65 	bl	801381c <USBD_CtlError>
          break;
 8013152:	bf00      	nop
      }
      break;
 8013154:	e004      	b.n	8013160 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8013156:	6839      	ldr	r1, [r7, #0]
 8013158:	6878      	ldr	r0, [r7, #4]
 801315a:	f000 fb5f 	bl	801381c <USBD_CtlError>
      break;
 801315e:	bf00      	nop
  }

  return ret;
 8013160:	7bfb      	ldrb	r3, [r7, #15]
}
 8013162:	4618      	mov	r0, r3
 8013164:	3710      	adds	r7, #16
 8013166:	46bd      	mov	sp, r7
 8013168:	bd80      	pop	{r7, pc}
	...

0801316c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801316c:	b580      	push	{r7, lr}
 801316e:	b084      	sub	sp, #16
 8013170:	af00      	add	r7, sp, #0
 8013172:	6078      	str	r0, [r7, #4]
 8013174:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013176:	2300      	movs	r3, #0
 8013178:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801317a:	2300      	movs	r3, #0
 801317c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801317e:	2300      	movs	r3, #0
 8013180:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8013182:	683b      	ldr	r3, [r7, #0]
 8013184:	885b      	ldrh	r3, [r3, #2]
 8013186:	0a1b      	lsrs	r3, r3, #8
 8013188:	b29b      	uxth	r3, r3
 801318a:	3b01      	subs	r3, #1
 801318c:	2b0e      	cmp	r3, #14
 801318e:	f200 8152 	bhi.w	8013436 <USBD_GetDescriptor+0x2ca>
 8013192:	a201      	add	r2, pc, #4	@ (adr r2, 8013198 <USBD_GetDescriptor+0x2c>)
 8013194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013198:	08013209 	.word	0x08013209
 801319c:	08013221 	.word	0x08013221
 80131a0:	08013261 	.word	0x08013261
 80131a4:	08013437 	.word	0x08013437
 80131a8:	08013437 	.word	0x08013437
 80131ac:	080133d7 	.word	0x080133d7
 80131b0:	08013403 	.word	0x08013403
 80131b4:	08013437 	.word	0x08013437
 80131b8:	08013437 	.word	0x08013437
 80131bc:	08013437 	.word	0x08013437
 80131c0:	08013437 	.word	0x08013437
 80131c4:	08013437 	.word	0x08013437
 80131c8:	08013437 	.word	0x08013437
 80131cc:	08013437 	.word	0x08013437
 80131d0:	080131d5 	.word	0x080131d5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80131da:	69db      	ldr	r3, [r3, #28]
 80131dc:	2b00      	cmp	r3, #0
 80131de:	d00b      	beq.n	80131f8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80131e6:	69db      	ldr	r3, [r3, #28]
 80131e8:	687a      	ldr	r2, [r7, #4]
 80131ea:	7c12      	ldrb	r2, [r2, #16]
 80131ec:	f107 0108 	add.w	r1, r7, #8
 80131f0:	4610      	mov	r0, r2
 80131f2:	4798      	blx	r3
 80131f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80131f6:	e126      	b.n	8013446 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80131f8:	6839      	ldr	r1, [r7, #0]
 80131fa:	6878      	ldr	r0, [r7, #4]
 80131fc:	f000 fb0e 	bl	801381c <USBD_CtlError>
        err++;
 8013200:	7afb      	ldrb	r3, [r7, #11]
 8013202:	3301      	adds	r3, #1
 8013204:	72fb      	strb	r3, [r7, #11]
      break;
 8013206:	e11e      	b.n	8013446 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	687a      	ldr	r2, [r7, #4]
 8013212:	7c12      	ldrb	r2, [r2, #16]
 8013214:	f107 0108 	add.w	r1, r7, #8
 8013218:	4610      	mov	r0, r2
 801321a:	4798      	blx	r3
 801321c:	60f8      	str	r0, [r7, #12]
      break;
 801321e:	e112      	b.n	8013446 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	7c1b      	ldrb	r3, [r3, #16]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d10d      	bne.n	8013244 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801322e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013230:	f107 0208 	add.w	r2, r7, #8
 8013234:	4610      	mov	r0, r2
 8013236:	4798      	blx	r3
 8013238:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801323a:	68fb      	ldr	r3, [r7, #12]
 801323c:	3301      	adds	r3, #1
 801323e:	2202      	movs	r2, #2
 8013240:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013242:	e100      	b.n	8013446 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801324a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801324c:	f107 0208 	add.w	r2, r7, #8
 8013250:	4610      	mov	r0, r2
 8013252:	4798      	blx	r3
 8013254:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013256:	68fb      	ldr	r3, [r7, #12]
 8013258:	3301      	adds	r3, #1
 801325a:	2202      	movs	r2, #2
 801325c:	701a      	strb	r2, [r3, #0]
      break;
 801325e:	e0f2      	b.n	8013446 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013260:	683b      	ldr	r3, [r7, #0]
 8013262:	885b      	ldrh	r3, [r3, #2]
 8013264:	b2db      	uxtb	r3, r3
 8013266:	2b05      	cmp	r3, #5
 8013268:	f200 80ac 	bhi.w	80133c4 <USBD_GetDescriptor+0x258>
 801326c:	a201      	add	r2, pc, #4	@ (adr r2, 8013274 <USBD_GetDescriptor+0x108>)
 801326e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013272:	bf00      	nop
 8013274:	0801328d 	.word	0x0801328d
 8013278:	080132c1 	.word	0x080132c1
 801327c:	080132f5 	.word	0x080132f5
 8013280:	08013329 	.word	0x08013329
 8013284:	0801335d 	.word	0x0801335d
 8013288:	08013391 	.word	0x08013391
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013292:	685b      	ldr	r3, [r3, #4]
 8013294:	2b00      	cmp	r3, #0
 8013296:	d00b      	beq.n	80132b0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801329e:	685b      	ldr	r3, [r3, #4]
 80132a0:	687a      	ldr	r2, [r7, #4]
 80132a2:	7c12      	ldrb	r2, [r2, #16]
 80132a4:	f107 0108 	add.w	r1, r7, #8
 80132a8:	4610      	mov	r0, r2
 80132aa:	4798      	blx	r3
 80132ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80132ae:	e091      	b.n	80133d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80132b0:	6839      	ldr	r1, [r7, #0]
 80132b2:	6878      	ldr	r0, [r7, #4]
 80132b4:	f000 fab2 	bl	801381c <USBD_CtlError>
            err++;
 80132b8:	7afb      	ldrb	r3, [r7, #11]
 80132ba:	3301      	adds	r3, #1
 80132bc:	72fb      	strb	r3, [r7, #11]
          break;
 80132be:	e089      	b.n	80133d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132c6:	689b      	ldr	r3, [r3, #8]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d00b      	beq.n	80132e4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132d2:	689b      	ldr	r3, [r3, #8]
 80132d4:	687a      	ldr	r2, [r7, #4]
 80132d6:	7c12      	ldrb	r2, [r2, #16]
 80132d8:	f107 0108 	add.w	r1, r7, #8
 80132dc:	4610      	mov	r0, r2
 80132de:	4798      	blx	r3
 80132e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80132e2:	e077      	b.n	80133d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80132e4:	6839      	ldr	r1, [r7, #0]
 80132e6:	6878      	ldr	r0, [r7, #4]
 80132e8:	f000 fa98 	bl	801381c <USBD_CtlError>
            err++;
 80132ec:	7afb      	ldrb	r3, [r7, #11]
 80132ee:	3301      	adds	r3, #1
 80132f0:	72fb      	strb	r3, [r7, #11]
          break;
 80132f2:	e06f      	b.n	80133d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132fa:	68db      	ldr	r3, [r3, #12]
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d00b      	beq.n	8013318 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013306:	68db      	ldr	r3, [r3, #12]
 8013308:	687a      	ldr	r2, [r7, #4]
 801330a:	7c12      	ldrb	r2, [r2, #16]
 801330c:	f107 0108 	add.w	r1, r7, #8
 8013310:	4610      	mov	r0, r2
 8013312:	4798      	blx	r3
 8013314:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013316:	e05d      	b.n	80133d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013318:	6839      	ldr	r1, [r7, #0]
 801331a:	6878      	ldr	r0, [r7, #4]
 801331c:	f000 fa7e 	bl	801381c <USBD_CtlError>
            err++;
 8013320:	7afb      	ldrb	r3, [r7, #11]
 8013322:	3301      	adds	r3, #1
 8013324:	72fb      	strb	r3, [r7, #11]
          break;
 8013326:	e055      	b.n	80133d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801332e:	691b      	ldr	r3, [r3, #16]
 8013330:	2b00      	cmp	r3, #0
 8013332:	d00b      	beq.n	801334c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801333a:	691b      	ldr	r3, [r3, #16]
 801333c:	687a      	ldr	r2, [r7, #4]
 801333e:	7c12      	ldrb	r2, [r2, #16]
 8013340:	f107 0108 	add.w	r1, r7, #8
 8013344:	4610      	mov	r0, r2
 8013346:	4798      	blx	r3
 8013348:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801334a:	e043      	b.n	80133d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801334c:	6839      	ldr	r1, [r7, #0]
 801334e:	6878      	ldr	r0, [r7, #4]
 8013350:	f000 fa64 	bl	801381c <USBD_CtlError>
            err++;
 8013354:	7afb      	ldrb	r3, [r7, #11]
 8013356:	3301      	adds	r3, #1
 8013358:	72fb      	strb	r3, [r7, #11]
          break;
 801335a:	e03b      	b.n	80133d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013362:	695b      	ldr	r3, [r3, #20]
 8013364:	2b00      	cmp	r3, #0
 8013366:	d00b      	beq.n	8013380 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801336e:	695b      	ldr	r3, [r3, #20]
 8013370:	687a      	ldr	r2, [r7, #4]
 8013372:	7c12      	ldrb	r2, [r2, #16]
 8013374:	f107 0108 	add.w	r1, r7, #8
 8013378:	4610      	mov	r0, r2
 801337a:	4798      	blx	r3
 801337c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801337e:	e029      	b.n	80133d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013380:	6839      	ldr	r1, [r7, #0]
 8013382:	6878      	ldr	r0, [r7, #4]
 8013384:	f000 fa4a 	bl	801381c <USBD_CtlError>
            err++;
 8013388:	7afb      	ldrb	r3, [r7, #11]
 801338a:	3301      	adds	r3, #1
 801338c:	72fb      	strb	r3, [r7, #11]
          break;
 801338e:	e021      	b.n	80133d4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013396:	699b      	ldr	r3, [r3, #24]
 8013398:	2b00      	cmp	r3, #0
 801339a:	d00b      	beq.n	80133b4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80133a2:	699b      	ldr	r3, [r3, #24]
 80133a4:	687a      	ldr	r2, [r7, #4]
 80133a6:	7c12      	ldrb	r2, [r2, #16]
 80133a8:	f107 0108 	add.w	r1, r7, #8
 80133ac:	4610      	mov	r0, r2
 80133ae:	4798      	blx	r3
 80133b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80133b2:	e00f      	b.n	80133d4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80133b4:	6839      	ldr	r1, [r7, #0]
 80133b6:	6878      	ldr	r0, [r7, #4]
 80133b8:	f000 fa30 	bl	801381c <USBD_CtlError>
            err++;
 80133bc:	7afb      	ldrb	r3, [r7, #11]
 80133be:	3301      	adds	r3, #1
 80133c0:	72fb      	strb	r3, [r7, #11]
          break;
 80133c2:	e007      	b.n	80133d4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80133c4:	6839      	ldr	r1, [r7, #0]
 80133c6:	6878      	ldr	r0, [r7, #4]
 80133c8:	f000 fa28 	bl	801381c <USBD_CtlError>
          err++;
 80133cc:	7afb      	ldrb	r3, [r7, #11]
 80133ce:	3301      	adds	r3, #1
 80133d0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80133d2:	bf00      	nop
      }
      break;
 80133d4:	e037      	b.n	8013446 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	7c1b      	ldrb	r3, [r3, #16]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d109      	bne.n	80133f2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80133e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80133e6:	f107 0208 	add.w	r2, r7, #8
 80133ea:	4610      	mov	r0, r2
 80133ec:	4798      	blx	r3
 80133ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80133f0:	e029      	b.n	8013446 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80133f2:	6839      	ldr	r1, [r7, #0]
 80133f4:	6878      	ldr	r0, [r7, #4]
 80133f6:	f000 fa11 	bl	801381c <USBD_CtlError>
        err++;
 80133fa:	7afb      	ldrb	r3, [r7, #11]
 80133fc:	3301      	adds	r3, #1
 80133fe:	72fb      	strb	r3, [r7, #11]
      break;
 8013400:	e021      	b.n	8013446 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	7c1b      	ldrb	r3, [r3, #16]
 8013406:	2b00      	cmp	r3, #0
 8013408:	d10d      	bne.n	8013426 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013412:	f107 0208 	add.w	r2, r7, #8
 8013416:	4610      	mov	r0, r2
 8013418:	4798      	blx	r3
 801341a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	3301      	adds	r3, #1
 8013420:	2207      	movs	r2, #7
 8013422:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013424:	e00f      	b.n	8013446 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013426:	6839      	ldr	r1, [r7, #0]
 8013428:	6878      	ldr	r0, [r7, #4]
 801342a:	f000 f9f7 	bl	801381c <USBD_CtlError>
        err++;
 801342e:	7afb      	ldrb	r3, [r7, #11]
 8013430:	3301      	adds	r3, #1
 8013432:	72fb      	strb	r3, [r7, #11]
      break;
 8013434:	e007      	b.n	8013446 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8013436:	6839      	ldr	r1, [r7, #0]
 8013438:	6878      	ldr	r0, [r7, #4]
 801343a:	f000 f9ef 	bl	801381c <USBD_CtlError>
      err++;
 801343e:	7afb      	ldrb	r3, [r7, #11]
 8013440:	3301      	adds	r3, #1
 8013442:	72fb      	strb	r3, [r7, #11]
      break;
 8013444:	bf00      	nop
  }

  if (err != 0U)
 8013446:	7afb      	ldrb	r3, [r7, #11]
 8013448:	2b00      	cmp	r3, #0
 801344a:	d11e      	bne.n	801348a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801344c:	683b      	ldr	r3, [r7, #0]
 801344e:	88db      	ldrh	r3, [r3, #6]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d016      	beq.n	8013482 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8013454:	893b      	ldrh	r3, [r7, #8]
 8013456:	2b00      	cmp	r3, #0
 8013458:	d00e      	beq.n	8013478 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801345a:	683b      	ldr	r3, [r7, #0]
 801345c:	88da      	ldrh	r2, [r3, #6]
 801345e:	893b      	ldrh	r3, [r7, #8]
 8013460:	4293      	cmp	r3, r2
 8013462:	bf28      	it	cs
 8013464:	4613      	movcs	r3, r2
 8013466:	b29b      	uxth	r3, r3
 8013468:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801346a:	893b      	ldrh	r3, [r7, #8]
 801346c:	461a      	mov	r2, r3
 801346e:	68f9      	ldr	r1, [r7, #12]
 8013470:	6878      	ldr	r0, [r7, #4]
 8013472:	f000 fa44 	bl	80138fe <USBD_CtlSendData>
 8013476:	e009      	b.n	801348c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8013478:	6839      	ldr	r1, [r7, #0]
 801347a:	6878      	ldr	r0, [r7, #4]
 801347c:	f000 f9ce 	bl	801381c <USBD_CtlError>
 8013480:	e004      	b.n	801348c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8013482:	6878      	ldr	r0, [r7, #4]
 8013484:	f000 fa95 	bl	80139b2 <USBD_CtlSendStatus>
 8013488:	e000      	b.n	801348c <USBD_GetDescriptor+0x320>
    return;
 801348a:	bf00      	nop
  }
}
 801348c:	3710      	adds	r7, #16
 801348e:	46bd      	mov	sp, r7
 8013490:	bd80      	pop	{r7, pc}
 8013492:	bf00      	nop

08013494 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013494:	b580      	push	{r7, lr}
 8013496:	b084      	sub	sp, #16
 8013498:	af00      	add	r7, sp, #0
 801349a:	6078      	str	r0, [r7, #4]
 801349c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801349e:	683b      	ldr	r3, [r7, #0]
 80134a0:	889b      	ldrh	r3, [r3, #4]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d131      	bne.n	801350a <USBD_SetAddress+0x76>
 80134a6:	683b      	ldr	r3, [r7, #0]
 80134a8:	88db      	ldrh	r3, [r3, #6]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d12d      	bne.n	801350a <USBD_SetAddress+0x76>
 80134ae:	683b      	ldr	r3, [r7, #0]
 80134b0:	885b      	ldrh	r3, [r3, #2]
 80134b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80134b4:	d829      	bhi.n	801350a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80134b6:	683b      	ldr	r3, [r7, #0]
 80134b8:	885b      	ldrh	r3, [r3, #2]
 80134ba:	b2db      	uxtb	r3, r3
 80134bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80134c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80134c8:	b2db      	uxtb	r3, r3
 80134ca:	2b03      	cmp	r3, #3
 80134cc:	d104      	bne.n	80134d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80134ce:	6839      	ldr	r1, [r7, #0]
 80134d0:	6878      	ldr	r0, [r7, #4]
 80134d2:	f000 f9a3 	bl	801381c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80134d6:	e01d      	b.n	8013514 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	7bfa      	ldrb	r2, [r7, #15]
 80134dc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80134e0:	7bfb      	ldrb	r3, [r7, #15]
 80134e2:	4619      	mov	r1, r3
 80134e4:	6878      	ldr	r0, [r7, #4]
 80134e6:	f003 ff07 	bl	80172f8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80134ea:	6878      	ldr	r0, [r7, #4]
 80134ec:	f000 fa61 	bl	80139b2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80134f0:	7bfb      	ldrb	r3, [r7, #15]
 80134f2:	2b00      	cmp	r3, #0
 80134f4:	d004      	beq.n	8013500 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	2202      	movs	r2, #2
 80134fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80134fe:	e009      	b.n	8013514 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	2201      	movs	r2, #1
 8013504:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013508:	e004      	b.n	8013514 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801350a:	6839      	ldr	r1, [r7, #0]
 801350c:	6878      	ldr	r0, [r7, #4]
 801350e:	f000 f985 	bl	801381c <USBD_CtlError>
  }
}
 8013512:	bf00      	nop
 8013514:	bf00      	nop
 8013516:	3710      	adds	r7, #16
 8013518:	46bd      	mov	sp, r7
 801351a:	bd80      	pop	{r7, pc}

0801351c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801351c:	b580      	push	{r7, lr}
 801351e:	b084      	sub	sp, #16
 8013520:	af00      	add	r7, sp, #0
 8013522:	6078      	str	r0, [r7, #4]
 8013524:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013526:	2300      	movs	r3, #0
 8013528:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801352a:	683b      	ldr	r3, [r7, #0]
 801352c:	885b      	ldrh	r3, [r3, #2]
 801352e:	b2da      	uxtb	r2, r3
 8013530:	4b4c      	ldr	r3, [pc, #304]	@ (8013664 <USBD_SetConfig+0x148>)
 8013532:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013534:	4b4b      	ldr	r3, [pc, #300]	@ (8013664 <USBD_SetConfig+0x148>)
 8013536:	781b      	ldrb	r3, [r3, #0]
 8013538:	2b01      	cmp	r3, #1
 801353a:	d905      	bls.n	8013548 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801353c:	6839      	ldr	r1, [r7, #0]
 801353e:	6878      	ldr	r0, [r7, #4]
 8013540:	f000 f96c 	bl	801381c <USBD_CtlError>
    return USBD_FAIL;
 8013544:	2303      	movs	r3, #3
 8013546:	e088      	b.n	801365a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801354e:	b2db      	uxtb	r3, r3
 8013550:	2b02      	cmp	r3, #2
 8013552:	d002      	beq.n	801355a <USBD_SetConfig+0x3e>
 8013554:	2b03      	cmp	r3, #3
 8013556:	d025      	beq.n	80135a4 <USBD_SetConfig+0x88>
 8013558:	e071      	b.n	801363e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801355a:	4b42      	ldr	r3, [pc, #264]	@ (8013664 <USBD_SetConfig+0x148>)
 801355c:	781b      	ldrb	r3, [r3, #0]
 801355e:	2b00      	cmp	r3, #0
 8013560:	d01c      	beq.n	801359c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8013562:	4b40      	ldr	r3, [pc, #256]	@ (8013664 <USBD_SetConfig+0x148>)
 8013564:	781b      	ldrb	r3, [r3, #0]
 8013566:	461a      	mov	r2, r3
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801356c:	4b3d      	ldr	r3, [pc, #244]	@ (8013664 <USBD_SetConfig+0x148>)
 801356e:	781b      	ldrb	r3, [r3, #0]
 8013570:	4619      	mov	r1, r3
 8013572:	6878      	ldr	r0, [r7, #4]
 8013574:	f7ff f990 	bl	8012898 <USBD_SetClassConfig>
 8013578:	4603      	mov	r3, r0
 801357a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801357c:	7bfb      	ldrb	r3, [r7, #15]
 801357e:	2b00      	cmp	r3, #0
 8013580:	d004      	beq.n	801358c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8013582:	6839      	ldr	r1, [r7, #0]
 8013584:	6878      	ldr	r0, [r7, #4]
 8013586:	f000 f949 	bl	801381c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801358a:	e065      	b.n	8013658 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801358c:	6878      	ldr	r0, [r7, #4]
 801358e:	f000 fa10 	bl	80139b2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	2203      	movs	r2, #3
 8013596:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801359a:	e05d      	b.n	8013658 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801359c:	6878      	ldr	r0, [r7, #4]
 801359e:	f000 fa08 	bl	80139b2 <USBD_CtlSendStatus>
      break;
 80135a2:	e059      	b.n	8013658 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80135a4:	4b2f      	ldr	r3, [pc, #188]	@ (8013664 <USBD_SetConfig+0x148>)
 80135a6:	781b      	ldrb	r3, [r3, #0]
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d112      	bne.n	80135d2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	2202      	movs	r2, #2
 80135b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80135b4:	4b2b      	ldr	r3, [pc, #172]	@ (8013664 <USBD_SetConfig+0x148>)
 80135b6:	781b      	ldrb	r3, [r3, #0]
 80135b8:	461a      	mov	r2, r3
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80135be:	4b29      	ldr	r3, [pc, #164]	@ (8013664 <USBD_SetConfig+0x148>)
 80135c0:	781b      	ldrb	r3, [r3, #0]
 80135c2:	4619      	mov	r1, r3
 80135c4:	6878      	ldr	r0, [r7, #4]
 80135c6:	f7ff f983 	bl	80128d0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80135ca:	6878      	ldr	r0, [r7, #4]
 80135cc:	f000 f9f1 	bl	80139b2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80135d0:	e042      	b.n	8013658 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80135d2:	4b24      	ldr	r3, [pc, #144]	@ (8013664 <USBD_SetConfig+0x148>)
 80135d4:	781b      	ldrb	r3, [r3, #0]
 80135d6:	461a      	mov	r2, r3
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	685b      	ldr	r3, [r3, #4]
 80135dc:	429a      	cmp	r2, r3
 80135de:	d02a      	beq.n	8013636 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	685b      	ldr	r3, [r3, #4]
 80135e4:	b2db      	uxtb	r3, r3
 80135e6:	4619      	mov	r1, r3
 80135e8:	6878      	ldr	r0, [r7, #4]
 80135ea:	f7ff f971 	bl	80128d0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80135ee:	4b1d      	ldr	r3, [pc, #116]	@ (8013664 <USBD_SetConfig+0x148>)
 80135f0:	781b      	ldrb	r3, [r3, #0]
 80135f2:	461a      	mov	r2, r3
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80135f8:	4b1a      	ldr	r3, [pc, #104]	@ (8013664 <USBD_SetConfig+0x148>)
 80135fa:	781b      	ldrb	r3, [r3, #0]
 80135fc:	4619      	mov	r1, r3
 80135fe:	6878      	ldr	r0, [r7, #4]
 8013600:	f7ff f94a 	bl	8012898 <USBD_SetClassConfig>
 8013604:	4603      	mov	r3, r0
 8013606:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013608:	7bfb      	ldrb	r3, [r7, #15]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d00f      	beq.n	801362e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801360e:	6839      	ldr	r1, [r7, #0]
 8013610:	6878      	ldr	r0, [r7, #4]
 8013612:	f000 f903 	bl	801381c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	685b      	ldr	r3, [r3, #4]
 801361a:	b2db      	uxtb	r3, r3
 801361c:	4619      	mov	r1, r3
 801361e:	6878      	ldr	r0, [r7, #4]
 8013620:	f7ff f956 	bl	80128d0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	2202      	movs	r2, #2
 8013628:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801362c:	e014      	b.n	8013658 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801362e:	6878      	ldr	r0, [r7, #4]
 8013630:	f000 f9bf 	bl	80139b2 <USBD_CtlSendStatus>
      break;
 8013634:	e010      	b.n	8013658 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013636:	6878      	ldr	r0, [r7, #4]
 8013638:	f000 f9bb 	bl	80139b2 <USBD_CtlSendStatus>
      break;
 801363c:	e00c      	b.n	8013658 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801363e:	6839      	ldr	r1, [r7, #0]
 8013640:	6878      	ldr	r0, [r7, #4]
 8013642:	f000 f8eb 	bl	801381c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013646:	4b07      	ldr	r3, [pc, #28]	@ (8013664 <USBD_SetConfig+0x148>)
 8013648:	781b      	ldrb	r3, [r3, #0]
 801364a:	4619      	mov	r1, r3
 801364c:	6878      	ldr	r0, [r7, #4]
 801364e:	f7ff f93f 	bl	80128d0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013652:	2303      	movs	r3, #3
 8013654:	73fb      	strb	r3, [r7, #15]
      break;
 8013656:	bf00      	nop
  }

  return ret;
 8013658:	7bfb      	ldrb	r3, [r7, #15]
}
 801365a:	4618      	mov	r0, r3
 801365c:	3710      	adds	r7, #16
 801365e:	46bd      	mov	sp, r7
 8013660:	bd80      	pop	{r7, pc}
 8013662:	bf00      	nop
 8013664:	20002909 	.word	0x20002909

08013668 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013668:	b580      	push	{r7, lr}
 801366a:	b082      	sub	sp, #8
 801366c:	af00      	add	r7, sp, #0
 801366e:	6078      	str	r0, [r7, #4]
 8013670:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013672:	683b      	ldr	r3, [r7, #0]
 8013674:	88db      	ldrh	r3, [r3, #6]
 8013676:	2b01      	cmp	r3, #1
 8013678:	d004      	beq.n	8013684 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801367a:	6839      	ldr	r1, [r7, #0]
 801367c:	6878      	ldr	r0, [r7, #4]
 801367e:	f000 f8cd 	bl	801381c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013682:	e023      	b.n	80136cc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801368a:	b2db      	uxtb	r3, r3
 801368c:	2b02      	cmp	r3, #2
 801368e:	dc02      	bgt.n	8013696 <USBD_GetConfig+0x2e>
 8013690:	2b00      	cmp	r3, #0
 8013692:	dc03      	bgt.n	801369c <USBD_GetConfig+0x34>
 8013694:	e015      	b.n	80136c2 <USBD_GetConfig+0x5a>
 8013696:	2b03      	cmp	r3, #3
 8013698:	d00b      	beq.n	80136b2 <USBD_GetConfig+0x4a>
 801369a:	e012      	b.n	80136c2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	2200      	movs	r2, #0
 80136a0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	3308      	adds	r3, #8
 80136a6:	2201      	movs	r2, #1
 80136a8:	4619      	mov	r1, r3
 80136aa:	6878      	ldr	r0, [r7, #4]
 80136ac:	f000 f927 	bl	80138fe <USBD_CtlSendData>
        break;
 80136b0:	e00c      	b.n	80136cc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	3304      	adds	r3, #4
 80136b6:	2201      	movs	r2, #1
 80136b8:	4619      	mov	r1, r3
 80136ba:	6878      	ldr	r0, [r7, #4]
 80136bc:	f000 f91f 	bl	80138fe <USBD_CtlSendData>
        break;
 80136c0:	e004      	b.n	80136cc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80136c2:	6839      	ldr	r1, [r7, #0]
 80136c4:	6878      	ldr	r0, [r7, #4]
 80136c6:	f000 f8a9 	bl	801381c <USBD_CtlError>
        break;
 80136ca:	bf00      	nop
}
 80136cc:	bf00      	nop
 80136ce:	3708      	adds	r7, #8
 80136d0:	46bd      	mov	sp, r7
 80136d2:	bd80      	pop	{r7, pc}

080136d4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80136d4:	b580      	push	{r7, lr}
 80136d6:	b082      	sub	sp, #8
 80136d8:	af00      	add	r7, sp, #0
 80136da:	6078      	str	r0, [r7, #4]
 80136dc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136e4:	b2db      	uxtb	r3, r3
 80136e6:	3b01      	subs	r3, #1
 80136e8:	2b02      	cmp	r3, #2
 80136ea:	d81e      	bhi.n	801372a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80136ec:	683b      	ldr	r3, [r7, #0]
 80136ee:	88db      	ldrh	r3, [r3, #6]
 80136f0:	2b02      	cmp	r3, #2
 80136f2:	d004      	beq.n	80136fe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80136f4:	6839      	ldr	r1, [r7, #0]
 80136f6:	6878      	ldr	r0, [r7, #4]
 80136f8:	f000 f890 	bl	801381c <USBD_CtlError>
        break;
 80136fc:	e01a      	b.n	8013734 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	2201      	movs	r2, #1
 8013702:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801370a:	2b00      	cmp	r3, #0
 801370c:	d005      	beq.n	801371a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	68db      	ldr	r3, [r3, #12]
 8013712:	f043 0202 	orr.w	r2, r3, #2
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	330c      	adds	r3, #12
 801371e:	2202      	movs	r2, #2
 8013720:	4619      	mov	r1, r3
 8013722:	6878      	ldr	r0, [r7, #4]
 8013724:	f000 f8eb 	bl	80138fe <USBD_CtlSendData>
      break;
 8013728:	e004      	b.n	8013734 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801372a:	6839      	ldr	r1, [r7, #0]
 801372c:	6878      	ldr	r0, [r7, #4]
 801372e:	f000 f875 	bl	801381c <USBD_CtlError>
      break;
 8013732:	bf00      	nop
  }
}
 8013734:	bf00      	nop
 8013736:	3708      	adds	r7, #8
 8013738:	46bd      	mov	sp, r7
 801373a:	bd80      	pop	{r7, pc}

0801373c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801373c:	b580      	push	{r7, lr}
 801373e:	b082      	sub	sp, #8
 8013740:	af00      	add	r7, sp, #0
 8013742:	6078      	str	r0, [r7, #4]
 8013744:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013746:	683b      	ldr	r3, [r7, #0]
 8013748:	885b      	ldrh	r3, [r3, #2]
 801374a:	2b01      	cmp	r3, #1
 801374c:	d106      	bne.n	801375c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	2201      	movs	r2, #1
 8013752:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013756:	6878      	ldr	r0, [r7, #4]
 8013758:	f000 f92b 	bl	80139b2 <USBD_CtlSendStatus>
  }
}
 801375c:	bf00      	nop
 801375e:	3708      	adds	r7, #8
 8013760:	46bd      	mov	sp, r7
 8013762:	bd80      	pop	{r7, pc}

08013764 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013764:	b580      	push	{r7, lr}
 8013766:	b082      	sub	sp, #8
 8013768:	af00      	add	r7, sp, #0
 801376a:	6078      	str	r0, [r7, #4]
 801376c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013774:	b2db      	uxtb	r3, r3
 8013776:	3b01      	subs	r3, #1
 8013778:	2b02      	cmp	r3, #2
 801377a:	d80b      	bhi.n	8013794 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801377c:	683b      	ldr	r3, [r7, #0]
 801377e:	885b      	ldrh	r3, [r3, #2]
 8013780:	2b01      	cmp	r3, #1
 8013782:	d10c      	bne.n	801379e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	2200      	movs	r2, #0
 8013788:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801378c:	6878      	ldr	r0, [r7, #4]
 801378e:	f000 f910 	bl	80139b2 <USBD_CtlSendStatus>
      }
      break;
 8013792:	e004      	b.n	801379e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013794:	6839      	ldr	r1, [r7, #0]
 8013796:	6878      	ldr	r0, [r7, #4]
 8013798:	f000 f840 	bl	801381c <USBD_CtlError>
      break;
 801379c:	e000      	b.n	80137a0 <USBD_ClrFeature+0x3c>
      break;
 801379e:	bf00      	nop
  }
}
 80137a0:	bf00      	nop
 80137a2:	3708      	adds	r7, #8
 80137a4:	46bd      	mov	sp, r7
 80137a6:	bd80      	pop	{r7, pc}

080137a8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80137a8:	b580      	push	{r7, lr}
 80137aa:	b084      	sub	sp, #16
 80137ac:	af00      	add	r7, sp, #0
 80137ae:	6078      	str	r0, [r7, #4]
 80137b0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80137b2:	683b      	ldr	r3, [r7, #0]
 80137b4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80137b6:	68fb      	ldr	r3, [r7, #12]
 80137b8:	781a      	ldrb	r2, [r3, #0]
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80137be:	68fb      	ldr	r3, [r7, #12]
 80137c0:	3301      	adds	r3, #1
 80137c2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80137c4:	68fb      	ldr	r3, [r7, #12]
 80137c6:	781a      	ldrb	r2, [r3, #0]
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80137cc:	68fb      	ldr	r3, [r7, #12]
 80137ce:	3301      	adds	r3, #1
 80137d0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80137d2:	68f8      	ldr	r0, [r7, #12]
 80137d4:	f7ff fa90 	bl	8012cf8 <SWAPBYTE>
 80137d8:	4603      	mov	r3, r0
 80137da:	461a      	mov	r2, r3
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80137e0:	68fb      	ldr	r3, [r7, #12]
 80137e2:	3301      	adds	r3, #1
 80137e4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	3301      	adds	r3, #1
 80137ea:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80137ec:	68f8      	ldr	r0, [r7, #12]
 80137ee:	f7ff fa83 	bl	8012cf8 <SWAPBYTE>
 80137f2:	4603      	mov	r3, r0
 80137f4:	461a      	mov	r2, r3
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	3301      	adds	r3, #1
 80137fe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	3301      	adds	r3, #1
 8013804:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013806:	68f8      	ldr	r0, [r7, #12]
 8013808:	f7ff fa76 	bl	8012cf8 <SWAPBYTE>
 801380c:	4603      	mov	r3, r0
 801380e:	461a      	mov	r2, r3
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	80da      	strh	r2, [r3, #6]
}
 8013814:	bf00      	nop
 8013816:	3710      	adds	r7, #16
 8013818:	46bd      	mov	sp, r7
 801381a:	bd80      	pop	{r7, pc}

0801381c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801381c:	b580      	push	{r7, lr}
 801381e:	b082      	sub	sp, #8
 8013820:	af00      	add	r7, sp, #0
 8013822:	6078      	str	r0, [r7, #4]
 8013824:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013826:	2180      	movs	r1, #128	@ 0x80
 8013828:	6878      	ldr	r0, [r7, #4]
 801382a:	f003 fcfb 	bl	8017224 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801382e:	2100      	movs	r1, #0
 8013830:	6878      	ldr	r0, [r7, #4]
 8013832:	f003 fcf7 	bl	8017224 <USBD_LL_StallEP>
}
 8013836:	bf00      	nop
 8013838:	3708      	adds	r7, #8
 801383a:	46bd      	mov	sp, r7
 801383c:	bd80      	pop	{r7, pc}

0801383e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801383e:	b580      	push	{r7, lr}
 8013840:	b086      	sub	sp, #24
 8013842:	af00      	add	r7, sp, #0
 8013844:	60f8      	str	r0, [r7, #12]
 8013846:	60b9      	str	r1, [r7, #8]
 8013848:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801384a:	2300      	movs	r3, #0
 801384c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801384e:	68fb      	ldr	r3, [r7, #12]
 8013850:	2b00      	cmp	r3, #0
 8013852:	d036      	beq.n	80138c2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8013854:	68fb      	ldr	r3, [r7, #12]
 8013856:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8013858:	6938      	ldr	r0, [r7, #16]
 801385a:	f000 f836 	bl	80138ca <USBD_GetLen>
 801385e:	4603      	mov	r3, r0
 8013860:	3301      	adds	r3, #1
 8013862:	b29b      	uxth	r3, r3
 8013864:	005b      	lsls	r3, r3, #1
 8013866:	b29a      	uxth	r2, r3
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801386c:	7dfb      	ldrb	r3, [r7, #23]
 801386e:	68ba      	ldr	r2, [r7, #8]
 8013870:	4413      	add	r3, r2
 8013872:	687a      	ldr	r2, [r7, #4]
 8013874:	7812      	ldrb	r2, [r2, #0]
 8013876:	701a      	strb	r2, [r3, #0]
  idx++;
 8013878:	7dfb      	ldrb	r3, [r7, #23]
 801387a:	3301      	adds	r3, #1
 801387c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801387e:	7dfb      	ldrb	r3, [r7, #23]
 8013880:	68ba      	ldr	r2, [r7, #8]
 8013882:	4413      	add	r3, r2
 8013884:	2203      	movs	r2, #3
 8013886:	701a      	strb	r2, [r3, #0]
  idx++;
 8013888:	7dfb      	ldrb	r3, [r7, #23]
 801388a:	3301      	adds	r3, #1
 801388c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801388e:	e013      	b.n	80138b8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8013890:	7dfb      	ldrb	r3, [r7, #23]
 8013892:	68ba      	ldr	r2, [r7, #8]
 8013894:	4413      	add	r3, r2
 8013896:	693a      	ldr	r2, [r7, #16]
 8013898:	7812      	ldrb	r2, [r2, #0]
 801389a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801389c:	693b      	ldr	r3, [r7, #16]
 801389e:	3301      	adds	r3, #1
 80138a0:	613b      	str	r3, [r7, #16]
    idx++;
 80138a2:	7dfb      	ldrb	r3, [r7, #23]
 80138a4:	3301      	adds	r3, #1
 80138a6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80138a8:	7dfb      	ldrb	r3, [r7, #23]
 80138aa:	68ba      	ldr	r2, [r7, #8]
 80138ac:	4413      	add	r3, r2
 80138ae:	2200      	movs	r2, #0
 80138b0:	701a      	strb	r2, [r3, #0]
    idx++;
 80138b2:	7dfb      	ldrb	r3, [r7, #23]
 80138b4:	3301      	adds	r3, #1
 80138b6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80138b8:	693b      	ldr	r3, [r7, #16]
 80138ba:	781b      	ldrb	r3, [r3, #0]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d1e7      	bne.n	8013890 <USBD_GetString+0x52>
 80138c0:	e000      	b.n	80138c4 <USBD_GetString+0x86>
    return;
 80138c2:	bf00      	nop
  }
}
 80138c4:	3718      	adds	r7, #24
 80138c6:	46bd      	mov	sp, r7
 80138c8:	bd80      	pop	{r7, pc}

080138ca <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80138ca:	b480      	push	{r7}
 80138cc:	b085      	sub	sp, #20
 80138ce:	af00      	add	r7, sp, #0
 80138d0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80138d2:	2300      	movs	r3, #0
 80138d4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80138da:	e005      	b.n	80138e8 <USBD_GetLen+0x1e>
  {
    len++;
 80138dc:	7bfb      	ldrb	r3, [r7, #15]
 80138de:	3301      	adds	r3, #1
 80138e0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80138e2:	68bb      	ldr	r3, [r7, #8]
 80138e4:	3301      	adds	r3, #1
 80138e6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80138e8:	68bb      	ldr	r3, [r7, #8]
 80138ea:	781b      	ldrb	r3, [r3, #0]
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d1f5      	bne.n	80138dc <USBD_GetLen+0x12>
  }

  return len;
 80138f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80138f2:	4618      	mov	r0, r3
 80138f4:	3714      	adds	r7, #20
 80138f6:	46bd      	mov	sp, r7
 80138f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138fc:	4770      	bx	lr

080138fe <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80138fe:	b580      	push	{r7, lr}
 8013900:	b084      	sub	sp, #16
 8013902:	af00      	add	r7, sp, #0
 8013904:	60f8      	str	r0, [r7, #12]
 8013906:	60b9      	str	r1, [r7, #8]
 8013908:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	2202      	movs	r2, #2
 801390e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	687a      	ldr	r2, [r7, #4]
 8013916:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013918:	68fb      	ldr	r3, [r7, #12]
 801391a:	687a      	ldr	r2, [r7, #4]
 801391c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	68ba      	ldr	r2, [r7, #8]
 8013922:	2100      	movs	r1, #0
 8013924:	68f8      	ldr	r0, [r7, #12]
 8013926:	f003 fd06 	bl	8017336 <USBD_LL_Transmit>

  return USBD_OK;
 801392a:	2300      	movs	r3, #0
}
 801392c:	4618      	mov	r0, r3
 801392e:	3710      	adds	r7, #16
 8013930:	46bd      	mov	sp, r7
 8013932:	bd80      	pop	{r7, pc}

08013934 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013934:	b580      	push	{r7, lr}
 8013936:	b084      	sub	sp, #16
 8013938:	af00      	add	r7, sp, #0
 801393a:	60f8      	str	r0, [r7, #12]
 801393c:	60b9      	str	r1, [r7, #8]
 801393e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	68ba      	ldr	r2, [r7, #8]
 8013944:	2100      	movs	r1, #0
 8013946:	68f8      	ldr	r0, [r7, #12]
 8013948:	f003 fcf5 	bl	8017336 <USBD_LL_Transmit>

  return USBD_OK;
 801394c:	2300      	movs	r3, #0
}
 801394e:	4618      	mov	r0, r3
 8013950:	3710      	adds	r7, #16
 8013952:	46bd      	mov	sp, r7
 8013954:	bd80      	pop	{r7, pc}

08013956 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013956:	b580      	push	{r7, lr}
 8013958:	b084      	sub	sp, #16
 801395a:	af00      	add	r7, sp, #0
 801395c:	60f8      	str	r0, [r7, #12]
 801395e:	60b9      	str	r1, [r7, #8]
 8013960:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	2203      	movs	r2, #3
 8013966:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	687a      	ldr	r2, [r7, #4]
 801396e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	687a      	ldr	r2, [r7, #4]
 8013976:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	68ba      	ldr	r2, [r7, #8]
 801397e:	2100      	movs	r1, #0
 8013980:	68f8      	ldr	r0, [r7, #12]
 8013982:	f003 fcf9 	bl	8017378 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013986:	2300      	movs	r3, #0
}
 8013988:	4618      	mov	r0, r3
 801398a:	3710      	adds	r7, #16
 801398c:	46bd      	mov	sp, r7
 801398e:	bd80      	pop	{r7, pc}

08013990 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013990:	b580      	push	{r7, lr}
 8013992:	b084      	sub	sp, #16
 8013994:	af00      	add	r7, sp, #0
 8013996:	60f8      	str	r0, [r7, #12]
 8013998:	60b9      	str	r1, [r7, #8]
 801399a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	68ba      	ldr	r2, [r7, #8]
 80139a0:	2100      	movs	r1, #0
 80139a2:	68f8      	ldr	r0, [r7, #12]
 80139a4:	f003 fce8 	bl	8017378 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80139a8:	2300      	movs	r3, #0
}
 80139aa:	4618      	mov	r0, r3
 80139ac:	3710      	adds	r7, #16
 80139ae:	46bd      	mov	sp, r7
 80139b0:	bd80      	pop	{r7, pc}

080139b2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80139b2:	b580      	push	{r7, lr}
 80139b4:	b082      	sub	sp, #8
 80139b6:	af00      	add	r7, sp, #0
 80139b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	2204      	movs	r2, #4
 80139be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80139c2:	2300      	movs	r3, #0
 80139c4:	2200      	movs	r2, #0
 80139c6:	2100      	movs	r1, #0
 80139c8:	6878      	ldr	r0, [r7, #4]
 80139ca:	f003 fcb4 	bl	8017336 <USBD_LL_Transmit>

  return USBD_OK;
 80139ce:	2300      	movs	r3, #0
}
 80139d0:	4618      	mov	r0, r3
 80139d2:	3708      	adds	r7, #8
 80139d4:	46bd      	mov	sp, r7
 80139d6:	bd80      	pop	{r7, pc}

080139d8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80139d8:	b580      	push	{r7, lr}
 80139da:	b082      	sub	sp, #8
 80139dc:	af00      	add	r7, sp, #0
 80139de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	2205      	movs	r2, #5
 80139e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80139e8:	2300      	movs	r3, #0
 80139ea:	2200      	movs	r2, #0
 80139ec:	2100      	movs	r1, #0
 80139ee:	6878      	ldr	r0, [r7, #4]
 80139f0:	f003 fcc2 	bl	8017378 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80139f4:	2300      	movs	r3, #0
}
 80139f6:	4618      	mov	r0, r3
 80139f8:	3708      	adds	r7, #8
 80139fa:	46bd      	mov	sp, r7
 80139fc:	bd80      	pop	{r7, pc}
	...

08013a00 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8013a00:	b580      	push	{r7, lr}
 8013a02:	b084      	sub	sp, #16
 8013a04:	af00      	add	r7, sp, #0
 8013a06:	4603      	mov	r3, r0
 8013a08:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8013a0a:	79fb      	ldrb	r3, [r7, #7]
 8013a0c:	4a08      	ldr	r2, [pc, #32]	@ (8013a30 <disk_status+0x30>)
 8013a0e:	009b      	lsls	r3, r3, #2
 8013a10:	4413      	add	r3, r2
 8013a12:	685b      	ldr	r3, [r3, #4]
 8013a14:	685b      	ldr	r3, [r3, #4]
 8013a16:	79fa      	ldrb	r2, [r7, #7]
 8013a18:	4905      	ldr	r1, [pc, #20]	@ (8013a30 <disk_status+0x30>)
 8013a1a:	440a      	add	r2, r1
 8013a1c:	7a12      	ldrb	r2, [r2, #8]
 8013a1e:	4610      	mov	r0, r2
 8013a20:	4798      	blx	r3
 8013a22:	4603      	mov	r3, r0
 8013a24:	73fb      	strb	r3, [r7, #15]
  return stat;
 8013a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a28:	4618      	mov	r0, r3
 8013a2a:	3710      	adds	r7, #16
 8013a2c:	46bd      	mov	sp, r7
 8013a2e:	bd80      	pop	{r7, pc}
 8013a30:	20002b34 	.word	0x20002b34

08013a34 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8013a34:	b580      	push	{r7, lr}
 8013a36:	b084      	sub	sp, #16
 8013a38:	af00      	add	r7, sp, #0
 8013a3a:	4603      	mov	r3, r0
 8013a3c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8013a3e:	2300      	movs	r3, #0
 8013a40:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8013a42:	79fb      	ldrb	r3, [r7, #7]
 8013a44:	4a0d      	ldr	r2, [pc, #52]	@ (8013a7c <disk_initialize+0x48>)
 8013a46:	5cd3      	ldrb	r3, [r2, r3]
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d111      	bne.n	8013a70 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8013a4c:	79fb      	ldrb	r3, [r7, #7]
 8013a4e:	4a0b      	ldr	r2, [pc, #44]	@ (8013a7c <disk_initialize+0x48>)
 8013a50:	2101      	movs	r1, #1
 8013a52:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8013a54:	79fb      	ldrb	r3, [r7, #7]
 8013a56:	4a09      	ldr	r2, [pc, #36]	@ (8013a7c <disk_initialize+0x48>)
 8013a58:	009b      	lsls	r3, r3, #2
 8013a5a:	4413      	add	r3, r2
 8013a5c:	685b      	ldr	r3, [r3, #4]
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	79fa      	ldrb	r2, [r7, #7]
 8013a62:	4906      	ldr	r1, [pc, #24]	@ (8013a7c <disk_initialize+0x48>)
 8013a64:	440a      	add	r2, r1
 8013a66:	7a12      	ldrb	r2, [r2, #8]
 8013a68:	4610      	mov	r0, r2
 8013a6a:	4798      	blx	r3
 8013a6c:	4603      	mov	r3, r0
 8013a6e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8013a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a72:	4618      	mov	r0, r3
 8013a74:	3710      	adds	r7, #16
 8013a76:	46bd      	mov	sp, r7
 8013a78:	bd80      	pop	{r7, pc}
 8013a7a:	bf00      	nop
 8013a7c:	20002b34 	.word	0x20002b34

08013a80 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8013a80:	b590      	push	{r4, r7, lr}
 8013a82:	b087      	sub	sp, #28
 8013a84:	af00      	add	r7, sp, #0
 8013a86:	60b9      	str	r1, [r7, #8]
 8013a88:	607a      	str	r2, [r7, #4]
 8013a8a:	603b      	str	r3, [r7, #0]
 8013a8c:	4603      	mov	r3, r0
 8013a8e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8013a90:	7bfb      	ldrb	r3, [r7, #15]
 8013a92:	4a0a      	ldr	r2, [pc, #40]	@ (8013abc <disk_read+0x3c>)
 8013a94:	009b      	lsls	r3, r3, #2
 8013a96:	4413      	add	r3, r2
 8013a98:	685b      	ldr	r3, [r3, #4]
 8013a9a:	689c      	ldr	r4, [r3, #8]
 8013a9c:	7bfb      	ldrb	r3, [r7, #15]
 8013a9e:	4a07      	ldr	r2, [pc, #28]	@ (8013abc <disk_read+0x3c>)
 8013aa0:	4413      	add	r3, r2
 8013aa2:	7a18      	ldrb	r0, [r3, #8]
 8013aa4:	683b      	ldr	r3, [r7, #0]
 8013aa6:	687a      	ldr	r2, [r7, #4]
 8013aa8:	68b9      	ldr	r1, [r7, #8]
 8013aaa:	47a0      	blx	r4
 8013aac:	4603      	mov	r3, r0
 8013aae:	75fb      	strb	r3, [r7, #23]
  return res;
 8013ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8013ab2:	4618      	mov	r0, r3
 8013ab4:	371c      	adds	r7, #28
 8013ab6:	46bd      	mov	sp, r7
 8013ab8:	bd90      	pop	{r4, r7, pc}
 8013aba:	bf00      	nop
 8013abc:	20002b34 	.word	0x20002b34

08013ac0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8013ac0:	b590      	push	{r4, r7, lr}
 8013ac2:	b087      	sub	sp, #28
 8013ac4:	af00      	add	r7, sp, #0
 8013ac6:	60b9      	str	r1, [r7, #8]
 8013ac8:	607a      	str	r2, [r7, #4]
 8013aca:	603b      	str	r3, [r7, #0]
 8013acc:	4603      	mov	r3, r0
 8013ace:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8013ad0:	7bfb      	ldrb	r3, [r7, #15]
 8013ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8013afc <disk_write+0x3c>)
 8013ad4:	009b      	lsls	r3, r3, #2
 8013ad6:	4413      	add	r3, r2
 8013ad8:	685b      	ldr	r3, [r3, #4]
 8013ada:	68dc      	ldr	r4, [r3, #12]
 8013adc:	7bfb      	ldrb	r3, [r7, #15]
 8013ade:	4a07      	ldr	r2, [pc, #28]	@ (8013afc <disk_write+0x3c>)
 8013ae0:	4413      	add	r3, r2
 8013ae2:	7a18      	ldrb	r0, [r3, #8]
 8013ae4:	683b      	ldr	r3, [r7, #0]
 8013ae6:	687a      	ldr	r2, [r7, #4]
 8013ae8:	68b9      	ldr	r1, [r7, #8]
 8013aea:	47a0      	blx	r4
 8013aec:	4603      	mov	r3, r0
 8013aee:	75fb      	strb	r3, [r7, #23]
  return res;
 8013af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8013af2:	4618      	mov	r0, r3
 8013af4:	371c      	adds	r7, #28
 8013af6:	46bd      	mov	sp, r7
 8013af8:	bd90      	pop	{r4, r7, pc}
 8013afa:	bf00      	nop
 8013afc:	20002b34 	.word	0x20002b34

08013b00 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8013b00:	b580      	push	{r7, lr}
 8013b02:	b084      	sub	sp, #16
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	4603      	mov	r3, r0
 8013b08:	603a      	str	r2, [r7, #0]
 8013b0a:	71fb      	strb	r3, [r7, #7]
 8013b0c:	460b      	mov	r3, r1
 8013b0e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8013b10:	79fb      	ldrb	r3, [r7, #7]
 8013b12:	4a09      	ldr	r2, [pc, #36]	@ (8013b38 <disk_ioctl+0x38>)
 8013b14:	009b      	lsls	r3, r3, #2
 8013b16:	4413      	add	r3, r2
 8013b18:	685b      	ldr	r3, [r3, #4]
 8013b1a:	691b      	ldr	r3, [r3, #16]
 8013b1c:	79fa      	ldrb	r2, [r7, #7]
 8013b1e:	4906      	ldr	r1, [pc, #24]	@ (8013b38 <disk_ioctl+0x38>)
 8013b20:	440a      	add	r2, r1
 8013b22:	7a10      	ldrb	r0, [r2, #8]
 8013b24:	79b9      	ldrb	r1, [r7, #6]
 8013b26:	683a      	ldr	r2, [r7, #0]
 8013b28:	4798      	blx	r3
 8013b2a:	4603      	mov	r3, r0
 8013b2c:	73fb      	strb	r3, [r7, #15]
  return res;
 8013b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b30:	4618      	mov	r0, r3
 8013b32:	3710      	adds	r7, #16
 8013b34:	46bd      	mov	sp, r7
 8013b36:	bd80      	pop	{r7, pc}
 8013b38:	20002b34 	.word	0x20002b34

08013b3c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8013b3c:	b480      	push	{r7}
 8013b3e:	b085      	sub	sp, #20
 8013b40:	af00      	add	r7, sp, #0
 8013b42:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	3301      	adds	r3, #1
 8013b48:	781b      	ldrb	r3, [r3, #0]
 8013b4a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8013b4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013b50:	021b      	lsls	r3, r3, #8
 8013b52:	b21a      	sxth	r2, r3
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	781b      	ldrb	r3, [r3, #0]
 8013b58:	b21b      	sxth	r3, r3
 8013b5a:	4313      	orrs	r3, r2
 8013b5c:	b21b      	sxth	r3, r3
 8013b5e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8013b60:	89fb      	ldrh	r3, [r7, #14]
}
 8013b62:	4618      	mov	r0, r3
 8013b64:	3714      	adds	r7, #20
 8013b66:	46bd      	mov	sp, r7
 8013b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b6c:	4770      	bx	lr

08013b6e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8013b6e:	b480      	push	{r7}
 8013b70:	b085      	sub	sp, #20
 8013b72:	af00      	add	r7, sp, #0
 8013b74:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	3303      	adds	r3, #3
 8013b7a:	781b      	ldrb	r3, [r3, #0]
 8013b7c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8013b7e:	68fb      	ldr	r3, [r7, #12]
 8013b80:	021b      	lsls	r3, r3, #8
 8013b82:	687a      	ldr	r2, [r7, #4]
 8013b84:	3202      	adds	r2, #2
 8013b86:	7812      	ldrb	r2, [r2, #0]
 8013b88:	4313      	orrs	r3, r2
 8013b8a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	021b      	lsls	r3, r3, #8
 8013b90:	687a      	ldr	r2, [r7, #4]
 8013b92:	3201      	adds	r2, #1
 8013b94:	7812      	ldrb	r2, [r2, #0]
 8013b96:	4313      	orrs	r3, r2
 8013b98:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8013b9a:	68fb      	ldr	r3, [r7, #12]
 8013b9c:	021b      	lsls	r3, r3, #8
 8013b9e:	687a      	ldr	r2, [r7, #4]
 8013ba0:	7812      	ldrb	r2, [r2, #0]
 8013ba2:	4313      	orrs	r3, r2
 8013ba4:	60fb      	str	r3, [r7, #12]
	return rv;
 8013ba6:	68fb      	ldr	r3, [r7, #12]
}
 8013ba8:	4618      	mov	r0, r3
 8013baa:	3714      	adds	r7, #20
 8013bac:	46bd      	mov	sp, r7
 8013bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb2:	4770      	bx	lr

08013bb4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8013bb4:	b480      	push	{r7}
 8013bb6:	b083      	sub	sp, #12
 8013bb8:	af00      	add	r7, sp, #0
 8013bba:	6078      	str	r0, [r7, #4]
 8013bbc:	460b      	mov	r3, r1
 8013bbe:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	1c5a      	adds	r2, r3, #1
 8013bc4:	607a      	str	r2, [r7, #4]
 8013bc6:	887a      	ldrh	r2, [r7, #2]
 8013bc8:	b2d2      	uxtb	r2, r2
 8013bca:	701a      	strb	r2, [r3, #0]
 8013bcc:	887b      	ldrh	r3, [r7, #2]
 8013bce:	0a1b      	lsrs	r3, r3, #8
 8013bd0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	1c5a      	adds	r2, r3, #1
 8013bd6:	607a      	str	r2, [r7, #4]
 8013bd8:	887a      	ldrh	r2, [r7, #2]
 8013bda:	b2d2      	uxtb	r2, r2
 8013bdc:	701a      	strb	r2, [r3, #0]
}
 8013bde:	bf00      	nop
 8013be0:	370c      	adds	r7, #12
 8013be2:	46bd      	mov	sp, r7
 8013be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013be8:	4770      	bx	lr

08013bea <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8013bea:	b480      	push	{r7}
 8013bec:	b083      	sub	sp, #12
 8013bee:	af00      	add	r7, sp, #0
 8013bf0:	6078      	str	r0, [r7, #4]
 8013bf2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	1c5a      	adds	r2, r3, #1
 8013bf8:	607a      	str	r2, [r7, #4]
 8013bfa:	683a      	ldr	r2, [r7, #0]
 8013bfc:	b2d2      	uxtb	r2, r2
 8013bfe:	701a      	strb	r2, [r3, #0]
 8013c00:	683b      	ldr	r3, [r7, #0]
 8013c02:	0a1b      	lsrs	r3, r3, #8
 8013c04:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	1c5a      	adds	r2, r3, #1
 8013c0a:	607a      	str	r2, [r7, #4]
 8013c0c:	683a      	ldr	r2, [r7, #0]
 8013c0e:	b2d2      	uxtb	r2, r2
 8013c10:	701a      	strb	r2, [r3, #0]
 8013c12:	683b      	ldr	r3, [r7, #0]
 8013c14:	0a1b      	lsrs	r3, r3, #8
 8013c16:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	1c5a      	adds	r2, r3, #1
 8013c1c:	607a      	str	r2, [r7, #4]
 8013c1e:	683a      	ldr	r2, [r7, #0]
 8013c20:	b2d2      	uxtb	r2, r2
 8013c22:	701a      	strb	r2, [r3, #0]
 8013c24:	683b      	ldr	r3, [r7, #0]
 8013c26:	0a1b      	lsrs	r3, r3, #8
 8013c28:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	1c5a      	adds	r2, r3, #1
 8013c2e:	607a      	str	r2, [r7, #4]
 8013c30:	683a      	ldr	r2, [r7, #0]
 8013c32:	b2d2      	uxtb	r2, r2
 8013c34:	701a      	strb	r2, [r3, #0]
}
 8013c36:	bf00      	nop
 8013c38:	370c      	adds	r7, #12
 8013c3a:	46bd      	mov	sp, r7
 8013c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c40:	4770      	bx	lr

08013c42 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8013c42:	b480      	push	{r7}
 8013c44:	b087      	sub	sp, #28
 8013c46:	af00      	add	r7, sp, #0
 8013c48:	60f8      	str	r0, [r7, #12]
 8013c4a:	60b9      	str	r1, [r7, #8]
 8013c4c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8013c4e:	68fb      	ldr	r3, [r7, #12]
 8013c50:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8013c52:	68bb      	ldr	r3, [r7, #8]
 8013c54:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d00d      	beq.n	8013c78 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8013c5c:	693a      	ldr	r2, [r7, #16]
 8013c5e:	1c53      	adds	r3, r2, #1
 8013c60:	613b      	str	r3, [r7, #16]
 8013c62:	697b      	ldr	r3, [r7, #20]
 8013c64:	1c59      	adds	r1, r3, #1
 8013c66:	6179      	str	r1, [r7, #20]
 8013c68:	7812      	ldrb	r2, [r2, #0]
 8013c6a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	3b01      	subs	r3, #1
 8013c70:	607b      	str	r3, [r7, #4]
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d1f1      	bne.n	8013c5c <mem_cpy+0x1a>
	}
}
 8013c78:	bf00      	nop
 8013c7a:	371c      	adds	r7, #28
 8013c7c:	46bd      	mov	sp, r7
 8013c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c82:	4770      	bx	lr

08013c84 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8013c84:	b480      	push	{r7}
 8013c86:	b087      	sub	sp, #28
 8013c88:	af00      	add	r7, sp, #0
 8013c8a:	60f8      	str	r0, [r7, #12]
 8013c8c:	60b9      	str	r1, [r7, #8]
 8013c8e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8013c94:	697b      	ldr	r3, [r7, #20]
 8013c96:	1c5a      	adds	r2, r3, #1
 8013c98:	617a      	str	r2, [r7, #20]
 8013c9a:	68ba      	ldr	r2, [r7, #8]
 8013c9c:	b2d2      	uxtb	r2, r2
 8013c9e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	3b01      	subs	r3, #1
 8013ca4:	607b      	str	r3, [r7, #4]
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d1f3      	bne.n	8013c94 <mem_set+0x10>
}
 8013cac:	bf00      	nop
 8013cae:	bf00      	nop
 8013cb0:	371c      	adds	r7, #28
 8013cb2:	46bd      	mov	sp, r7
 8013cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cb8:	4770      	bx	lr

08013cba <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8013cba:	b480      	push	{r7}
 8013cbc:	b089      	sub	sp, #36	@ 0x24
 8013cbe:	af00      	add	r7, sp, #0
 8013cc0:	60f8      	str	r0, [r7, #12]
 8013cc2:	60b9      	str	r1, [r7, #8]
 8013cc4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8013cc6:	68fb      	ldr	r3, [r7, #12]
 8013cc8:	61fb      	str	r3, [r7, #28]
 8013cca:	68bb      	ldr	r3, [r7, #8]
 8013ccc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8013cce:	2300      	movs	r3, #0
 8013cd0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8013cd2:	69fb      	ldr	r3, [r7, #28]
 8013cd4:	1c5a      	adds	r2, r3, #1
 8013cd6:	61fa      	str	r2, [r7, #28]
 8013cd8:	781b      	ldrb	r3, [r3, #0]
 8013cda:	4619      	mov	r1, r3
 8013cdc:	69bb      	ldr	r3, [r7, #24]
 8013cde:	1c5a      	adds	r2, r3, #1
 8013ce0:	61ba      	str	r2, [r7, #24]
 8013ce2:	781b      	ldrb	r3, [r3, #0]
 8013ce4:	1acb      	subs	r3, r1, r3
 8013ce6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	3b01      	subs	r3, #1
 8013cec:	607b      	str	r3, [r7, #4]
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d002      	beq.n	8013cfa <mem_cmp+0x40>
 8013cf4:	697b      	ldr	r3, [r7, #20]
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	d0eb      	beq.n	8013cd2 <mem_cmp+0x18>

	return r;
 8013cfa:	697b      	ldr	r3, [r7, #20]
}
 8013cfc:	4618      	mov	r0, r3
 8013cfe:	3724      	adds	r7, #36	@ 0x24
 8013d00:	46bd      	mov	sp, r7
 8013d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d06:	4770      	bx	lr

08013d08 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8013d08:	b480      	push	{r7}
 8013d0a:	b083      	sub	sp, #12
 8013d0c:	af00      	add	r7, sp, #0
 8013d0e:	6078      	str	r0, [r7, #4]
 8013d10:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8013d12:	e002      	b.n	8013d1a <chk_chr+0x12>
 8013d14:	687b      	ldr	r3, [r7, #4]
 8013d16:	3301      	adds	r3, #1
 8013d18:	607b      	str	r3, [r7, #4]
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	781b      	ldrb	r3, [r3, #0]
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d005      	beq.n	8013d2e <chk_chr+0x26>
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	781b      	ldrb	r3, [r3, #0]
 8013d26:	461a      	mov	r2, r3
 8013d28:	683b      	ldr	r3, [r7, #0]
 8013d2a:	4293      	cmp	r3, r2
 8013d2c:	d1f2      	bne.n	8013d14 <chk_chr+0xc>
	return *str;
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	781b      	ldrb	r3, [r3, #0]
}
 8013d32:	4618      	mov	r0, r3
 8013d34:	370c      	adds	r7, #12
 8013d36:	46bd      	mov	sp, r7
 8013d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d3c:	4770      	bx	lr
	...

08013d40 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8013d40:	b480      	push	{r7}
 8013d42:	b085      	sub	sp, #20
 8013d44:	af00      	add	r7, sp, #0
 8013d46:	6078      	str	r0, [r7, #4]
 8013d48:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8013d4a:	2300      	movs	r3, #0
 8013d4c:	60bb      	str	r3, [r7, #8]
 8013d4e:	68bb      	ldr	r3, [r7, #8]
 8013d50:	60fb      	str	r3, [r7, #12]
 8013d52:	e029      	b.n	8013da8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8013d54:	4a27      	ldr	r2, [pc, #156]	@ (8013df4 <chk_lock+0xb4>)
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	011b      	lsls	r3, r3, #4
 8013d5a:	4413      	add	r3, r2
 8013d5c:	681b      	ldr	r3, [r3, #0]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d01d      	beq.n	8013d9e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8013d62:	4a24      	ldr	r2, [pc, #144]	@ (8013df4 <chk_lock+0xb4>)
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	011b      	lsls	r3, r3, #4
 8013d68:	4413      	add	r3, r2
 8013d6a:	681a      	ldr	r2, [r3, #0]
 8013d6c:	687b      	ldr	r3, [r7, #4]
 8013d6e:	681b      	ldr	r3, [r3, #0]
 8013d70:	429a      	cmp	r2, r3
 8013d72:	d116      	bne.n	8013da2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8013d74:	4a1f      	ldr	r2, [pc, #124]	@ (8013df4 <chk_lock+0xb4>)
 8013d76:	68fb      	ldr	r3, [r7, #12]
 8013d78:	011b      	lsls	r3, r3, #4
 8013d7a:	4413      	add	r3, r2
 8013d7c:	3304      	adds	r3, #4
 8013d7e:	681a      	ldr	r2, [r3, #0]
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8013d84:	429a      	cmp	r2, r3
 8013d86:	d10c      	bne.n	8013da2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8013d88:	4a1a      	ldr	r2, [pc, #104]	@ (8013df4 <chk_lock+0xb4>)
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	011b      	lsls	r3, r3, #4
 8013d8e:	4413      	add	r3, r2
 8013d90:	3308      	adds	r3, #8
 8013d92:	681a      	ldr	r2, [r3, #0]
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8013d98:	429a      	cmp	r2, r3
 8013d9a:	d102      	bne.n	8013da2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8013d9c:	e007      	b.n	8013dae <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8013d9e:	2301      	movs	r3, #1
 8013da0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8013da2:	68fb      	ldr	r3, [r7, #12]
 8013da4:	3301      	adds	r3, #1
 8013da6:	60fb      	str	r3, [r7, #12]
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	2b01      	cmp	r3, #1
 8013dac:	d9d2      	bls.n	8013d54 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	2b02      	cmp	r3, #2
 8013db2:	d109      	bne.n	8013dc8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8013db4:	68bb      	ldr	r3, [r7, #8]
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d102      	bne.n	8013dc0 <chk_lock+0x80>
 8013dba:	683b      	ldr	r3, [r7, #0]
 8013dbc:	2b02      	cmp	r3, #2
 8013dbe:	d101      	bne.n	8013dc4 <chk_lock+0x84>
 8013dc0:	2300      	movs	r3, #0
 8013dc2:	e010      	b.n	8013de6 <chk_lock+0xa6>
 8013dc4:	2312      	movs	r3, #18
 8013dc6:	e00e      	b.n	8013de6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8013dc8:	683b      	ldr	r3, [r7, #0]
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d108      	bne.n	8013de0 <chk_lock+0xa0>
 8013dce:	4a09      	ldr	r2, [pc, #36]	@ (8013df4 <chk_lock+0xb4>)
 8013dd0:	68fb      	ldr	r3, [r7, #12]
 8013dd2:	011b      	lsls	r3, r3, #4
 8013dd4:	4413      	add	r3, r2
 8013dd6:	330c      	adds	r3, #12
 8013dd8:	881b      	ldrh	r3, [r3, #0]
 8013dda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013dde:	d101      	bne.n	8013de4 <chk_lock+0xa4>
 8013de0:	2310      	movs	r3, #16
 8013de2:	e000      	b.n	8013de6 <chk_lock+0xa6>
 8013de4:	2300      	movs	r3, #0
}
 8013de6:	4618      	mov	r0, r3
 8013de8:	3714      	adds	r7, #20
 8013dea:	46bd      	mov	sp, r7
 8013dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013df0:	4770      	bx	lr
 8013df2:	bf00      	nop
 8013df4:	20002914 	.word	0x20002914

08013df8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8013df8:	b480      	push	{r7}
 8013dfa:	b083      	sub	sp, #12
 8013dfc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013dfe:	2300      	movs	r3, #0
 8013e00:	607b      	str	r3, [r7, #4]
 8013e02:	e002      	b.n	8013e0a <enq_lock+0x12>
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	3301      	adds	r3, #1
 8013e08:	607b      	str	r3, [r7, #4]
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	2b01      	cmp	r3, #1
 8013e0e:	d806      	bhi.n	8013e1e <enq_lock+0x26>
 8013e10:	4a09      	ldr	r2, [pc, #36]	@ (8013e38 <enq_lock+0x40>)
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	011b      	lsls	r3, r3, #4
 8013e16:	4413      	add	r3, r2
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d1f2      	bne.n	8013e04 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	2b02      	cmp	r3, #2
 8013e22:	bf14      	ite	ne
 8013e24:	2301      	movne	r3, #1
 8013e26:	2300      	moveq	r3, #0
 8013e28:	b2db      	uxtb	r3, r3
}
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	370c      	adds	r7, #12
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e34:	4770      	bx	lr
 8013e36:	bf00      	nop
 8013e38:	20002914 	.word	0x20002914

08013e3c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8013e3c:	b480      	push	{r7}
 8013e3e:	b085      	sub	sp, #20
 8013e40:	af00      	add	r7, sp, #0
 8013e42:	6078      	str	r0, [r7, #4]
 8013e44:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8013e46:	2300      	movs	r3, #0
 8013e48:	60fb      	str	r3, [r7, #12]
 8013e4a:	e01f      	b.n	8013e8c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8013e4c:	4a41      	ldr	r2, [pc, #260]	@ (8013f54 <inc_lock+0x118>)
 8013e4e:	68fb      	ldr	r3, [r7, #12]
 8013e50:	011b      	lsls	r3, r3, #4
 8013e52:	4413      	add	r3, r2
 8013e54:	681a      	ldr	r2, [r3, #0]
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	681b      	ldr	r3, [r3, #0]
 8013e5a:	429a      	cmp	r2, r3
 8013e5c:	d113      	bne.n	8013e86 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8013e5e:	4a3d      	ldr	r2, [pc, #244]	@ (8013f54 <inc_lock+0x118>)
 8013e60:	68fb      	ldr	r3, [r7, #12]
 8013e62:	011b      	lsls	r3, r3, #4
 8013e64:	4413      	add	r3, r2
 8013e66:	3304      	adds	r3, #4
 8013e68:	681a      	ldr	r2, [r3, #0]
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8013e6e:	429a      	cmp	r2, r3
 8013e70:	d109      	bne.n	8013e86 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8013e72:	4a38      	ldr	r2, [pc, #224]	@ (8013f54 <inc_lock+0x118>)
 8013e74:	68fb      	ldr	r3, [r7, #12]
 8013e76:	011b      	lsls	r3, r3, #4
 8013e78:	4413      	add	r3, r2
 8013e7a:	3308      	adds	r3, #8
 8013e7c:	681a      	ldr	r2, [r3, #0]
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8013e82:	429a      	cmp	r2, r3
 8013e84:	d006      	beq.n	8013e94 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8013e86:	68fb      	ldr	r3, [r7, #12]
 8013e88:	3301      	adds	r3, #1
 8013e8a:	60fb      	str	r3, [r7, #12]
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	2b01      	cmp	r3, #1
 8013e90:	d9dc      	bls.n	8013e4c <inc_lock+0x10>
 8013e92:	e000      	b.n	8013e96 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8013e94:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8013e96:	68fb      	ldr	r3, [r7, #12]
 8013e98:	2b02      	cmp	r3, #2
 8013e9a:	d132      	bne.n	8013f02 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013e9c:	2300      	movs	r3, #0
 8013e9e:	60fb      	str	r3, [r7, #12]
 8013ea0:	e002      	b.n	8013ea8 <inc_lock+0x6c>
 8013ea2:	68fb      	ldr	r3, [r7, #12]
 8013ea4:	3301      	adds	r3, #1
 8013ea6:	60fb      	str	r3, [r7, #12]
 8013ea8:	68fb      	ldr	r3, [r7, #12]
 8013eaa:	2b01      	cmp	r3, #1
 8013eac:	d806      	bhi.n	8013ebc <inc_lock+0x80>
 8013eae:	4a29      	ldr	r2, [pc, #164]	@ (8013f54 <inc_lock+0x118>)
 8013eb0:	68fb      	ldr	r3, [r7, #12]
 8013eb2:	011b      	lsls	r3, r3, #4
 8013eb4:	4413      	add	r3, r2
 8013eb6:	681b      	ldr	r3, [r3, #0]
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d1f2      	bne.n	8013ea2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8013ebc:	68fb      	ldr	r3, [r7, #12]
 8013ebe:	2b02      	cmp	r3, #2
 8013ec0:	d101      	bne.n	8013ec6 <inc_lock+0x8a>
 8013ec2:	2300      	movs	r3, #0
 8013ec4:	e040      	b.n	8013f48 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8013ec6:	687b      	ldr	r3, [r7, #4]
 8013ec8:	681a      	ldr	r2, [r3, #0]
 8013eca:	4922      	ldr	r1, [pc, #136]	@ (8013f54 <inc_lock+0x118>)
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	011b      	lsls	r3, r3, #4
 8013ed0:	440b      	add	r3, r1
 8013ed2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	689a      	ldr	r2, [r3, #8]
 8013ed8:	491e      	ldr	r1, [pc, #120]	@ (8013f54 <inc_lock+0x118>)
 8013eda:	68fb      	ldr	r3, [r7, #12]
 8013edc:	011b      	lsls	r3, r3, #4
 8013ede:	440b      	add	r3, r1
 8013ee0:	3304      	adds	r3, #4
 8013ee2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	695a      	ldr	r2, [r3, #20]
 8013ee8:	491a      	ldr	r1, [pc, #104]	@ (8013f54 <inc_lock+0x118>)
 8013eea:	68fb      	ldr	r3, [r7, #12]
 8013eec:	011b      	lsls	r3, r3, #4
 8013eee:	440b      	add	r3, r1
 8013ef0:	3308      	adds	r3, #8
 8013ef2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8013ef4:	4a17      	ldr	r2, [pc, #92]	@ (8013f54 <inc_lock+0x118>)
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	011b      	lsls	r3, r3, #4
 8013efa:	4413      	add	r3, r2
 8013efc:	330c      	adds	r3, #12
 8013efe:	2200      	movs	r2, #0
 8013f00:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8013f02:	683b      	ldr	r3, [r7, #0]
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	d009      	beq.n	8013f1c <inc_lock+0xe0>
 8013f08:	4a12      	ldr	r2, [pc, #72]	@ (8013f54 <inc_lock+0x118>)
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	011b      	lsls	r3, r3, #4
 8013f0e:	4413      	add	r3, r2
 8013f10:	330c      	adds	r3, #12
 8013f12:	881b      	ldrh	r3, [r3, #0]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d001      	beq.n	8013f1c <inc_lock+0xe0>
 8013f18:	2300      	movs	r3, #0
 8013f1a:	e015      	b.n	8013f48 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8013f1c:	683b      	ldr	r3, [r7, #0]
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d108      	bne.n	8013f34 <inc_lock+0xf8>
 8013f22:	4a0c      	ldr	r2, [pc, #48]	@ (8013f54 <inc_lock+0x118>)
 8013f24:	68fb      	ldr	r3, [r7, #12]
 8013f26:	011b      	lsls	r3, r3, #4
 8013f28:	4413      	add	r3, r2
 8013f2a:	330c      	adds	r3, #12
 8013f2c:	881b      	ldrh	r3, [r3, #0]
 8013f2e:	3301      	adds	r3, #1
 8013f30:	b29a      	uxth	r2, r3
 8013f32:	e001      	b.n	8013f38 <inc_lock+0xfc>
 8013f34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013f38:	4906      	ldr	r1, [pc, #24]	@ (8013f54 <inc_lock+0x118>)
 8013f3a:	68fb      	ldr	r3, [r7, #12]
 8013f3c:	011b      	lsls	r3, r3, #4
 8013f3e:	440b      	add	r3, r1
 8013f40:	330c      	adds	r3, #12
 8013f42:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8013f44:	68fb      	ldr	r3, [r7, #12]
 8013f46:	3301      	adds	r3, #1
}
 8013f48:	4618      	mov	r0, r3
 8013f4a:	3714      	adds	r7, #20
 8013f4c:	46bd      	mov	sp, r7
 8013f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f52:	4770      	bx	lr
 8013f54:	20002914 	.word	0x20002914

08013f58 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8013f58:	b480      	push	{r7}
 8013f5a:	b085      	sub	sp, #20
 8013f5c:	af00      	add	r7, sp, #0
 8013f5e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	3b01      	subs	r3, #1
 8013f64:	607b      	str	r3, [r7, #4]
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	2b01      	cmp	r3, #1
 8013f6a:	d825      	bhi.n	8013fb8 <dec_lock+0x60>
		n = Files[i].ctr;
 8013f6c:	4a17      	ldr	r2, [pc, #92]	@ (8013fcc <dec_lock+0x74>)
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	011b      	lsls	r3, r3, #4
 8013f72:	4413      	add	r3, r2
 8013f74:	330c      	adds	r3, #12
 8013f76:	881b      	ldrh	r3, [r3, #0]
 8013f78:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8013f7a:	89fb      	ldrh	r3, [r7, #14]
 8013f7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013f80:	d101      	bne.n	8013f86 <dec_lock+0x2e>
 8013f82:	2300      	movs	r3, #0
 8013f84:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8013f86:	89fb      	ldrh	r3, [r7, #14]
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d002      	beq.n	8013f92 <dec_lock+0x3a>
 8013f8c:	89fb      	ldrh	r3, [r7, #14]
 8013f8e:	3b01      	subs	r3, #1
 8013f90:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8013f92:	4a0e      	ldr	r2, [pc, #56]	@ (8013fcc <dec_lock+0x74>)
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	011b      	lsls	r3, r3, #4
 8013f98:	4413      	add	r3, r2
 8013f9a:	330c      	adds	r3, #12
 8013f9c:	89fa      	ldrh	r2, [r7, #14]
 8013f9e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8013fa0:	89fb      	ldrh	r3, [r7, #14]
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d105      	bne.n	8013fb2 <dec_lock+0x5a>
 8013fa6:	4a09      	ldr	r2, [pc, #36]	@ (8013fcc <dec_lock+0x74>)
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	011b      	lsls	r3, r3, #4
 8013fac:	4413      	add	r3, r2
 8013fae:	2200      	movs	r2, #0
 8013fb0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8013fb2:	2300      	movs	r3, #0
 8013fb4:	737b      	strb	r3, [r7, #13]
 8013fb6:	e001      	b.n	8013fbc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8013fb8:	2302      	movs	r3, #2
 8013fba:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8013fbc:	7b7b      	ldrb	r3, [r7, #13]
}
 8013fbe:	4618      	mov	r0, r3
 8013fc0:	3714      	adds	r7, #20
 8013fc2:	46bd      	mov	sp, r7
 8013fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fc8:	4770      	bx	lr
 8013fca:	bf00      	nop
 8013fcc:	20002914 	.word	0x20002914

08013fd0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8013fd0:	b480      	push	{r7}
 8013fd2:	b085      	sub	sp, #20
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8013fd8:	2300      	movs	r3, #0
 8013fda:	60fb      	str	r3, [r7, #12]
 8013fdc:	e010      	b.n	8014000 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8013fde:	4a0d      	ldr	r2, [pc, #52]	@ (8014014 <clear_lock+0x44>)
 8013fe0:	68fb      	ldr	r3, [r7, #12]
 8013fe2:	011b      	lsls	r3, r3, #4
 8013fe4:	4413      	add	r3, r2
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	687a      	ldr	r2, [r7, #4]
 8013fea:	429a      	cmp	r2, r3
 8013fec:	d105      	bne.n	8013ffa <clear_lock+0x2a>
 8013fee:	4a09      	ldr	r2, [pc, #36]	@ (8014014 <clear_lock+0x44>)
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	011b      	lsls	r3, r3, #4
 8013ff4:	4413      	add	r3, r2
 8013ff6:	2200      	movs	r2, #0
 8013ff8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8013ffa:	68fb      	ldr	r3, [r7, #12]
 8013ffc:	3301      	adds	r3, #1
 8013ffe:	60fb      	str	r3, [r7, #12]
 8014000:	68fb      	ldr	r3, [r7, #12]
 8014002:	2b01      	cmp	r3, #1
 8014004:	d9eb      	bls.n	8013fde <clear_lock+0xe>
	}
}
 8014006:	bf00      	nop
 8014008:	bf00      	nop
 801400a:	3714      	adds	r7, #20
 801400c:	46bd      	mov	sp, r7
 801400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014012:	4770      	bx	lr
 8014014:	20002914 	.word	0x20002914

08014018 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8014018:	b580      	push	{r7, lr}
 801401a:	b086      	sub	sp, #24
 801401c:	af00      	add	r7, sp, #0
 801401e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8014020:	2300      	movs	r3, #0
 8014022:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	78db      	ldrb	r3, [r3, #3]
 8014028:	2b00      	cmp	r3, #0
 801402a:	d034      	beq.n	8014096 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014030:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	7858      	ldrb	r0, [r3, #1]
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801403c:	2301      	movs	r3, #1
 801403e:	697a      	ldr	r2, [r7, #20]
 8014040:	f7ff fd3e 	bl	8013ac0 <disk_write>
 8014044:	4603      	mov	r3, r0
 8014046:	2b00      	cmp	r3, #0
 8014048:	d002      	beq.n	8014050 <sync_window+0x38>
			res = FR_DISK_ERR;
 801404a:	2301      	movs	r3, #1
 801404c:	73fb      	strb	r3, [r7, #15]
 801404e:	e022      	b.n	8014096 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	2200      	movs	r2, #0
 8014054:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801405a:	697a      	ldr	r2, [r7, #20]
 801405c:	1ad2      	subs	r2, r2, r3
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	69db      	ldr	r3, [r3, #28]
 8014062:	429a      	cmp	r2, r3
 8014064:	d217      	bcs.n	8014096 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	789b      	ldrb	r3, [r3, #2]
 801406a:	613b      	str	r3, [r7, #16]
 801406c:	e010      	b.n	8014090 <sync_window+0x78>
					wsect += fs->fsize;
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	69db      	ldr	r3, [r3, #28]
 8014072:	697a      	ldr	r2, [r7, #20]
 8014074:	4413      	add	r3, r2
 8014076:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	7858      	ldrb	r0, [r3, #1]
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014082:	2301      	movs	r3, #1
 8014084:	697a      	ldr	r2, [r7, #20]
 8014086:	f7ff fd1b 	bl	8013ac0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801408a:	693b      	ldr	r3, [r7, #16]
 801408c:	3b01      	subs	r3, #1
 801408e:	613b      	str	r3, [r7, #16]
 8014090:	693b      	ldr	r3, [r7, #16]
 8014092:	2b01      	cmp	r3, #1
 8014094:	d8eb      	bhi.n	801406e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8014096:	7bfb      	ldrb	r3, [r7, #15]
}
 8014098:	4618      	mov	r0, r3
 801409a:	3718      	adds	r7, #24
 801409c:	46bd      	mov	sp, r7
 801409e:	bd80      	pop	{r7, pc}

080140a0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80140a0:	b580      	push	{r7, lr}
 80140a2:	b084      	sub	sp, #16
 80140a4:	af00      	add	r7, sp, #0
 80140a6:	6078      	str	r0, [r7, #4]
 80140a8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80140aa:	2300      	movs	r3, #0
 80140ac:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80140b2:	683a      	ldr	r2, [r7, #0]
 80140b4:	429a      	cmp	r2, r3
 80140b6:	d01b      	beq.n	80140f0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80140b8:	6878      	ldr	r0, [r7, #4]
 80140ba:	f7ff ffad 	bl	8014018 <sync_window>
 80140be:	4603      	mov	r3, r0
 80140c0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80140c2:	7bfb      	ldrb	r3, [r7, #15]
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	d113      	bne.n	80140f0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	7858      	ldrb	r0, [r3, #1]
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80140d2:	2301      	movs	r3, #1
 80140d4:	683a      	ldr	r2, [r7, #0]
 80140d6:	f7ff fcd3 	bl	8013a80 <disk_read>
 80140da:	4603      	mov	r3, r0
 80140dc:	2b00      	cmp	r3, #0
 80140de:	d004      	beq.n	80140ea <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80140e0:	f04f 33ff 	mov.w	r3, #4294967295
 80140e4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80140e6:	2301      	movs	r3, #1
 80140e8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	683a      	ldr	r2, [r7, #0]
 80140ee:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 80140f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80140f2:	4618      	mov	r0, r3
 80140f4:	3710      	adds	r7, #16
 80140f6:	46bd      	mov	sp, r7
 80140f8:	bd80      	pop	{r7, pc}
	...

080140fc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80140fc:	b580      	push	{r7, lr}
 80140fe:	b084      	sub	sp, #16
 8014100:	af00      	add	r7, sp, #0
 8014102:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8014104:	6878      	ldr	r0, [r7, #4]
 8014106:	f7ff ff87 	bl	8014018 <sync_window>
 801410a:	4603      	mov	r3, r0
 801410c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801410e:	7bfb      	ldrb	r3, [r7, #15]
 8014110:	2b00      	cmp	r3, #0
 8014112:	d158      	bne.n	80141c6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	781b      	ldrb	r3, [r3, #0]
 8014118:	2b03      	cmp	r3, #3
 801411a:	d148      	bne.n	80141ae <sync_fs+0xb2>
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	791b      	ldrb	r3, [r3, #4]
 8014120:	2b01      	cmp	r3, #1
 8014122:	d144      	bne.n	80141ae <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	3334      	adds	r3, #52	@ 0x34
 8014128:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801412c:	2100      	movs	r1, #0
 801412e:	4618      	mov	r0, r3
 8014130:	f7ff fda8 	bl	8013c84 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	3334      	adds	r3, #52	@ 0x34
 8014138:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801413c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014140:	4618      	mov	r0, r3
 8014142:	f7ff fd37 	bl	8013bb4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	3334      	adds	r3, #52	@ 0x34
 801414a:	4921      	ldr	r1, [pc, #132]	@ (80141d0 <sync_fs+0xd4>)
 801414c:	4618      	mov	r0, r3
 801414e:	f7ff fd4c 	bl	8013bea <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	3334      	adds	r3, #52	@ 0x34
 8014156:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801415a:	491e      	ldr	r1, [pc, #120]	@ (80141d4 <sync_fs+0xd8>)
 801415c:	4618      	mov	r0, r3
 801415e:	f7ff fd44 	bl	8013bea <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	3334      	adds	r3, #52	@ 0x34
 8014166:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	695b      	ldr	r3, [r3, #20]
 801416e:	4619      	mov	r1, r3
 8014170:	4610      	mov	r0, r2
 8014172:	f7ff fd3a 	bl	8013bea <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	3334      	adds	r3, #52	@ 0x34
 801417a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	691b      	ldr	r3, [r3, #16]
 8014182:	4619      	mov	r1, r3
 8014184:	4610      	mov	r0, r2
 8014186:	f7ff fd30 	bl	8013bea <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	6a1b      	ldr	r3, [r3, #32]
 801418e:	1c5a      	adds	r2, r3, #1
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	7858      	ldrb	r0, [r3, #1]
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80141a2:	2301      	movs	r3, #1
 80141a4:	f7ff fc8c 	bl	8013ac0 <disk_write>
			fs->fsi_flag = 0;
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	2200      	movs	r2, #0
 80141ac:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	785b      	ldrb	r3, [r3, #1]
 80141b2:	2200      	movs	r2, #0
 80141b4:	2100      	movs	r1, #0
 80141b6:	4618      	mov	r0, r3
 80141b8:	f7ff fca2 	bl	8013b00 <disk_ioctl>
 80141bc:	4603      	mov	r3, r0
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d001      	beq.n	80141c6 <sync_fs+0xca>
 80141c2:	2301      	movs	r3, #1
 80141c4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80141c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80141c8:	4618      	mov	r0, r3
 80141ca:	3710      	adds	r7, #16
 80141cc:	46bd      	mov	sp, r7
 80141ce:	bd80      	pop	{r7, pc}
 80141d0:	41615252 	.word	0x41615252
 80141d4:	61417272 	.word	0x61417272

080141d8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80141d8:	b480      	push	{r7}
 80141da:	b083      	sub	sp, #12
 80141dc:	af00      	add	r7, sp, #0
 80141de:	6078      	str	r0, [r7, #4]
 80141e0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80141e2:	683b      	ldr	r3, [r7, #0]
 80141e4:	3b02      	subs	r3, #2
 80141e6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	699b      	ldr	r3, [r3, #24]
 80141ec:	3b02      	subs	r3, #2
 80141ee:	683a      	ldr	r2, [r7, #0]
 80141f0:	429a      	cmp	r2, r3
 80141f2:	d301      	bcc.n	80141f8 <clust2sect+0x20>
 80141f4:	2300      	movs	r3, #0
 80141f6:	e008      	b.n	801420a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	895b      	ldrh	r3, [r3, #10]
 80141fc:	461a      	mov	r2, r3
 80141fe:	683b      	ldr	r3, [r7, #0]
 8014200:	fb03 f202 	mul.w	r2, r3, r2
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014208:	4413      	add	r3, r2
}
 801420a:	4618      	mov	r0, r3
 801420c:	370c      	adds	r7, #12
 801420e:	46bd      	mov	sp, r7
 8014210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014214:	4770      	bx	lr

08014216 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8014216:	b580      	push	{r7, lr}
 8014218:	b086      	sub	sp, #24
 801421a:	af00      	add	r7, sp, #0
 801421c:	6078      	str	r0, [r7, #4]
 801421e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8014226:	683b      	ldr	r3, [r7, #0]
 8014228:	2b01      	cmp	r3, #1
 801422a:	d904      	bls.n	8014236 <get_fat+0x20>
 801422c:	693b      	ldr	r3, [r7, #16]
 801422e:	699b      	ldr	r3, [r3, #24]
 8014230:	683a      	ldr	r2, [r7, #0]
 8014232:	429a      	cmp	r2, r3
 8014234:	d302      	bcc.n	801423c <get_fat+0x26>
		val = 1;	/* Internal error */
 8014236:	2301      	movs	r3, #1
 8014238:	617b      	str	r3, [r7, #20]
 801423a:	e08e      	b.n	801435a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 801423c:	f04f 33ff 	mov.w	r3, #4294967295
 8014240:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8014242:	693b      	ldr	r3, [r7, #16]
 8014244:	781b      	ldrb	r3, [r3, #0]
 8014246:	2b03      	cmp	r3, #3
 8014248:	d061      	beq.n	801430e <get_fat+0xf8>
 801424a:	2b03      	cmp	r3, #3
 801424c:	dc7b      	bgt.n	8014346 <get_fat+0x130>
 801424e:	2b01      	cmp	r3, #1
 8014250:	d002      	beq.n	8014258 <get_fat+0x42>
 8014252:	2b02      	cmp	r3, #2
 8014254:	d041      	beq.n	80142da <get_fat+0xc4>
 8014256:	e076      	b.n	8014346 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8014258:	683b      	ldr	r3, [r7, #0]
 801425a:	60fb      	str	r3, [r7, #12]
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	085b      	lsrs	r3, r3, #1
 8014260:	68fa      	ldr	r2, [r7, #12]
 8014262:	4413      	add	r3, r2
 8014264:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014266:	693b      	ldr	r3, [r7, #16]
 8014268:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	0a5b      	lsrs	r3, r3, #9
 801426e:	4413      	add	r3, r2
 8014270:	4619      	mov	r1, r3
 8014272:	6938      	ldr	r0, [r7, #16]
 8014274:	f7ff ff14 	bl	80140a0 <move_window>
 8014278:	4603      	mov	r3, r0
 801427a:	2b00      	cmp	r3, #0
 801427c:	d166      	bne.n	801434c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 801427e:	68fb      	ldr	r3, [r7, #12]
 8014280:	1c5a      	adds	r2, r3, #1
 8014282:	60fa      	str	r2, [r7, #12]
 8014284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014288:	693a      	ldr	r2, [r7, #16]
 801428a:	4413      	add	r3, r2
 801428c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014290:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014292:	693b      	ldr	r3, [r7, #16]
 8014294:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014296:	68fb      	ldr	r3, [r7, #12]
 8014298:	0a5b      	lsrs	r3, r3, #9
 801429a:	4413      	add	r3, r2
 801429c:	4619      	mov	r1, r3
 801429e:	6938      	ldr	r0, [r7, #16]
 80142a0:	f7ff fefe 	bl	80140a0 <move_window>
 80142a4:	4603      	mov	r3, r0
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d152      	bne.n	8014350 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80142aa:	68fb      	ldr	r3, [r7, #12]
 80142ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80142b0:	693a      	ldr	r2, [r7, #16]
 80142b2:	4413      	add	r3, r2
 80142b4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80142b8:	021b      	lsls	r3, r3, #8
 80142ba:	68ba      	ldr	r2, [r7, #8]
 80142bc:	4313      	orrs	r3, r2
 80142be:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80142c0:	683b      	ldr	r3, [r7, #0]
 80142c2:	f003 0301 	and.w	r3, r3, #1
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d002      	beq.n	80142d0 <get_fat+0xba>
 80142ca:	68bb      	ldr	r3, [r7, #8]
 80142cc:	091b      	lsrs	r3, r3, #4
 80142ce:	e002      	b.n	80142d6 <get_fat+0xc0>
 80142d0:	68bb      	ldr	r3, [r7, #8]
 80142d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80142d6:	617b      	str	r3, [r7, #20]
			break;
 80142d8:	e03f      	b.n	801435a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80142da:	693b      	ldr	r3, [r7, #16]
 80142dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80142de:	683b      	ldr	r3, [r7, #0]
 80142e0:	0a1b      	lsrs	r3, r3, #8
 80142e2:	4413      	add	r3, r2
 80142e4:	4619      	mov	r1, r3
 80142e6:	6938      	ldr	r0, [r7, #16]
 80142e8:	f7ff feda 	bl	80140a0 <move_window>
 80142ec:	4603      	mov	r3, r0
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d130      	bne.n	8014354 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80142f2:	693b      	ldr	r3, [r7, #16]
 80142f4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80142f8:	683b      	ldr	r3, [r7, #0]
 80142fa:	005b      	lsls	r3, r3, #1
 80142fc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014300:	4413      	add	r3, r2
 8014302:	4618      	mov	r0, r3
 8014304:	f7ff fc1a 	bl	8013b3c <ld_word>
 8014308:	4603      	mov	r3, r0
 801430a:	617b      	str	r3, [r7, #20]
			break;
 801430c:	e025      	b.n	801435a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801430e:	693b      	ldr	r3, [r7, #16]
 8014310:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014312:	683b      	ldr	r3, [r7, #0]
 8014314:	09db      	lsrs	r3, r3, #7
 8014316:	4413      	add	r3, r2
 8014318:	4619      	mov	r1, r3
 801431a:	6938      	ldr	r0, [r7, #16]
 801431c:	f7ff fec0 	bl	80140a0 <move_window>
 8014320:	4603      	mov	r3, r0
 8014322:	2b00      	cmp	r3, #0
 8014324:	d118      	bne.n	8014358 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8014326:	693b      	ldr	r3, [r7, #16]
 8014328:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801432c:	683b      	ldr	r3, [r7, #0]
 801432e:	009b      	lsls	r3, r3, #2
 8014330:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014334:	4413      	add	r3, r2
 8014336:	4618      	mov	r0, r3
 8014338:	f7ff fc19 	bl	8013b6e <ld_dword>
 801433c:	4603      	mov	r3, r0
 801433e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8014342:	617b      	str	r3, [r7, #20]
			break;
 8014344:	e009      	b.n	801435a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8014346:	2301      	movs	r3, #1
 8014348:	617b      	str	r3, [r7, #20]
 801434a:	e006      	b.n	801435a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801434c:	bf00      	nop
 801434e:	e004      	b.n	801435a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014350:	bf00      	nop
 8014352:	e002      	b.n	801435a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014354:	bf00      	nop
 8014356:	e000      	b.n	801435a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014358:	bf00      	nop
		}
	}

	return val;
 801435a:	697b      	ldr	r3, [r7, #20]
}
 801435c:	4618      	mov	r0, r3
 801435e:	3718      	adds	r7, #24
 8014360:	46bd      	mov	sp, r7
 8014362:	bd80      	pop	{r7, pc}

08014364 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8014364:	b590      	push	{r4, r7, lr}
 8014366:	b089      	sub	sp, #36	@ 0x24
 8014368:	af00      	add	r7, sp, #0
 801436a:	60f8      	str	r0, [r7, #12]
 801436c:	60b9      	str	r1, [r7, #8]
 801436e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8014370:	2302      	movs	r3, #2
 8014372:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8014374:	68bb      	ldr	r3, [r7, #8]
 8014376:	2b01      	cmp	r3, #1
 8014378:	f240 80d9 	bls.w	801452e <put_fat+0x1ca>
 801437c:	68fb      	ldr	r3, [r7, #12]
 801437e:	699b      	ldr	r3, [r3, #24]
 8014380:	68ba      	ldr	r2, [r7, #8]
 8014382:	429a      	cmp	r2, r3
 8014384:	f080 80d3 	bcs.w	801452e <put_fat+0x1ca>
		switch (fs->fs_type) {
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	781b      	ldrb	r3, [r3, #0]
 801438c:	2b03      	cmp	r3, #3
 801438e:	f000 8096 	beq.w	80144be <put_fat+0x15a>
 8014392:	2b03      	cmp	r3, #3
 8014394:	f300 80cb 	bgt.w	801452e <put_fat+0x1ca>
 8014398:	2b01      	cmp	r3, #1
 801439a:	d002      	beq.n	80143a2 <put_fat+0x3e>
 801439c:	2b02      	cmp	r3, #2
 801439e:	d06e      	beq.n	801447e <put_fat+0x11a>
 80143a0:	e0c5      	b.n	801452e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80143a2:	68bb      	ldr	r3, [r7, #8]
 80143a4:	61bb      	str	r3, [r7, #24]
 80143a6:	69bb      	ldr	r3, [r7, #24]
 80143a8:	085b      	lsrs	r3, r3, #1
 80143aa:	69ba      	ldr	r2, [r7, #24]
 80143ac:	4413      	add	r3, r2
 80143ae:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80143b0:	68fb      	ldr	r3, [r7, #12]
 80143b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80143b4:	69bb      	ldr	r3, [r7, #24]
 80143b6:	0a5b      	lsrs	r3, r3, #9
 80143b8:	4413      	add	r3, r2
 80143ba:	4619      	mov	r1, r3
 80143bc:	68f8      	ldr	r0, [r7, #12]
 80143be:	f7ff fe6f 	bl	80140a0 <move_window>
 80143c2:	4603      	mov	r3, r0
 80143c4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80143c6:	7ffb      	ldrb	r3, [r7, #31]
 80143c8:	2b00      	cmp	r3, #0
 80143ca:	f040 80a9 	bne.w	8014520 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80143d4:	69bb      	ldr	r3, [r7, #24]
 80143d6:	1c59      	adds	r1, r3, #1
 80143d8:	61b9      	str	r1, [r7, #24]
 80143da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80143de:	4413      	add	r3, r2
 80143e0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80143e2:	68bb      	ldr	r3, [r7, #8]
 80143e4:	f003 0301 	and.w	r3, r3, #1
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d00d      	beq.n	8014408 <put_fat+0xa4>
 80143ec:	697b      	ldr	r3, [r7, #20]
 80143ee:	781b      	ldrb	r3, [r3, #0]
 80143f0:	b25b      	sxtb	r3, r3
 80143f2:	f003 030f 	and.w	r3, r3, #15
 80143f6:	b25a      	sxtb	r2, r3
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	b25b      	sxtb	r3, r3
 80143fc:	011b      	lsls	r3, r3, #4
 80143fe:	b25b      	sxtb	r3, r3
 8014400:	4313      	orrs	r3, r2
 8014402:	b25b      	sxtb	r3, r3
 8014404:	b2db      	uxtb	r3, r3
 8014406:	e001      	b.n	801440c <put_fat+0xa8>
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	b2db      	uxtb	r3, r3
 801440c:	697a      	ldr	r2, [r7, #20]
 801440e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	2201      	movs	r2, #1
 8014414:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014416:	68fb      	ldr	r3, [r7, #12]
 8014418:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801441a:	69bb      	ldr	r3, [r7, #24]
 801441c:	0a5b      	lsrs	r3, r3, #9
 801441e:	4413      	add	r3, r2
 8014420:	4619      	mov	r1, r3
 8014422:	68f8      	ldr	r0, [r7, #12]
 8014424:	f7ff fe3c 	bl	80140a0 <move_window>
 8014428:	4603      	mov	r3, r0
 801442a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801442c:	7ffb      	ldrb	r3, [r7, #31]
 801442e:	2b00      	cmp	r3, #0
 8014430:	d178      	bne.n	8014524 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8014432:	68fb      	ldr	r3, [r7, #12]
 8014434:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014438:	69bb      	ldr	r3, [r7, #24]
 801443a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801443e:	4413      	add	r3, r2
 8014440:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8014442:	68bb      	ldr	r3, [r7, #8]
 8014444:	f003 0301 	and.w	r3, r3, #1
 8014448:	2b00      	cmp	r3, #0
 801444a:	d003      	beq.n	8014454 <put_fat+0xf0>
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	091b      	lsrs	r3, r3, #4
 8014450:	b2db      	uxtb	r3, r3
 8014452:	e00e      	b.n	8014472 <put_fat+0x10e>
 8014454:	697b      	ldr	r3, [r7, #20]
 8014456:	781b      	ldrb	r3, [r3, #0]
 8014458:	b25b      	sxtb	r3, r3
 801445a:	f023 030f 	bic.w	r3, r3, #15
 801445e:	b25a      	sxtb	r2, r3
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	0a1b      	lsrs	r3, r3, #8
 8014464:	b25b      	sxtb	r3, r3
 8014466:	f003 030f 	and.w	r3, r3, #15
 801446a:	b25b      	sxtb	r3, r3
 801446c:	4313      	orrs	r3, r2
 801446e:	b25b      	sxtb	r3, r3
 8014470:	b2db      	uxtb	r3, r3
 8014472:	697a      	ldr	r2, [r7, #20]
 8014474:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014476:	68fb      	ldr	r3, [r7, #12]
 8014478:	2201      	movs	r2, #1
 801447a:	70da      	strb	r2, [r3, #3]
			break;
 801447c:	e057      	b.n	801452e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014482:	68bb      	ldr	r3, [r7, #8]
 8014484:	0a1b      	lsrs	r3, r3, #8
 8014486:	4413      	add	r3, r2
 8014488:	4619      	mov	r1, r3
 801448a:	68f8      	ldr	r0, [r7, #12]
 801448c:	f7ff fe08 	bl	80140a0 <move_window>
 8014490:	4603      	mov	r3, r0
 8014492:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014494:	7ffb      	ldrb	r3, [r7, #31]
 8014496:	2b00      	cmp	r3, #0
 8014498:	d146      	bne.n	8014528 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 801449a:	68fb      	ldr	r3, [r7, #12]
 801449c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80144a0:	68bb      	ldr	r3, [r7, #8]
 80144a2:	005b      	lsls	r3, r3, #1
 80144a4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80144a8:	4413      	add	r3, r2
 80144aa:	687a      	ldr	r2, [r7, #4]
 80144ac:	b292      	uxth	r2, r2
 80144ae:	4611      	mov	r1, r2
 80144b0:	4618      	mov	r0, r3
 80144b2:	f7ff fb7f 	bl	8013bb4 <st_word>
			fs->wflag = 1;
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	2201      	movs	r2, #1
 80144ba:	70da      	strb	r2, [r3, #3]
			break;
 80144bc:	e037      	b.n	801452e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80144c2:	68bb      	ldr	r3, [r7, #8]
 80144c4:	09db      	lsrs	r3, r3, #7
 80144c6:	4413      	add	r3, r2
 80144c8:	4619      	mov	r1, r3
 80144ca:	68f8      	ldr	r0, [r7, #12]
 80144cc:	f7ff fde8 	bl	80140a0 <move_window>
 80144d0:	4603      	mov	r3, r0
 80144d2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80144d4:	7ffb      	ldrb	r3, [r7, #31]
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d128      	bne.n	801452c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80144e6:	68bb      	ldr	r3, [r7, #8]
 80144e8:	009b      	lsls	r3, r3, #2
 80144ea:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80144ee:	4413      	add	r3, r2
 80144f0:	4618      	mov	r0, r3
 80144f2:	f7ff fb3c 	bl	8013b6e <ld_dword>
 80144f6:	4603      	mov	r3, r0
 80144f8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80144fc:	4323      	orrs	r3, r4
 80144fe:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8014500:	68fb      	ldr	r3, [r7, #12]
 8014502:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014506:	68bb      	ldr	r3, [r7, #8]
 8014508:	009b      	lsls	r3, r3, #2
 801450a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801450e:	4413      	add	r3, r2
 8014510:	6879      	ldr	r1, [r7, #4]
 8014512:	4618      	mov	r0, r3
 8014514:	f7ff fb69 	bl	8013bea <st_dword>
			fs->wflag = 1;
 8014518:	68fb      	ldr	r3, [r7, #12]
 801451a:	2201      	movs	r2, #1
 801451c:	70da      	strb	r2, [r3, #3]
			break;
 801451e:	e006      	b.n	801452e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014520:	bf00      	nop
 8014522:	e004      	b.n	801452e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014524:	bf00      	nop
 8014526:	e002      	b.n	801452e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014528:	bf00      	nop
 801452a:	e000      	b.n	801452e <put_fat+0x1ca>
			if (res != FR_OK) break;
 801452c:	bf00      	nop
		}
	}
	return res;
 801452e:	7ffb      	ldrb	r3, [r7, #31]
}
 8014530:	4618      	mov	r0, r3
 8014532:	3724      	adds	r7, #36	@ 0x24
 8014534:	46bd      	mov	sp, r7
 8014536:	bd90      	pop	{r4, r7, pc}

08014538 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8014538:	b580      	push	{r7, lr}
 801453a:	b088      	sub	sp, #32
 801453c:	af00      	add	r7, sp, #0
 801453e:	60f8      	str	r0, [r7, #12]
 8014540:	60b9      	str	r1, [r7, #8]
 8014542:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8014544:	2300      	movs	r3, #0
 8014546:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8014548:	68fb      	ldr	r3, [r7, #12]
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801454e:	68bb      	ldr	r3, [r7, #8]
 8014550:	2b01      	cmp	r3, #1
 8014552:	d904      	bls.n	801455e <remove_chain+0x26>
 8014554:	69bb      	ldr	r3, [r7, #24]
 8014556:	699b      	ldr	r3, [r3, #24]
 8014558:	68ba      	ldr	r2, [r7, #8]
 801455a:	429a      	cmp	r2, r3
 801455c:	d301      	bcc.n	8014562 <remove_chain+0x2a>
 801455e:	2302      	movs	r3, #2
 8014560:	e04b      	b.n	80145fa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	2b00      	cmp	r3, #0
 8014566:	d00c      	beq.n	8014582 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8014568:	f04f 32ff 	mov.w	r2, #4294967295
 801456c:	6879      	ldr	r1, [r7, #4]
 801456e:	69b8      	ldr	r0, [r7, #24]
 8014570:	f7ff fef8 	bl	8014364 <put_fat>
 8014574:	4603      	mov	r3, r0
 8014576:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8014578:	7ffb      	ldrb	r3, [r7, #31]
 801457a:	2b00      	cmp	r3, #0
 801457c:	d001      	beq.n	8014582 <remove_chain+0x4a>
 801457e:	7ffb      	ldrb	r3, [r7, #31]
 8014580:	e03b      	b.n	80145fa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8014582:	68b9      	ldr	r1, [r7, #8]
 8014584:	68f8      	ldr	r0, [r7, #12]
 8014586:	f7ff fe46 	bl	8014216 <get_fat>
 801458a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801458c:	697b      	ldr	r3, [r7, #20]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d031      	beq.n	80145f6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8014592:	697b      	ldr	r3, [r7, #20]
 8014594:	2b01      	cmp	r3, #1
 8014596:	d101      	bne.n	801459c <remove_chain+0x64>
 8014598:	2302      	movs	r3, #2
 801459a:	e02e      	b.n	80145fa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801459c:	697b      	ldr	r3, [r7, #20]
 801459e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80145a2:	d101      	bne.n	80145a8 <remove_chain+0x70>
 80145a4:	2301      	movs	r3, #1
 80145a6:	e028      	b.n	80145fa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80145a8:	2200      	movs	r2, #0
 80145aa:	68b9      	ldr	r1, [r7, #8]
 80145ac:	69b8      	ldr	r0, [r7, #24]
 80145ae:	f7ff fed9 	bl	8014364 <put_fat>
 80145b2:	4603      	mov	r3, r0
 80145b4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80145b6:	7ffb      	ldrb	r3, [r7, #31]
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d001      	beq.n	80145c0 <remove_chain+0x88>
 80145bc:	7ffb      	ldrb	r3, [r7, #31]
 80145be:	e01c      	b.n	80145fa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80145c0:	69bb      	ldr	r3, [r7, #24]
 80145c2:	695a      	ldr	r2, [r3, #20]
 80145c4:	69bb      	ldr	r3, [r7, #24]
 80145c6:	699b      	ldr	r3, [r3, #24]
 80145c8:	3b02      	subs	r3, #2
 80145ca:	429a      	cmp	r2, r3
 80145cc:	d20b      	bcs.n	80145e6 <remove_chain+0xae>
			fs->free_clst++;
 80145ce:	69bb      	ldr	r3, [r7, #24]
 80145d0:	695b      	ldr	r3, [r3, #20]
 80145d2:	1c5a      	adds	r2, r3, #1
 80145d4:	69bb      	ldr	r3, [r7, #24]
 80145d6:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80145d8:	69bb      	ldr	r3, [r7, #24]
 80145da:	791b      	ldrb	r3, [r3, #4]
 80145dc:	f043 0301 	orr.w	r3, r3, #1
 80145e0:	b2da      	uxtb	r2, r3
 80145e2:	69bb      	ldr	r3, [r7, #24]
 80145e4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80145e6:	697b      	ldr	r3, [r7, #20]
 80145e8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80145ea:	69bb      	ldr	r3, [r7, #24]
 80145ec:	699b      	ldr	r3, [r3, #24]
 80145ee:	68ba      	ldr	r2, [r7, #8]
 80145f0:	429a      	cmp	r2, r3
 80145f2:	d3c6      	bcc.n	8014582 <remove_chain+0x4a>
 80145f4:	e000      	b.n	80145f8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80145f6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80145f8:	2300      	movs	r3, #0
}
 80145fa:	4618      	mov	r0, r3
 80145fc:	3720      	adds	r7, #32
 80145fe:	46bd      	mov	sp, r7
 8014600:	bd80      	pop	{r7, pc}

08014602 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014602:	b580      	push	{r7, lr}
 8014604:	b088      	sub	sp, #32
 8014606:	af00      	add	r7, sp, #0
 8014608:	6078      	str	r0, [r7, #4]
 801460a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	681b      	ldr	r3, [r3, #0]
 8014610:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014612:	683b      	ldr	r3, [r7, #0]
 8014614:	2b00      	cmp	r3, #0
 8014616:	d10d      	bne.n	8014634 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014618:	693b      	ldr	r3, [r7, #16]
 801461a:	691b      	ldr	r3, [r3, #16]
 801461c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801461e:	69bb      	ldr	r3, [r7, #24]
 8014620:	2b00      	cmp	r3, #0
 8014622:	d004      	beq.n	801462e <create_chain+0x2c>
 8014624:	693b      	ldr	r3, [r7, #16]
 8014626:	699b      	ldr	r3, [r3, #24]
 8014628:	69ba      	ldr	r2, [r7, #24]
 801462a:	429a      	cmp	r2, r3
 801462c:	d31b      	bcc.n	8014666 <create_chain+0x64>
 801462e:	2301      	movs	r3, #1
 8014630:	61bb      	str	r3, [r7, #24]
 8014632:	e018      	b.n	8014666 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014634:	6839      	ldr	r1, [r7, #0]
 8014636:	6878      	ldr	r0, [r7, #4]
 8014638:	f7ff fded 	bl	8014216 <get_fat>
 801463c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801463e:	68fb      	ldr	r3, [r7, #12]
 8014640:	2b01      	cmp	r3, #1
 8014642:	d801      	bhi.n	8014648 <create_chain+0x46>
 8014644:	2301      	movs	r3, #1
 8014646:	e070      	b.n	801472a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014648:	68fb      	ldr	r3, [r7, #12]
 801464a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801464e:	d101      	bne.n	8014654 <create_chain+0x52>
 8014650:	68fb      	ldr	r3, [r7, #12]
 8014652:	e06a      	b.n	801472a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8014654:	693b      	ldr	r3, [r7, #16]
 8014656:	699b      	ldr	r3, [r3, #24]
 8014658:	68fa      	ldr	r2, [r7, #12]
 801465a:	429a      	cmp	r2, r3
 801465c:	d201      	bcs.n	8014662 <create_chain+0x60>
 801465e:	68fb      	ldr	r3, [r7, #12]
 8014660:	e063      	b.n	801472a <create_chain+0x128>
		scl = clst;
 8014662:	683b      	ldr	r3, [r7, #0]
 8014664:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8014666:	69bb      	ldr	r3, [r7, #24]
 8014668:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 801466a:	69fb      	ldr	r3, [r7, #28]
 801466c:	3301      	adds	r3, #1
 801466e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8014670:	693b      	ldr	r3, [r7, #16]
 8014672:	699b      	ldr	r3, [r3, #24]
 8014674:	69fa      	ldr	r2, [r7, #28]
 8014676:	429a      	cmp	r2, r3
 8014678:	d307      	bcc.n	801468a <create_chain+0x88>
				ncl = 2;
 801467a:	2302      	movs	r3, #2
 801467c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801467e:	69fa      	ldr	r2, [r7, #28]
 8014680:	69bb      	ldr	r3, [r7, #24]
 8014682:	429a      	cmp	r2, r3
 8014684:	d901      	bls.n	801468a <create_chain+0x88>
 8014686:	2300      	movs	r3, #0
 8014688:	e04f      	b.n	801472a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801468a:	69f9      	ldr	r1, [r7, #28]
 801468c:	6878      	ldr	r0, [r7, #4]
 801468e:	f7ff fdc2 	bl	8014216 <get_fat>
 8014692:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8014694:	68fb      	ldr	r3, [r7, #12]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d00e      	beq.n	80146b8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	2b01      	cmp	r3, #1
 801469e:	d003      	beq.n	80146a8 <create_chain+0xa6>
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146a6:	d101      	bne.n	80146ac <create_chain+0xaa>
 80146a8:	68fb      	ldr	r3, [r7, #12]
 80146aa:	e03e      	b.n	801472a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80146ac:	69fa      	ldr	r2, [r7, #28]
 80146ae:	69bb      	ldr	r3, [r7, #24]
 80146b0:	429a      	cmp	r2, r3
 80146b2:	d1da      	bne.n	801466a <create_chain+0x68>
 80146b4:	2300      	movs	r3, #0
 80146b6:	e038      	b.n	801472a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80146b8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80146ba:	f04f 32ff 	mov.w	r2, #4294967295
 80146be:	69f9      	ldr	r1, [r7, #28]
 80146c0:	6938      	ldr	r0, [r7, #16]
 80146c2:	f7ff fe4f 	bl	8014364 <put_fat>
 80146c6:	4603      	mov	r3, r0
 80146c8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80146ca:	7dfb      	ldrb	r3, [r7, #23]
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d109      	bne.n	80146e4 <create_chain+0xe2>
 80146d0:	683b      	ldr	r3, [r7, #0]
 80146d2:	2b00      	cmp	r3, #0
 80146d4:	d006      	beq.n	80146e4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80146d6:	69fa      	ldr	r2, [r7, #28]
 80146d8:	6839      	ldr	r1, [r7, #0]
 80146da:	6938      	ldr	r0, [r7, #16]
 80146dc:	f7ff fe42 	bl	8014364 <put_fat>
 80146e0:	4603      	mov	r3, r0
 80146e2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80146e4:	7dfb      	ldrb	r3, [r7, #23]
 80146e6:	2b00      	cmp	r3, #0
 80146e8:	d116      	bne.n	8014718 <create_chain+0x116>
		fs->last_clst = ncl;
 80146ea:	693b      	ldr	r3, [r7, #16]
 80146ec:	69fa      	ldr	r2, [r7, #28]
 80146ee:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80146f0:	693b      	ldr	r3, [r7, #16]
 80146f2:	695a      	ldr	r2, [r3, #20]
 80146f4:	693b      	ldr	r3, [r7, #16]
 80146f6:	699b      	ldr	r3, [r3, #24]
 80146f8:	3b02      	subs	r3, #2
 80146fa:	429a      	cmp	r2, r3
 80146fc:	d804      	bhi.n	8014708 <create_chain+0x106>
 80146fe:	693b      	ldr	r3, [r7, #16]
 8014700:	695b      	ldr	r3, [r3, #20]
 8014702:	1e5a      	subs	r2, r3, #1
 8014704:	693b      	ldr	r3, [r7, #16]
 8014706:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8014708:	693b      	ldr	r3, [r7, #16]
 801470a:	791b      	ldrb	r3, [r3, #4]
 801470c:	f043 0301 	orr.w	r3, r3, #1
 8014710:	b2da      	uxtb	r2, r3
 8014712:	693b      	ldr	r3, [r7, #16]
 8014714:	711a      	strb	r2, [r3, #4]
 8014716:	e007      	b.n	8014728 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014718:	7dfb      	ldrb	r3, [r7, #23]
 801471a:	2b01      	cmp	r3, #1
 801471c:	d102      	bne.n	8014724 <create_chain+0x122>
 801471e:	f04f 33ff 	mov.w	r3, #4294967295
 8014722:	e000      	b.n	8014726 <create_chain+0x124>
 8014724:	2301      	movs	r3, #1
 8014726:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014728:	69fb      	ldr	r3, [r7, #28]
}
 801472a:	4618      	mov	r0, r3
 801472c:	3720      	adds	r7, #32
 801472e:	46bd      	mov	sp, r7
 8014730:	bd80      	pop	{r7, pc}

08014732 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014732:	b480      	push	{r7}
 8014734:	b087      	sub	sp, #28
 8014736:	af00      	add	r7, sp, #0
 8014738:	6078      	str	r0, [r7, #4]
 801473a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	681b      	ldr	r3, [r3, #0]
 8014740:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014746:	3304      	adds	r3, #4
 8014748:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 801474a:	683b      	ldr	r3, [r7, #0]
 801474c:	0a5b      	lsrs	r3, r3, #9
 801474e:	68fa      	ldr	r2, [r7, #12]
 8014750:	8952      	ldrh	r2, [r2, #10]
 8014752:	fbb3 f3f2 	udiv	r3, r3, r2
 8014756:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014758:	693b      	ldr	r3, [r7, #16]
 801475a:	1d1a      	adds	r2, r3, #4
 801475c:	613a      	str	r2, [r7, #16]
 801475e:	681b      	ldr	r3, [r3, #0]
 8014760:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8014762:	68bb      	ldr	r3, [r7, #8]
 8014764:	2b00      	cmp	r3, #0
 8014766:	d101      	bne.n	801476c <clmt_clust+0x3a>
 8014768:	2300      	movs	r3, #0
 801476a:	e010      	b.n	801478e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 801476c:	697a      	ldr	r2, [r7, #20]
 801476e:	68bb      	ldr	r3, [r7, #8]
 8014770:	429a      	cmp	r2, r3
 8014772:	d307      	bcc.n	8014784 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8014774:	697a      	ldr	r2, [r7, #20]
 8014776:	68bb      	ldr	r3, [r7, #8]
 8014778:	1ad3      	subs	r3, r2, r3
 801477a:	617b      	str	r3, [r7, #20]
 801477c:	693b      	ldr	r3, [r7, #16]
 801477e:	3304      	adds	r3, #4
 8014780:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014782:	e7e9      	b.n	8014758 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8014784:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8014786:	693b      	ldr	r3, [r7, #16]
 8014788:	681a      	ldr	r2, [r3, #0]
 801478a:	697b      	ldr	r3, [r7, #20]
 801478c:	4413      	add	r3, r2
}
 801478e:	4618      	mov	r0, r3
 8014790:	371c      	adds	r7, #28
 8014792:	46bd      	mov	sp, r7
 8014794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014798:	4770      	bx	lr

0801479a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801479a:	b580      	push	{r7, lr}
 801479c:	b086      	sub	sp, #24
 801479e:	af00      	add	r7, sp, #0
 80147a0:	6078      	str	r0, [r7, #4]
 80147a2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	681b      	ldr	r3, [r3, #0]
 80147a8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80147aa:	683b      	ldr	r3, [r7, #0]
 80147ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80147b0:	d204      	bcs.n	80147bc <dir_sdi+0x22>
 80147b2:	683b      	ldr	r3, [r7, #0]
 80147b4:	f003 031f 	and.w	r3, r3, #31
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	d001      	beq.n	80147c0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80147bc:	2302      	movs	r3, #2
 80147be:	e063      	b.n	8014888 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	683a      	ldr	r2, [r7, #0]
 80147c4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	689b      	ldr	r3, [r3, #8]
 80147ca:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80147cc:	697b      	ldr	r3, [r7, #20]
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d106      	bne.n	80147e0 <dir_sdi+0x46>
 80147d2:	693b      	ldr	r3, [r7, #16]
 80147d4:	781b      	ldrb	r3, [r3, #0]
 80147d6:	2b02      	cmp	r3, #2
 80147d8:	d902      	bls.n	80147e0 <dir_sdi+0x46>
		clst = fs->dirbase;
 80147da:	693b      	ldr	r3, [r7, #16]
 80147dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80147de:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80147e0:	697b      	ldr	r3, [r7, #20]
 80147e2:	2b00      	cmp	r3, #0
 80147e4:	d10c      	bne.n	8014800 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80147e6:	683b      	ldr	r3, [r7, #0]
 80147e8:	095b      	lsrs	r3, r3, #5
 80147ea:	693a      	ldr	r2, [r7, #16]
 80147ec:	8912      	ldrh	r2, [r2, #8]
 80147ee:	4293      	cmp	r3, r2
 80147f0:	d301      	bcc.n	80147f6 <dir_sdi+0x5c>
 80147f2:	2302      	movs	r3, #2
 80147f4:	e048      	b.n	8014888 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80147f6:	693b      	ldr	r3, [r7, #16]
 80147f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	61da      	str	r2, [r3, #28]
 80147fe:	e029      	b.n	8014854 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014800:	693b      	ldr	r3, [r7, #16]
 8014802:	895b      	ldrh	r3, [r3, #10]
 8014804:	025b      	lsls	r3, r3, #9
 8014806:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014808:	e019      	b.n	801483e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	6979      	ldr	r1, [r7, #20]
 801480e:	4618      	mov	r0, r3
 8014810:	f7ff fd01 	bl	8014216 <get_fat>
 8014814:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014816:	697b      	ldr	r3, [r7, #20]
 8014818:	f1b3 3fff 	cmp.w	r3, #4294967295
 801481c:	d101      	bne.n	8014822 <dir_sdi+0x88>
 801481e:	2301      	movs	r3, #1
 8014820:	e032      	b.n	8014888 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014822:	697b      	ldr	r3, [r7, #20]
 8014824:	2b01      	cmp	r3, #1
 8014826:	d904      	bls.n	8014832 <dir_sdi+0x98>
 8014828:	693b      	ldr	r3, [r7, #16]
 801482a:	699b      	ldr	r3, [r3, #24]
 801482c:	697a      	ldr	r2, [r7, #20]
 801482e:	429a      	cmp	r2, r3
 8014830:	d301      	bcc.n	8014836 <dir_sdi+0x9c>
 8014832:	2302      	movs	r3, #2
 8014834:	e028      	b.n	8014888 <dir_sdi+0xee>
			ofs -= csz;
 8014836:	683a      	ldr	r2, [r7, #0]
 8014838:	68fb      	ldr	r3, [r7, #12]
 801483a:	1ad3      	subs	r3, r2, r3
 801483c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801483e:	683a      	ldr	r2, [r7, #0]
 8014840:	68fb      	ldr	r3, [r7, #12]
 8014842:	429a      	cmp	r2, r3
 8014844:	d2e1      	bcs.n	801480a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8014846:	6979      	ldr	r1, [r7, #20]
 8014848:	6938      	ldr	r0, [r7, #16]
 801484a:	f7ff fcc5 	bl	80141d8 <clust2sect>
 801484e:	4602      	mov	r2, r0
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	697a      	ldr	r2, [r7, #20]
 8014858:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	69db      	ldr	r3, [r3, #28]
 801485e:	2b00      	cmp	r3, #0
 8014860:	d101      	bne.n	8014866 <dir_sdi+0xcc>
 8014862:	2302      	movs	r3, #2
 8014864:	e010      	b.n	8014888 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	69da      	ldr	r2, [r3, #28]
 801486a:	683b      	ldr	r3, [r7, #0]
 801486c:	0a5b      	lsrs	r3, r3, #9
 801486e:	441a      	add	r2, r3
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8014874:	693b      	ldr	r3, [r7, #16]
 8014876:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801487a:	683b      	ldr	r3, [r7, #0]
 801487c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014880:	441a      	add	r2, r3
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014886:	2300      	movs	r3, #0
}
 8014888:	4618      	mov	r0, r3
 801488a:	3718      	adds	r7, #24
 801488c:	46bd      	mov	sp, r7
 801488e:	bd80      	pop	{r7, pc}

08014890 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8014890:	b580      	push	{r7, lr}
 8014892:	b086      	sub	sp, #24
 8014894:	af00      	add	r7, sp, #0
 8014896:	6078      	str	r0, [r7, #4]
 8014898:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	695b      	ldr	r3, [r3, #20]
 80148a4:	3320      	adds	r3, #32
 80148a6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	69db      	ldr	r3, [r3, #28]
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	d003      	beq.n	80148b8 <dir_next+0x28>
 80148b0:	68bb      	ldr	r3, [r7, #8]
 80148b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80148b6:	d301      	bcc.n	80148bc <dir_next+0x2c>
 80148b8:	2304      	movs	r3, #4
 80148ba:	e0aa      	b.n	8014a12 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80148bc:	68bb      	ldr	r3, [r7, #8]
 80148be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	f040 8098 	bne.w	80149f8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	69db      	ldr	r3, [r3, #28]
 80148cc:	1c5a      	adds	r2, r3, #1
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80148d2:	687b      	ldr	r3, [r7, #4]
 80148d4:	699b      	ldr	r3, [r3, #24]
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d10b      	bne.n	80148f2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80148da:	68bb      	ldr	r3, [r7, #8]
 80148dc:	095b      	lsrs	r3, r3, #5
 80148de:	68fa      	ldr	r2, [r7, #12]
 80148e0:	8912      	ldrh	r2, [r2, #8]
 80148e2:	4293      	cmp	r3, r2
 80148e4:	f0c0 8088 	bcc.w	80149f8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	2200      	movs	r2, #0
 80148ec:	61da      	str	r2, [r3, #28]
 80148ee:	2304      	movs	r3, #4
 80148f0:	e08f      	b.n	8014a12 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80148f2:	68bb      	ldr	r3, [r7, #8]
 80148f4:	0a5b      	lsrs	r3, r3, #9
 80148f6:	68fa      	ldr	r2, [r7, #12]
 80148f8:	8952      	ldrh	r2, [r2, #10]
 80148fa:	3a01      	subs	r2, #1
 80148fc:	4013      	ands	r3, r2
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d17a      	bne.n	80149f8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8014902:	687a      	ldr	r2, [r7, #4]
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	699b      	ldr	r3, [r3, #24]
 8014908:	4619      	mov	r1, r3
 801490a:	4610      	mov	r0, r2
 801490c:	f7ff fc83 	bl	8014216 <get_fat>
 8014910:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8014912:	697b      	ldr	r3, [r7, #20]
 8014914:	2b01      	cmp	r3, #1
 8014916:	d801      	bhi.n	801491c <dir_next+0x8c>
 8014918:	2302      	movs	r3, #2
 801491a:	e07a      	b.n	8014a12 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801491c:	697b      	ldr	r3, [r7, #20]
 801491e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014922:	d101      	bne.n	8014928 <dir_next+0x98>
 8014924:	2301      	movs	r3, #1
 8014926:	e074      	b.n	8014a12 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	699b      	ldr	r3, [r3, #24]
 801492c:	697a      	ldr	r2, [r7, #20]
 801492e:	429a      	cmp	r2, r3
 8014930:	d358      	bcc.n	80149e4 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8014932:	683b      	ldr	r3, [r7, #0]
 8014934:	2b00      	cmp	r3, #0
 8014936:	d104      	bne.n	8014942 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	2200      	movs	r2, #0
 801493c:	61da      	str	r2, [r3, #28]
 801493e:	2304      	movs	r3, #4
 8014940:	e067      	b.n	8014a12 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8014942:	687a      	ldr	r2, [r7, #4]
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	699b      	ldr	r3, [r3, #24]
 8014948:	4619      	mov	r1, r3
 801494a:	4610      	mov	r0, r2
 801494c:	f7ff fe59 	bl	8014602 <create_chain>
 8014950:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8014952:	697b      	ldr	r3, [r7, #20]
 8014954:	2b00      	cmp	r3, #0
 8014956:	d101      	bne.n	801495c <dir_next+0xcc>
 8014958:	2307      	movs	r3, #7
 801495a:	e05a      	b.n	8014a12 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801495c:	697b      	ldr	r3, [r7, #20]
 801495e:	2b01      	cmp	r3, #1
 8014960:	d101      	bne.n	8014966 <dir_next+0xd6>
 8014962:	2302      	movs	r3, #2
 8014964:	e055      	b.n	8014a12 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014966:	697b      	ldr	r3, [r7, #20]
 8014968:	f1b3 3fff 	cmp.w	r3, #4294967295
 801496c:	d101      	bne.n	8014972 <dir_next+0xe2>
 801496e:	2301      	movs	r3, #1
 8014970:	e04f      	b.n	8014a12 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8014972:	68f8      	ldr	r0, [r7, #12]
 8014974:	f7ff fb50 	bl	8014018 <sync_window>
 8014978:	4603      	mov	r3, r0
 801497a:	2b00      	cmp	r3, #0
 801497c:	d001      	beq.n	8014982 <dir_next+0xf2>
 801497e:	2301      	movs	r3, #1
 8014980:	e047      	b.n	8014a12 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8014982:	68fb      	ldr	r3, [r7, #12]
 8014984:	3334      	adds	r3, #52	@ 0x34
 8014986:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801498a:	2100      	movs	r1, #0
 801498c:	4618      	mov	r0, r3
 801498e:	f7ff f979 	bl	8013c84 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014992:	2300      	movs	r3, #0
 8014994:	613b      	str	r3, [r7, #16]
 8014996:	6979      	ldr	r1, [r7, #20]
 8014998:	68f8      	ldr	r0, [r7, #12]
 801499a:	f7ff fc1d 	bl	80141d8 <clust2sect>
 801499e:	4602      	mov	r2, r0
 80149a0:	68fb      	ldr	r3, [r7, #12]
 80149a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80149a4:	e012      	b.n	80149cc <dir_next+0x13c>
						fs->wflag = 1;
 80149a6:	68fb      	ldr	r3, [r7, #12]
 80149a8:	2201      	movs	r2, #1
 80149aa:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80149ac:	68f8      	ldr	r0, [r7, #12]
 80149ae:	f7ff fb33 	bl	8014018 <sync_window>
 80149b2:	4603      	mov	r3, r0
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d001      	beq.n	80149bc <dir_next+0x12c>
 80149b8:	2301      	movs	r3, #1
 80149ba:	e02a      	b.n	8014a12 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80149bc:	693b      	ldr	r3, [r7, #16]
 80149be:	3301      	adds	r3, #1
 80149c0:	613b      	str	r3, [r7, #16]
 80149c2:	68fb      	ldr	r3, [r7, #12]
 80149c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80149c6:	1c5a      	adds	r2, r3, #1
 80149c8:	68fb      	ldr	r3, [r7, #12]
 80149ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80149cc:	68fb      	ldr	r3, [r7, #12]
 80149ce:	895b      	ldrh	r3, [r3, #10]
 80149d0:	461a      	mov	r2, r3
 80149d2:	693b      	ldr	r3, [r7, #16]
 80149d4:	4293      	cmp	r3, r2
 80149d6:	d3e6      	bcc.n	80149a6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80149d8:	68fb      	ldr	r3, [r7, #12]
 80149da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80149dc:	693b      	ldr	r3, [r7, #16]
 80149de:	1ad2      	subs	r2, r2, r3
 80149e0:	68fb      	ldr	r3, [r7, #12]
 80149e2:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	697a      	ldr	r2, [r7, #20]
 80149e8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80149ea:	6979      	ldr	r1, [r7, #20]
 80149ec:	68f8      	ldr	r0, [r7, #12]
 80149ee:	f7ff fbf3 	bl	80141d8 <clust2sect>
 80149f2:	4602      	mov	r2, r0
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	68ba      	ldr	r2, [r7, #8]
 80149fc:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80149fe:	68fb      	ldr	r3, [r7, #12]
 8014a00:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014a04:	68bb      	ldr	r3, [r7, #8]
 8014a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a0a:	441a      	add	r2, r3
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014a10:	2300      	movs	r3, #0
}
 8014a12:	4618      	mov	r0, r3
 8014a14:	3718      	adds	r7, #24
 8014a16:	46bd      	mov	sp, r7
 8014a18:	bd80      	pop	{r7, pc}

08014a1a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8014a1a:	b580      	push	{r7, lr}
 8014a1c:	b086      	sub	sp, #24
 8014a1e:	af00      	add	r7, sp, #0
 8014a20:	6078      	str	r0, [r7, #4]
 8014a22:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	681b      	ldr	r3, [r3, #0]
 8014a28:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8014a2a:	2100      	movs	r1, #0
 8014a2c:	6878      	ldr	r0, [r7, #4]
 8014a2e:	f7ff feb4 	bl	801479a <dir_sdi>
 8014a32:	4603      	mov	r3, r0
 8014a34:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014a36:	7dfb      	ldrb	r3, [r7, #23]
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d12b      	bne.n	8014a94 <dir_alloc+0x7a>
		n = 0;
 8014a3c:	2300      	movs	r3, #0
 8014a3e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	69db      	ldr	r3, [r3, #28]
 8014a44:	4619      	mov	r1, r3
 8014a46:	68f8      	ldr	r0, [r7, #12]
 8014a48:	f7ff fb2a 	bl	80140a0 <move_window>
 8014a4c:	4603      	mov	r3, r0
 8014a4e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8014a50:	7dfb      	ldrb	r3, [r7, #23]
 8014a52:	2b00      	cmp	r3, #0
 8014a54:	d11d      	bne.n	8014a92 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	6a1b      	ldr	r3, [r3, #32]
 8014a5a:	781b      	ldrb	r3, [r3, #0]
 8014a5c:	2be5      	cmp	r3, #229	@ 0xe5
 8014a5e:	d004      	beq.n	8014a6a <dir_alloc+0x50>
 8014a60:	687b      	ldr	r3, [r7, #4]
 8014a62:	6a1b      	ldr	r3, [r3, #32]
 8014a64:	781b      	ldrb	r3, [r3, #0]
 8014a66:	2b00      	cmp	r3, #0
 8014a68:	d107      	bne.n	8014a7a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8014a6a:	693b      	ldr	r3, [r7, #16]
 8014a6c:	3301      	adds	r3, #1
 8014a6e:	613b      	str	r3, [r7, #16]
 8014a70:	693a      	ldr	r2, [r7, #16]
 8014a72:	683b      	ldr	r3, [r7, #0]
 8014a74:	429a      	cmp	r2, r3
 8014a76:	d102      	bne.n	8014a7e <dir_alloc+0x64>
 8014a78:	e00c      	b.n	8014a94 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8014a7a:	2300      	movs	r3, #0
 8014a7c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8014a7e:	2101      	movs	r1, #1
 8014a80:	6878      	ldr	r0, [r7, #4]
 8014a82:	f7ff ff05 	bl	8014890 <dir_next>
 8014a86:	4603      	mov	r3, r0
 8014a88:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8014a8a:	7dfb      	ldrb	r3, [r7, #23]
 8014a8c:	2b00      	cmp	r3, #0
 8014a8e:	d0d7      	beq.n	8014a40 <dir_alloc+0x26>
 8014a90:	e000      	b.n	8014a94 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8014a92:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8014a94:	7dfb      	ldrb	r3, [r7, #23]
 8014a96:	2b04      	cmp	r3, #4
 8014a98:	d101      	bne.n	8014a9e <dir_alloc+0x84>
 8014a9a:	2307      	movs	r3, #7
 8014a9c:	75fb      	strb	r3, [r7, #23]
	return res;
 8014a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014aa0:	4618      	mov	r0, r3
 8014aa2:	3718      	adds	r7, #24
 8014aa4:	46bd      	mov	sp, r7
 8014aa6:	bd80      	pop	{r7, pc}

08014aa8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8014aa8:	b580      	push	{r7, lr}
 8014aaa:	b084      	sub	sp, #16
 8014aac:	af00      	add	r7, sp, #0
 8014aae:	6078      	str	r0, [r7, #4]
 8014ab0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8014ab2:	683b      	ldr	r3, [r7, #0]
 8014ab4:	331a      	adds	r3, #26
 8014ab6:	4618      	mov	r0, r3
 8014ab8:	f7ff f840 	bl	8013b3c <ld_word>
 8014abc:	4603      	mov	r3, r0
 8014abe:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	781b      	ldrb	r3, [r3, #0]
 8014ac4:	2b03      	cmp	r3, #3
 8014ac6:	d109      	bne.n	8014adc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8014ac8:	683b      	ldr	r3, [r7, #0]
 8014aca:	3314      	adds	r3, #20
 8014acc:	4618      	mov	r0, r3
 8014ace:	f7ff f835 	bl	8013b3c <ld_word>
 8014ad2:	4603      	mov	r3, r0
 8014ad4:	041b      	lsls	r3, r3, #16
 8014ad6:	68fa      	ldr	r2, [r7, #12]
 8014ad8:	4313      	orrs	r3, r2
 8014ada:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8014adc:	68fb      	ldr	r3, [r7, #12]
}
 8014ade:	4618      	mov	r0, r3
 8014ae0:	3710      	adds	r7, #16
 8014ae2:	46bd      	mov	sp, r7
 8014ae4:	bd80      	pop	{r7, pc}

08014ae6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8014ae6:	b580      	push	{r7, lr}
 8014ae8:	b084      	sub	sp, #16
 8014aea:	af00      	add	r7, sp, #0
 8014aec:	60f8      	str	r0, [r7, #12]
 8014aee:	60b9      	str	r1, [r7, #8]
 8014af0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8014af2:	68bb      	ldr	r3, [r7, #8]
 8014af4:	331a      	adds	r3, #26
 8014af6:	687a      	ldr	r2, [r7, #4]
 8014af8:	b292      	uxth	r2, r2
 8014afa:	4611      	mov	r1, r2
 8014afc:	4618      	mov	r0, r3
 8014afe:	f7ff f859 	bl	8013bb4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8014b02:	68fb      	ldr	r3, [r7, #12]
 8014b04:	781b      	ldrb	r3, [r3, #0]
 8014b06:	2b03      	cmp	r3, #3
 8014b08:	d109      	bne.n	8014b1e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8014b0a:	68bb      	ldr	r3, [r7, #8]
 8014b0c:	f103 0214 	add.w	r2, r3, #20
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	0c1b      	lsrs	r3, r3, #16
 8014b14:	b29b      	uxth	r3, r3
 8014b16:	4619      	mov	r1, r3
 8014b18:	4610      	mov	r0, r2
 8014b1a:	f7ff f84b 	bl	8013bb4 <st_word>
	}
}
 8014b1e:	bf00      	nop
 8014b20:	3710      	adds	r7, #16
 8014b22:	46bd      	mov	sp, r7
 8014b24:	bd80      	pop	{r7, pc}
	...

08014b28 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8014b28:	b590      	push	{r4, r7, lr}
 8014b2a:	b087      	sub	sp, #28
 8014b2c:	af00      	add	r7, sp, #0
 8014b2e:	6078      	str	r0, [r7, #4]
 8014b30:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8014b32:	683b      	ldr	r3, [r7, #0]
 8014b34:	331a      	adds	r3, #26
 8014b36:	4618      	mov	r0, r3
 8014b38:	f7ff f800 	bl	8013b3c <ld_word>
 8014b3c:	4603      	mov	r3, r0
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d001      	beq.n	8014b46 <cmp_lfn+0x1e>
 8014b42:	2300      	movs	r3, #0
 8014b44:	e059      	b.n	8014bfa <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8014b46:	683b      	ldr	r3, [r7, #0]
 8014b48:	781b      	ldrb	r3, [r3, #0]
 8014b4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014b4e:	1e5a      	subs	r2, r3, #1
 8014b50:	4613      	mov	r3, r2
 8014b52:	005b      	lsls	r3, r3, #1
 8014b54:	4413      	add	r3, r2
 8014b56:	009b      	lsls	r3, r3, #2
 8014b58:	4413      	add	r3, r2
 8014b5a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8014b5c:	2301      	movs	r3, #1
 8014b5e:	81fb      	strh	r3, [r7, #14]
 8014b60:	2300      	movs	r3, #0
 8014b62:	613b      	str	r3, [r7, #16]
 8014b64:	e033      	b.n	8014bce <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8014b66:	4a27      	ldr	r2, [pc, #156]	@ (8014c04 <cmp_lfn+0xdc>)
 8014b68:	693b      	ldr	r3, [r7, #16]
 8014b6a:	4413      	add	r3, r2
 8014b6c:	781b      	ldrb	r3, [r3, #0]
 8014b6e:	461a      	mov	r2, r3
 8014b70:	683b      	ldr	r3, [r7, #0]
 8014b72:	4413      	add	r3, r2
 8014b74:	4618      	mov	r0, r3
 8014b76:	f7fe ffe1 	bl	8013b3c <ld_word>
 8014b7a:	4603      	mov	r3, r0
 8014b7c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8014b7e:	89fb      	ldrh	r3, [r7, #14]
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d01a      	beq.n	8014bba <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8014b84:	697b      	ldr	r3, [r7, #20]
 8014b86:	2bfe      	cmp	r3, #254	@ 0xfe
 8014b88:	d812      	bhi.n	8014bb0 <cmp_lfn+0x88>
 8014b8a:	89bb      	ldrh	r3, [r7, #12]
 8014b8c:	4618      	mov	r0, r3
 8014b8e:	f001 ff13 	bl	80169b8 <ff_wtoupper>
 8014b92:	4603      	mov	r3, r0
 8014b94:	461c      	mov	r4, r3
 8014b96:	697b      	ldr	r3, [r7, #20]
 8014b98:	1c5a      	adds	r2, r3, #1
 8014b9a:	617a      	str	r2, [r7, #20]
 8014b9c:	005b      	lsls	r3, r3, #1
 8014b9e:	687a      	ldr	r2, [r7, #4]
 8014ba0:	4413      	add	r3, r2
 8014ba2:	881b      	ldrh	r3, [r3, #0]
 8014ba4:	4618      	mov	r0, r3
 8014ba6:	f001 ff07 	bl	80169b8 <ff_wtoupper>
 8014baa:	4603      	mov	r3, r0
 8014bac:	429c      	cmp	r4, r3
 8014bae:	d001      	beq.n	8014bb4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8014bb0:	2300      	movs	r3, #0
 8014bb2:	e022      	b.n	8014bfa <cmp_lfn+0xd2>
			}
			wc = uc;
 8014bb4:	89bb      	ldrh	r3, [r7, #12]
 8014bb6:	81fb      	strh	r3, [r7, #14]
 8014bb8:	e006      	b.n	8014bc8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8014bba:	89bb      	ldrh	r3, [r7, #12]
 8014bbc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014bc0:	4293      	cmp	r3, r2
 8014bc2:	d001      	beq.n	8014bc8 <cmp_lfn+0xa0>
 8014bc4:	2300      	movs	r3, #0
 8014bc6:	e018      	b.n	8014bfa <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8014bc8:	693b      	ldr	r3, [r7, #16]
 8014bca:	3301      	adds	r3, #1
 8014bcc:	613b      	str	r3, [r7, #16]
 8014bce:	693b      	ldr	r3, [r7, #16]
 8014bd0:	2b0c      	cmp	r3, #12
 8014bd2:	d9c8      	bls.n	8014b66 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8014bd4:	683b      	ldr	r3, [r7, #0]
 8014bd6:	781b      	ldrb	r3, [r3, #0]
 8014bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014bdc:	2b00      	cmp	r3, #0
 8014bde:	d00b      	beq.n	8014bf8 <cmp_lfn+0xd0>
 8014be0:	89fb      	ldrh	r3, [r7, #14]
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	d008      	beq.n	8014bf8 <cmp_lfn+0xd0>
 8014be6:	697b      	ldr	r3, [r7, #20]
 8014be8:	005b      	lsls	r3, r3, #1
 8014bea:	687a      	ldr	r2, [r7, #4]
 8014bec:	4413      	add	r3, r2
 8014bee:	881b      	ldrh	r3, [r3, #0]
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	d001      	beq.n	8014bf8 <cmp_lfn+0xd0>
 8014bf4:	2300      	movs	r3, #0
 8014bf6:	e000      	b.n	8014bfa <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8014bf8:	2301      	movs	r3, #1
}
 8014bfa:	4618      	mov	r0, r3
 8014bfc:	371c      	adds	r7, #28
 8014bfe:	46bd      	mov	sp, r7
 8014c00:	bd90      	pop	{r4, r7, pc}
 8014c02:	bf00      	nop
 8014c04:	0801c248 	.word	0x0801c248

08014c08 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8014c08:	b580      	push	{r7, lr}
 8014c0a:	b088      	sub	sp, #32
 8014c0c:	af00      	add	r7, sp, #0
 8014c0e:	60f8      	str	r0, [r7, #12]
 8014c10:	60b9      	str	r1, [r7, #8]
 8014c12:	4611      	mov	r1, r2
 8014c14:	461a      	mov	r2, r3
 8014c16:	460b      	mov	r3, r1
 8014c18:	71fb      	strb	r3, [r7, #7]
 8014c1a:	4613      	mov	r3, r2
 8014c1c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8014c1e:	68bb      	ldr	r3, [r7, #8]
 8014c20:	330d      	adds	r3, #13
 8014c22:	79ba      	ldrb	r2, [r7, #6]
 8014c24:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8014c26:	68bb      	ldr	r3, [r7, #8]
 8014c28:	330b      	adds	r3, #11
 8014c2a:	220f      	movs	r2, #15
 8014c2c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8014c2e:	68bb      	ldr	r3, [r7, #8]
 8014c30:	330c      	adds	r3, #12
 8014c32:	2200      	movs	r2, #0
 8014c34:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8014c36:	68bb      	ldr	r3, [r7, #8]
 8014c38:	331a      	adds	r3, #26
 8014c3a:	2100      	movs	r1, #0
 8014c3c:	4618      	mov	r0, r3
 8014c3e:	f7fe ffb9 	bl	8013bb4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8014c42:	79fb      	ldrb	r3, [r7, #7]
 8014c44:	1e5a      	subs	r2, r3, #1
 8014c46:	4613      	mov	r3, r2
 8014c48:	005b      	lsls	r3, r3, #1
 8014c4a:	4413      	add	r3, r2
 8014c4c:	009b      	lsls	r3, r3, #2
 8014c4e:	4413      	add	r3, r2
 8014c50:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8014c52:	2300      	movs	r3, #0
 8014c54:	82fb      	strh	r3, [r7, #22]
 8014c56:	2300      	movs	r3, #0
 8014c58:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8014c5a:	8afb      	ldrh	r3, [r7, #22]
 8014c5c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014c60:	4293      	cmp	r3, r2
 8014c62:	d007      	beq.n	8014c74 <put_lfn+0x6c>
 8014c64:	69fb      	ldr	r3, [r7, #28]
 8014c66:	1c5a      	adds	r2, r3, #1
 8014c68:	61fa      	str	r2, [r7, #28]
 8014c6a:	005b      	lsls	r3, r3, #1
 8014c6c:	68fa      	ldr	r2, [r7, #12]
 8014c6e:	4413      	add	r3, r2
 8014c70:	881b      	ldrh	r3, [r3, #0]
 8014c72:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8014c74:	4a17      	ldr	r2, [pc, #92]	@ (8014cd4 <put_lfn+0xcc>)
 8014c76:	69bb      	ldr	r3, [r7, #24]
 8014c78:	4413      	add	r3, r2
 8014c7a:	781b      	ldrb	r3, [r3, #0]
 8014c7c:	461a      	mov	r2, r3
 8014c7e:	68bb      	ldr	r3, [r7, #8]
 8014c80:	4413      	add	r3, r2
 8014c82:	8afa      	ldrh	r2, [r7, #22]
 8014c84:	4611      	mov	r1, r2
 8014c86:	4618      	mov	r0, r3
 8014c88:	f7fe ff94 	bl	8013bb4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8014c8c:	8afb      	ldrh	r3, [r7, #22]
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d102      	bne.n	8014c98 <put_lfn+0x90>
 8014c92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014c96:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8014c98:	69bb      	ldr	r3, [r7, #24]
 8014c9a:	3301      	adds	r3, #1
 8014c9c:	61bb      	str	r3, [r7, #24]
 8014c9e:	69bb      	ldr	r3, [r7, #24]
 8014ca0:	2b0c      	cmp	r3, #12
 8014ca2:	d9da      	bls.n	8014c5a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8014ca4:	8afb      	ldrh	r3, [r7, #22]
 8014ca6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014caa:	4293      	cmp	r3, r2
 8014cac:	d006      	beq.n	8014cbc <put_lfn+0xb4>
 8014cae:	69fb      	ldr	r3, [r7, #28]
 8014cb0:	005b      	lsls	r3, r3, #1
 8014cb2:	68fa      	ldr	r2, [r7, #12]
 8014cb4:	4413      	add	r3, r2
 8014cb6:	881b      	ldrh	r3, [r3, #0]
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d103      	bne.n	8014cc4 <put_lfn+0xbc>
 8014cbc:	79fb      	ldrb	r3, [r7, #7]
 8014cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014cc2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8014cc4:	68bb      	ldr	r3, [r7, #8]
 8014cc6:	79fa      	ldrb	r2, [r7, #7]
 8014cc8:	701a      	strb	r2, [r3, #0]
}
 8014cca:	bf00      	nop
 8014ccc:	3720      	adds	r7, #32
 8014cce:	46bd      	mov	sp, r7
 8014cd0:	bd80      	pop	{r7, pc}
 8014cd2:	bf00      	nop
 8014cd4:	0801c248 	.word	0x0801c248

08014cd8 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8014cd8:	b580      	push	{r7, lr}
 8014cda:	b08c      	sub	sp, #48	@ 0x30
 8014cdc:	af00      	add	r7, sp, #0
 8014cde:	60f8      	str	r0, [r7, #12]
 8014ce0:	60b9      	str	r1, [r7, #8]
 8014ce2:	607a      	str	r2, [r7, #4]
 8014ce4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8014ce6:	220b      	movs	r2, #11
 8014ce8:	68b9      	ldr	r1, [r7, #8]
 8014cea:	68f8      	ldr	r0, [r7, #12]
 8014cec:	f7fe ffa9 	bl	8013c42 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8014cf0:	683b      	ldr	r3, [r7, #0]
 8014cf2:	2b05      	cmp	r3, #5
 8014cf4:	d92b      	bls.n	8014d4e <gen_numname+0x76>
		sr = seq;
 8014cf6:	683b      	ldr	r3, [r7, #0]
 8014cf8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8014cfa:	e022      	b.n	8014d42 <gen_numname+0x6a>
			wc = *lfn++;
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	1c9a      	adds	r2, r3, #2
 8014d00:	607a      	str	r2, [r7, #4]
 8014d02:	881b      	ldrh	r3, [r3, #0]
 8014d04:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8014d06:	2300      	movs	r3, #0
 8014d08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014d0a:	e017      	b.n	8014d3c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8014d0c:	69fb      	ldr	r3, [r7, #28]
 8014d0e:	005a      	lsls	r2, r3, #1
 8014d10:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014d12:	f003 0301 	and.w	r3, r3, #1
 8014d16:	4413      	add	r3, r2
 8014d18:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8014d1a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014d1c:	085b      	lsrs	r3, r3, #1
 8014d1e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8014d20:	69fb      	ldr	r3, [r7, #28]
 8014d22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d005      	beq.n	8014d36 <gen_numname+0x5e>
 8014d2a:	69fb      	ldr	r3, [r7, #28]
 8014d2c:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8014d30:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8014d34:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8014d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d38:	3301      	adds	r3, #1
 8014d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d3e:	2b0f      	cmp	r3, #15
 8014d40:	d9e4      	bls.n	8014d0c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	881b      	ldrh	r3, [r3, #0]
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	d1d8      	bne.n	8014cfc <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8014d4a:	69fb      	ldr	r3, [r7, #28]
 8014d4c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8014d4e:	2307      	movs	r3, #7
 8014d50:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8014d52:	683b      	ldr	r3, [r7, #0]
 8014d54:	b2db      	uxtb	r3, r3
 8014d56:	f003 030f 	and.w	r3, r3, #15
 8014d5a:	b2db      	uxtb	r3, r3
 8014d5c:	3330      	adds	r3, #48	@ 0x30
 8014d5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8014d62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014d66:	2b39      	cmp	r3, #57	@ 0x39
 8014d68:	d904      	bls.n	8014d74 <gen_numname+0x9c>
 8014d6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014d6e:	3307      	adds	r3, #7
 8014d70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8014d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d76:	1e5a      	subs	r2, r3, #1
 8014d78:	62ba      	str	r2, [r7, #40]	@ 0x28
 8014d7a:	3330      	adds	r3, #48	@ 0x30
 8014d7c:	443b      	add	r3, r7
 8014d7e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8014d82:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8014d86:	683b      	ldr	r3, [r7, #0]
 8014d88:	091b      	lsrs	r3, r3, #4
 8014d8a:	603b      	str	r3, [r7, #0]
	} while (seq);
 8014d8c:	683b      	ldr	r3, [r7, #0]
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d1df      	bne.n	8014d52 <gen_numname+0x7a>
	ns[i] = '~';
 8014d92:	f107 0214 	add.w	r2, r7, #20
 8014d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d98:	4413      	add	r3, r2
 8014d9a:	227e      	movs	r2, #126	@ 0x7e
 8014d9c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8014d9e:	2300      	movs	r3, #0
 8014da0:	627b      	str	r3, [r7, #36]	@ 0x24
 8014da2:	e002      	b.n	8014daa <gen_numname+0xd2>
 8014da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014da6:	3301      	adds	r3, #1
 8014da8:	627b      	str	r3, [r7, #36]	@ 0x24
 8014daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dae:	429a      	cmp	r2, r3
 8014db0:	d205      	bcs.n	8014dbe <gen_numname+0xe6>
 8014db2:	68fa      	ldr	r2, [r7, #12]
 8014db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014db6:	4413      	add	r3, r2
 8014db8:	781b      	ldrb	r3, [r3, #0]
 8014dba:	2b20      	cmp	r3, #32
 8014dbc:	d1f2      	bne.n	8014da4 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8014dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dc0:	2b07      	cmp	r3, #7
 8014dc2:	d807      	bhi.n	8014dd4 <gen_numname+0xfc>
 8014dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dc6:	1c5a      	adds	r2, r3, #1
 8014dc8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8014dca:	3330      	adds	r3, #48	@ 0x30
 8014dcc:	443b      	add	r3, r7
 8014dce:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8014dd2:	e000      	b.n	8014dd6 <gen_numname+0xfe>
 8014dd4:	2120      	movs	r1, #32
 8014dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014dd8:	1c5a      	adds	r2, r3, #1
 8014dda:	627a      	str	r2, [r7, #36]	@ 0x24
 8014ddc:	68fa      	ldr	r2, [r7, #12]
 8014dde:	4413      	add	r3, r2
 8014de0:	460a      	mov	r2, r1
 8014de2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8014de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014de6:	2b07      	cmp	r3, #7
 8014de8:	d9e9      	bls.n	8014dbe <gen_numname+0xe6>
}
 8014dea:	bf00      	nop
 8014dec:	bf00      	nop
 8014dee:	3730      	adds	r7, #48	@ 0x30
 8014df0:	46bd      	mov	sp, r7
 8014df2:	bd80      	pop	{r7, pc}

08014df4 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8014df4:	b480      	push	{r7}
 8014df6:	b085      	sub	sp, #20
 8014df8:	af00      	add	r7, sp, #0
 8014dfa:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8014dfc:	2300      	movs	r3, #0
 8014dfe:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8014e00:	230b      	movs	r3, #11
 8014e02:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8014e04:	7bfb      	ldrb	r3, [r7, #15]
 8014e06:	b2da      	uxtb	r2, r3
 8014e08:	0852      	lsrs	r2, r2, #1
 8014e0a:	01db      	lsls	r3, r3, #7
 8014e0c:	4313      	orrs	r3, r2
 8014e0e:	b2da      	uxtb	r2, r3
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	1c59      	adds	r1, r3, #1
 8014e14:	6079      	str	r1, [r7, #4]
 8014e16:	781b      	ldrb	r3, [r3, #0]
 8014e18:	4413      	add	r3, r2
 8014e1a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8014e1c:	68bb      	ldr	r3, [r7, #8]
 8014e1e:	3b01      	subs	r3, #1
 8014e20:	60bb      	str	r3, [r7, #8]
 8014e22:	68bb      	ldr	r3, [r7, #8]
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d1ed      	bne.n	8014e04 <sum_sfn+0x10>
	return sum;
 8014e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8014e2a:	4618      	mov	r0, r3
 8014e2c:	3714      	adds	r7, #20
 8014e2e:	46bd      	mov	sp, r7
 8014e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e34:	4770      	bx	lr

08014e36 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8014e36:	b580      	push	{r7, lr}
 8014e38:	b086      	sub	sp, #24
 8014e3a:	af00      	add	r7, sp, #0
 8014e3c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	681b      	ldr	r3, [r3, #0]
 8014e42:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8014e44:	2100      	movs	r1, #0
 8014e46:	6878      	ldr	r0, [r7, #4]
 8014e48:	f7ff fca7 	bl	801479a <dir_sdi>
 8014e4c:	4603      	mov	r3, r0
 8014e4e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8014e50:	7dfb      	ldrb	r3, [r7, #23]
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	d001      	beq.n	8014e5a <dir_find+0x24>
 8014e56:	7dfb      	ldrb	r3, [r7, #23]
 8014e58:	e0a9      	b.n	8014fae <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014e5a:	23ff      	movs	r3, #255	@ 0xff
 8014e5c:	753b      	strb	r3, [r7, #20]
 8014e5e:	7d3b      	ldrb	r3, [r7, #20]
 8014e60:	757b      	strb	r3, [r7, #21]
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	f04f 32ff 	mov.w	r2, #4294967295
 8014e68:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	69db      	ldr	r3, [r3, #28]
 8014e6e:	4619      	mov	r1, r3
 8014e70:	6938      	ldr	r0, [r7, #16]
 8014e72:	f7ff f915 	bl	80140a0 <move_window>
 8014e76:	4603      	mov	r3, r0
 8014e78:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8014e7a:	7dfb      	ldrb	r3, [r7, #23]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	f040 8090 	bne.w	8014fa2 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	6a1b      	ldr	r3, [r3, #32]
 8014e86:	781b      	ldrb	r3, [r3, #0]
 8014e88:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8014e8a:	7dbb      	ldrb	r3, [r7, #22]
 8014e8c:	2b00      	cmp	r3, #0
 8014e8e:	d102      	bne.n	8014e96 <dir_find+0x60>
 8014e90:	2304      	movs	r3, #4
 8014e92:	75fb      	strb	r3, [r7, #23]
 8014e94:	e08a      	b.n	8014fac <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	6a1b      	ldr	r3, [r3, #32]
 8014e9a:	330b      	adds	r3, #11
 8014e9c:	781b      	ldrb	r3, [r3, #0]
 8014e9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014ea2:	73fb      	strb	r3, [r7, #15]
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	7bfa      	ldrb	r2, [r7, #15]
 8014ea8:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8014eaa:	7dbb      	ldrb	r3, [r7, #22]
 8014eac:	2be5      	cmp	r3, #229	@ 0xe5
 8014eae:	d007      	beq.n	8014ec0 <dir_find+0x8a>
 8014eb0:	7bfb      	ldrb	r3, [r7, #15]
 8014eb2:	f003 0308 	and.w	r3, r3, #8
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d009      	beq.n	8014ece <dir_find+0x98>
 8014eba:	7bfb      	ldrb	r3, [r7, #15]
 8014ebc:	2b0f      	cmp	r3, #15
 8014ebe:	d006      	beq.n	8014ece <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014ec0:	23ff      	movs	r3, #255	@ 0xff
 8014ec2:	757b      	strb	r3, [r7, #21]
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8014eca:	631a      	str	r2, [r3, #48]	@ 0x30
 8014ecc:	e05e      	b.n	8014f8c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8014ece:	7bfb      	ldrb	r3, [r7, #15]
 8014ed0:	2b0f      	cmp	r3, #15
 8014ed2:	d136      	bne.n	8014f42 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	d154      	bne.n	8014f8c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8014ee2:	7dbb      	ldrb	r3, [r7, #22]
 8014ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d00d      	beq.n	8014f08 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	6a1b      	ldr	r3, [r3, #32]
 8014ef0:	7b5b      	ldrb	r3, [r3, #13]
 8014ef2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8014ef4:	7dbb      	ldrb	r3, [r7, #22]
 8014ef6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014efa:	75bb      	strb	r3, [r7, #22]
 8014efc:	7dbb      	ldrb	r3, [r7, #22]
 8014efe:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	695a      	ldr	r2, [r3, #20]
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8014f08:	7dba      	ldrb	r2, [r7, #22]
 8014f0a:	7d7b      	ldrb	r3, [r7, #21]
 8014f0c:	429a      	cmp	r2, r3
 8014f0e:	d115      	bne.n	8014f3c <dir_find+0x106>
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	6a1b      	ldr	r3, [r3, #32]
 8014f14:	330d      	adds	r3, #13
 8014f16:	781b      	ldrb	r3, [r3, #0]
 8014f18:	7d3a      	ldrb	r2, [r7, #20]
 8014f1a:	429a      	cmp	r2, r3
 8014f1c:	d10e      	bne.n	8014f3c <dir_find+0x106>
 8014f1e:	693b      	ldr	r3, [r7, #16]
 8014f20:	68da      	ldr	r2, [r3, #12]
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	6a1b      	ldr	r3, [r3, #32]
 8014f26:	4619      	mov	r1, r3
 8014f28:	4610      	mov	r0, r2
 8014f2a:	f7ff fdfd 	bl	8014b28 <cmp_lfn>
 8014f2e:	4603      	mov	r3, r0
 8014f30:	2b00      	cmp	r3, #0
 8014f32:	d003      	beq.n	8014f3c <dir_find+0x106>
 8014f34:	7d7b      	ldrb	r3, [r7, #21]
 8014f36:	3b01      	subs	r3, #1
 8014f38:	b2db      	uxtb	r3, r3
 8014f3a:	e000      	b.n	8014f3e <dir_find+0x108>
 8014f3c:	23ff      	movs	r3, #255	@ 0xff
 8014f3e:	757b      	strb	r3, [r7, #21]
 8014f40:	e024      	b.n	8014f8c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8014f42:	7d7b      	ldrb	r3, [r7, #21]
 8014f44:	2b00      	cmp	r3, #0
 8014f46:	d109      	bne.n	8014f5c <dir_find+0x126>
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	6a1b      	ldr	r3, [r3, #32]
 8014f4c:	4618      	mov	r0, r3
 8014f4e:	f7ff ff51 	bl	8014df4 <sum_sfn>
 8014f52:	4603      	mov	r3, r0
 8014f54:	461a      	mov	r2, r3
 8014f56:	7d3b      	ldrb	r3, [r7, #20]
 8014f58:	4293      	cmp	r3, r2
 8014f5a:	d024      	beq.n	8014fa6 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014f62:	f003 0301 	and.w	r3, r3, #1
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d10a      	bne.n	8014f80 <dir_find+0x14a>
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	6a18      	ldr	r0, [r3, #32]
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	3324      	adds	r3, #36	@ 0x24
 8014f72:	220b      	movs	r2, #11
 8014f74:	4619      	mov	r1, r3
 8014f76:	f7fe fea0 	bl	8013cba <mem_cmp>
 8014f7a:	4603      	mov	r3, r0
 8014f7c:	2b00      	cmp	r3, #0
 8014f7e:	d014      	beq.n	8014faa <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014f80:	23ff      	movs	r3, #255	@ 0xff
 8014f82:	757b      	strb	r3, [r7, #21]
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	f04f 32ff 	mov.w	r2, #4294967295
 8014f8a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8014f8c:	2100      	movs	r1, #0
 8014f8e:	6878      	ldr	r0, [r7, #4]
 8014f90:	f7ff fc7e 	bl	8014890 <dir_next>
 8014f94:	4603      	mov	r3, r0
 8014f96:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8014f98:	7dfb      	ldrb	r3, [r7, #23]
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	f43f af65 	beq.w	8014e6a <dir_find+0x34>
 8014fa0:	e004      	b.n	8014fac <dir_find+0x176>
		if (res != FR_OK) break;
 8014fa2:	bf00      	nop
 8014fa4:	e002      	b.n	8014fac <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8014fa6:	bf00      	nop
 8014fa8:	e000      	b.n	8014fac <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8014faa:	bf00      	nop

	return res;
 8014fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8014fae:	4618      	mov	r0, r3
 8014fb0:	3718      	adds	r7, #24
 8014fb2:	46bd      	mov	sp, r7
 8014fb4:	bd80      	pop	{r7, pc}
	...

08014fb8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8014fb8:	b580      	push	{r7, lr}
 8014fba:	b08c      	sub	sp, #48	@ 0x30
 8014fbc:	af00      	add	r7, sp, #0
 8014fbe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	681b      	ldr	r3, [r3, #0]
 8014fc4:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014fcc:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d001      	beq.n	8014fd8 <dir_register+0x20>
 8014fd4:	2306      	movs	r3, #6
 8014fd6:	e0e0      	b.n	801519a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8014fd8:	2300      	movs	r3, #0
 8014fda:	627b      	str	r3, [r7, #36]	@ 0x24
 8014fdc:	e002      	b.n	8014fe4 <dir_register+0x2c>
 8014fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014fe0:	3301      	adds	r3, #1
 8014fe2:	627b      	str	r3, [r7, #36]	@ 0x24
 8014fe4:	69fb      	ldr	r3, [r7, #28]
 8014fe6:	68da      	ldr	r2, [r3, #12]
 8014fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014fea:	005b      	lsls	r3, r3, #1
 8014fec:	4413      	add	r3, r2
 8014fee:	881b      	ldrh	r3, [r3, #0]
 8014ff0:	2b00      	cmp	r3, #0
 8014ff2:	d1f4      	bne.n	8014fde <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8014ffa:	f107 030c 	add.w	r3, r7, #12
 8014ffe:	220c      	movs	r2, #12
 8015000:	4618      	mov	r0, r3
 8015002:	f7fe fe1e 	bl	8013c42 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8015006:	7dfb      	ldrb	r3, [r7, #23]
 8015008:	f003 0301 	and.w	r3, r3, #1
 801500c:	2b00      	cmp	r3, #0
 801500e:	d032      	beq.n	8015076 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	2240      	movs	r2, #64	@ 0x40
 8015014:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8015018:	2301      	movs	r3, #1
 801501a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801501c:	e016      	b.n	801504c <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8015024:	69fb      	ldr	r3, [r7, #28]
 8015026:	68da      	ldr	r2, [r3, #12]
 8015028:	f107 010c 	add.w	r1, r7, #12
 801502c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801502e:	f7ff fe53 	bl	8014cd8 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8015032:	6878      	ldr	r0, [r7, #4]
 8015034:	f7ff feff 	bl	8014e36 <dir_find>
 8015038:	4603      	mov	r3, r0
 801503a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 801503e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015042:	2b00      	cmp	r3, #0
 8015044:	d106      	bne.n	8015054 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8015046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015048:	3301      	adds	r3, #1
 801504a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801504c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801504e:	2b63      	cmp	r3, #99	@ 0x63
 8015050:	d9e5      	bls.n	801501e <dir_register+0x66>
 8015052:	e000      	b.n	8015056 <dir_register+0x9e>
			if (res != FR_OK) break;
 8015054:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8015056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015058:	2b64      	cmp	r3, #100	@ 0x64
 801505a:	d101      	bne.n	8015060 <dir_register+0xa8>
 801505c:	2307      	movs	r3, #7
 801505e:	e09c      	b.n	801519a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8015060:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015064:	2b04      	cmp	r3, #4
 8015066:	d002      	beq.n	801506e <dir_register+0xb6>
 8015068:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801506c:	e095      	b.n	801519a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801506e:	7dfa      	ldrb	r2, [r7, #23]
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8015076:	7dfb      	ldrb	r3, [r7, #23]
 8015078:	f003 0302 	and.w	r3, r3, #2
 801507c:	2b00      	cmp	r3, #0
 801507e:	d007      	beq.n	8015090 <dir_register+0xd8>
 8015080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015082:	330c      	adds	r3, #12
 8015084:	4a47      	ldr	r2, [pc, #284]	@ (80151a4 <dir_register+0x1ec>)
 8015086:	fba2 2303 	umull	r2, r3, r2, r3
 801508a:	089b      	lsrs	r3, r3, #2
 801508c:	3301      	adds	r3, #1
 801508e:	e000      	b.n	8015092 <dir_register+0xda>
 8015090:	2301      	movs	r3, #1
 8015092:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8015094:	6a39      	ldr	r1, [r7, #32]
 8015096:	6878      	ldr	r0, [r7, #4]
 8015098:	f7ff fcbf 	bl	8014a1a <dir_alloc>
 801509c:	4603      	mov	r3, r0
 801509e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80150a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d148      	bne.n	801513c <dir_register+0x184>
 80150aa:	6a3b      	ldr	r3, [r7, #32]
 80150ac:	3b01      	subs	r3, #1
 80150ae:	623b      	str	r3, [r7, #32]
 80150b0:	6a3b      	ldr	r3, [r7, #32]
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d042      	beq.n	801513c <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	695a      	ldr	r2, [r3, #20]
 80150ba:	6a3b      	ldr	r3, [r7, #32]
 80150bc:	015b      	lsls	r3, r3, #5
 80150be:	1ad3      	subs	r3, r2, r3
 80150c0:	4619      	mov	r1, r3
 80150c2:	6878      	ldr	r0, [r7, #4]
 80150c4:	f7ff fb69 	bl	801479a <dir_sdi>
 80150c8:	4603      	mov	r3, r0
 80150ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80150ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80150d2:	2b00      	cmp	r3, #0
 80150d4:	d132      	bne.n	801513c <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	3324      	adds	r3, #36	@ 0x24
 80150da:	4618      	mov	r0, r3
 80150dc:	f7ff fe8a 	bl	8014df4 <sum_sfn>
 80150e0:	4603      	mov	r3, r0
 80150e2:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	69db      	ldr	r3, [r3, #28]
 80150e8:	4619      	mov	r1, r3
 80150ea:	69f8      	ldr	r0, [r7, #28]
 80150ec:	f7fe ffd8 	bl	80140a0 <move_window>
 80150f0:	4603      	mov	r3, r0
 80150f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80150f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d11d      	bne.n	801513a <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80150fe:	69fb      	ldr	r3, [r7, #28]
 8015100:	68d8      	ldr	r0, [r3, #12]
 8015102:	687b      	ldr	r3, [r7, #4]
 8015104:	6a19      	ldr	r1, [r3, #32]
 8015106:	6a3b      	ldr	r3, [r7, #32]
 8015108:	b2da      	uxtb	r2, r3
 801510a:	7efb      	ldrb	r3, [r7, #27]
 801510c:	f7ff fd7c 	bl	8014c08 <put_lfn>
				fs->wflag = 1;
 8015110:	69fb      	ldr	r3, [r7, #28]
 8015112:	2201      	movs	r2, #1
 8015114:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8015116:	2100      	movs	r1, #0
 8015118:	6878      	ldr	r0, [r7, #4]
 801511a:	f7ff fbb9 	bl	8014890 <dir_next>
 801511e:	4603      	mov	r3, r0
 8015120:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8015124:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015128:	2b00      	cmp	r3, #0
 801512a:	d107      	bne.n	801513c <dir_register+0x184>
 801512c:	6a3b      	ldr	r3, [r7, #32]
 801512e:	3b01      	subs	r3, #1
 8015130:	623b      	str	r3, [r7, #32]
 8015132:	6a3b      	ldr	r3, [r7, #32]
 8015134:	2b00      	cmp	r3, #0
 8015136:	d1d5      	bne.n	80150e4 <dir_register+0x12c>
 8015138:	e000      	b.n	801513c <dir_register+0x184>
				if (res != FR_OK) break;
 801513a:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801513c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015140:	2b00      	cmp	r3, #0
 8015142:	d128      	bne.n	8015196 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	69db      	ldr	r3, [r3, #28]
 8015148:	4619      	mov	r1, r3
 801514a:	69f8      	ldr	r0, [r7, #28]
 801514c:	f7fe ffa8 	bl	80140a0 <move_window>
 8015150:	4603      	mov	r3, r0
 8015152:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015156:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801515a:	2b00      	cmp	r3, #0
 801515c:	d11b      	bne.n	8015196 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	6a1b      	ldr	r3, [r3, #32]
 8015162:	2220      	movs	r2, #32
 8015164:	2100      	movs	r1, #0
 8015166:	4618      	mov	r0, r3
 8015168:	f7fe fd8c 	bl	8013c84 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	6a18      	ldr	r0, [r3, #32]
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	3324      	adds	r3, #36	@ 0x24
 8015174:	220b      	movs	r2, #11
 8015176:	4619      	mov	r1, r3
 8015178:	f7fe fd63 	bl	8013c42 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8015182:	687b      	ldr	r3, [r7, #4]
 8015184:	6a1b      	ldr	r3, [r3, #32]
 8015186:	330c      	adds	r3, #12
 8015188:	f002 0218 	and.w	r2, r2, #24
 801518c:	b2d2      	uxtb	r2, r2
 801518e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8015190:	69fb      	ldr	r3, [r7, #28]
 8015192:	2201      	movs	r2, #1
 8015194:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8015196:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801519a:	4618      	mov	r0, r3
 801519c:	3730      	adds	r7, #48	@ 0x30
 801519e:	46bd      	mov	sp, r7
 80151a0:	bd80      	pop	{r7, pc}
 80151a2:	bf00      	nop
 80151a4:	4ec4ec4f 	.word	0x4ec4ec4f

080151a8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80151a8:	b580      	push	{r7, lr}
 80151aa:	b08a      	sub	sp, #40	@ 0x28
 80151ac:	af00      	add	r7, sp, #0
 80151ae:	6078      	str	r0, [r7, #4]
 80151b0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80151b2:	683b      	ldr	r3, [r7, #0]
 80151b4:	681b      	ldr	r3, [r3, #0]
 80151b6:	613b      	str	r3, [r7, #16]
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	681b      	ldr	r3, [r3, #0]
 80151bc:	68db      	ldr	r3, [r3, #12]
 80151be:	60fb      	str	r3, [r7, #12]
 80151c0:	2300      	movs	r3, #0
 80151c2:	617b      	str	r3, [r7, #20]
 80151c4:	697b      	ldr	r3, [r7, #20]
 80151c6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80151c8:	69bb      	ldr	r3, [r7, #24]
 80151ca:	1c5a      	adds	r2, r3, #1
 80151cc:	61ba      	str	r2, [r7, #24]
 80151ce:	693a      	ldr	r2, [r7, #16]
 80151d0:	4413      	add	r3, r2
 80151d2:	781b      	ldrb	r3, [r3, #0]
 80151d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80151d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80151d8:	2b1f      	cmp	r3, #31
 80151da:	d940      	bls.n	801525e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80151dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80151de:	2b2f      	cmp	r3, #47	@ 0x2f
 80151e0:	d006      	beq.n	80151f0 <create_name+0x48>
 80151e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80151e4:	2b5c      	cmp	r3, #92	@ 0x5c
 80151e6:	d110      	bne.n	801520a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80151e8:	e002      	b.n	80151f0 <create_name+0x48>
 80151ea:	69bb      	ldr	r3, [r7, #24]
 80151ec:	3301      	adds	r3, #1
 80151ee:	61bb      	str	r3, [r7, #24]
 80151f0:	693a      	ldr	r2, [r7, #16]
 80151f2:	69bb      	ldr	r3, [r7, #24]
 80151f4:	4413      	add	r3, r2
 80151f6:	781b      	ldrb	r3, [r3, #0]
 80151f8:	2b2f      	cmp	r3, #47	@ 0x2f
 80151fa:	d0f6      	beq.n	80151ea <create_name+0x42>
 80151fc:	693a      	ldr	r2, [r7, #16]
 80151fe:	69bb      	ldr	r3, [r7, #24]
 8015200:	4413      	add	r3, r2
 8015202:	781b      	ldrb	r3, [r3, #0]
 8015204:	2b5c      	cmp	r3, #92	@ 0x5c
 8015206:	d0f0      	beq.n	80151ea <create_name+0x42>
			break;
 8015208:	e02a      	b.n	8015260 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801520a:	697b      	ldr	r3, [r7, #20]
 801520c:	2bfe      	cmp	r3, #254	@ 0xfe
 801520e:	d901      	bls.n	8015214 <create_name+0x6c>
 8015210:	2306      	movs	r3, #6
 8015212:	e17d      	b.n	8015510 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8015214:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015216:	b2db      	uxtb	r3, r3
 8015218:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801521a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801521c:	2101      	movs	r1, #1
 801521e:	4618      	mov	r0, r3
 8015220:	f001 fb8e 	bl	8016940 <ff_convert>
 8015224:	4603      	mov	r3, r0
 8015226:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8015228:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801522a:	2b00      	cmp	r3, #0
 801522c:	d101      	bne.n	8015232 <create_name+0x8a>
 801522e:	2306      	movs	r3, #6
 8015230:	e16e      	b.n	8015510 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8015232:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015234:	2b7f      	cmp	r3, #127	@ 0x7f
 8015236:	d809      	bhi.n	801524c <create_name+0xa4>
 8015238:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801523a:	4619      	mov	r1, r3
 801523c:	488d      	ldr	r0, [pc, #564]	@ (8015474 <create_name+0x2cc>)
 801523e:	f7fe fd63 	bl	8013d08 <chk_chr>
 8015242:	4603      	mov	r3, r0
 8015244:	2b00      	cmp	r3, #0
 8015246:	d001      	beq.n	801524c <create_name+0xa4>
 8015248:	2306      	movs	r3, #6
 801524a:	e161      	b.n	8015510 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801524c:	697b      	ldr	r3, [r7, #20]
 801524e:	1c5a      	adds	r2, r3, #1
 8015250:	617a      	str	r2, [r7, #20]
 8015252:	005b      	lsls	r3, r3, #1
 8015254:	68fa      	ldr	r2, [r7, #12]
 8015256:	4413      	add	r3, r2
 8015258:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801525a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801525c:	e7b4      	b.n	80151c8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801525e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8015260:	693a      	ldr	r2, [r7, #16]
 8015262:	69bb      	ldr	r3, [r7, #24]
 8015264:	441a      	add	r2, r3
 8015266:	683b      	ldr	r3, [r7, #0]
 8015268:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801526a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801526c:	2b1f      	cmp	r3, #31
 801526e:	d801      	bhi.n	8015274 <create_name+0xcc>
 8015270:	2304      	movs	r3, #4
 8015272:	e000      	b.n	8015276 <create_name+0xce>
 8015274:	2300      	movs	r3, #0
 8015276:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801527a:	e011      	b.n	80152a0 <create_name+0xf8>
		w = lfn[di - 1];
 801527c:	697b      	ldr	r3, [r7, #20]
 801527e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015282:	3b01      	subs	r3, #1
 8015284:	005b      	lsls	r3, r3, #1
 8015286:	68fa      	ldr	r2, [r7, #12]
 8015288:	4413      	add	r3, r2
 801528a:	881b      	ldrh	r3, [r3, #0]
 801528c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 801528e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015290:	2b20      	cmp	r3, #32
 8015292:	d002      	beq.n	801529a <create_name+0xf2>
 8015294:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015296:	2b2e      	cmp	r3, #46	@ 0x2e
 8015298:	d106      	bne.n	80152a8 <create_name+0x100>
		di--;
 801529a:	697b      	ldr	r3, [r7, #20]
 801529c:	3b01      	subs	r3, #1
 801529e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80152a0:	697b      	ldr	r3, [r7, #20]
 80152a2:	2b00      	cmp	r3, #0
 80152a4:	d1ea      	bne.n	801527c <create_name+0xd4>
 80152a6:	e000      	b.n	80152aa <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80152a8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80152aa:	697b      	ldr	r3, [r7, #20]
 80152ac:	005b      	lsls	r3, r3, #1
 80152ae:	68fa      	ldr	r2, [r7, #12]
 80152b0:	4413      	add	r3, r2
 80152b2:	2200      	movs	r2, #0
 80152b4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80152b6:	697b      	ldr	r3, [r7, #20]
 80152b8:	2b00      	cmp	r3, #0
 80152ba:	d101      	bne.n	80152c0 <create_name+0x118>
 80152bc:	2306      	movs	r3, #6
 80152be:	e127      	b.n	8015510 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	3324      	adds	r3, #36	@ 0x24
 80152c4:	220b      	movs	r2, #11
 80152c6:	2120      	movs	r1, #32
 80152c8:	4618      	mov	r0, r3
 80152ca:	f7fe fcdb 	bl	8013c84 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80152ce:	2300      	movs	r3, #0
 80152d0:	61bb      	str	r3, [r7, #24]
 80152d2:	e002      	b.n	80152da <create_name+0x132>
 80152d4:	69bb      	ldr	r3, [r7, #24]
 80152d6:	3301      	adds	r3, #1
 80152d8:	61bb      	str	r3, [r7, #24]
 80152da:	69bb      	ldr	r3, [r7, #24]
 80152dc:	005b      	lsls	r3, r3, #1
 80152de:	68fa      	ldr	r2, [r7, #12]
 80152e0:	4413      	add	r3, r2
 80152e2:	881b      	ldrh	r3, [r3, #0]
 80152e4:	2b20      	cmp	r3, #32
 80152e6:	d0f5      	beq.n	80152d4 <create_name+0x12c>
 80152e8:	69bb      	ldr	r3, [r7, #24]
 80152ea:	005b      	lsls	r3, r3, #1
 80152ec:	68fa      	ldr	r2, [r7, #12]
 80152ee:	4413      	add	r3, r2
 80152f0:	881b      	ldrh	r3, [r3, #0]
 80152f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80152f4:	d0ee      	beq.n	80152d4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80152f6:	69bb      	ldr	r3, [r7, #24]
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	d009      	beq.n	8015310 <create_name+0x168>
 80152fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015300:	f043 0303 	orr.w	r3, r3, #3
 8015304:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8015308:	e002      	b.n	8015310 <create_name+0x168>
 801530a:	697b      	ldr	r3, [r7, #20]
 801530c:	3b01      	subs	r3, #1
 801530e:	617b      	str	r3, [r7, #20]
 8015310:	697b      	ldr	r3, [r7, #20]
 8015312:	2b00      	cmp	r3, #0
 8015314:	d009      	beq.n	801532a <create_name+0x182>
 8015316:	697b      	ldr	r3, [r7, #20]
 8015318:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801531c:	3b01      	subs	r3, #1
 801531e:	005b      	lsls	r3, r3, #1
 8015320:	68fa      	ldr	r2, [r7, #12]
 8015322:	4413      	add	r3, r2
 8015324:	881b      	ldrh	r3, [r3, #0]
 8015326:	2b2e      	cmp	r3, #46	@ 0x2e
 8015328:	d1ef      	bne.n	801530a <create_name+0x162>

	i = b = 0; ni = 8;
 801532a:	2300      	movs	r3, #0
 801532c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015330:	2300      	movs	r3, #0
 8015332:	623b      	str	r3, [r7, #32]
 8015334:	2308      	movs	r3, #8
 8015336:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8015338:	69bb      	ldr	r3, [r7, #24]
 801533a:	1c5a      	adds	r2, r3, #1
 801533c:	61ba      	str	r2, [r7, #24]
 801533e:	005b      	lsls	r3, r3, #1
 8015340:	68fa      	ldr	r2, [r7, #12]
 8015342:	4413      	add	r3, r2
 8015344:	881b      	ldrh	r3, [r3, #0]
 8015346:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8015348:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801534a:	2b00      	cmp	r3, #0
 801534c:	f000 8090 	beq.w	8015470 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8015350:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015352:	2b20      	cmp	r3, #32
 8015354:	d006      	beq.n	8015364 <create_name+0x1bc>
 8015356:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015358:	2b2e      	cmp	r3, #46	@ 0x2e
 801535a:	d10a      	bne.n	8015372 <create_name+0x1ca>
 801535c:	69ba      	ldr	r2, [r7, #24]
 801535e:	697b      	ldr	r3, [r7, #20]
 8015360:	429a      	cmp	r2, r3
 8015362:	d006      	beq.n	8015372 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8015364:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015368:	f043 0303 	orr.w	r3, r3, #3
 801536c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015370:	e07d      	b.n	801546e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8015372:	6a3a      	ldr	r2, [r7, #32]
 8015374:	69fb      	ldr	r3, [r7, #28]
 8015376:	429a      	cmp	r2, r3
 8015378:	d203      	bcs.n	8015382 <create_name+0x1da>
 801537a:	69ba      	ldr	r2, [r7, #24]
 801537c:	697b      	ldr	r3, [r7, #20]
 801537e:	429a      	cmp	r2, r3
 8015380:	d123      	bne.n	80153ca <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8015382:	69fb      	ldr	r3, [r7, #28]
 8015384:	2b0b      	cmp	r3, #11
 8015386:	d106      	bne.n	8015396 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8015388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801538c:	f043 0303 	orr.w	r3, r3, #3
 8015390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015394:	e075      	b.n	8015482 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8015396:	69ba      	ldr	r2, [r7, #24]
 8015398:	697b      	ldr	r3, [r7, #20]
 801539a:	429a      	cmp	r2, r3
 801539c:	d005      	beq.n	80153aa <create_name+0x202>
 801539e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80153a2:	f043 0303 	orr.w	r3, r3, #3
 80153a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80153aa:	69ba      	ldr	r2, [r7, #24]
 80153ac:	697b      	ldr	r3, [r7, #20]
 80153ae:	429a      	cmp	r2, r3
 80153b0:	d866      	bhi.n	8015480 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80153b2:	697b      	ldr	r3, [r7, #20]
 80153b4:	61bb      	str	r3, [r7, #24]
 80153b6:	2308      	movs	r3, #8
 80153b8:	623b      	str	r3, [r7, #32]
 80153ba:	230b      	movs	r3, #11
 80153bc:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80153be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80153c2:	009b      	lsls	r3, r3, #2
 80153c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80153c8:	e051      	b.n	801546e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80153ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80153cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80153ce:	d914      	bls.n	80153fa <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80153d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80153d2:	2100      	movs	r1, #0
 80153d4:	4618      	mov	r0, r3
 80153d6:	f001 fab3 	bl	8016940 <ff_convert>
 80153da:	4603      	mov	r3, r0
 80153dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80153de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d004      	beq.n	80153ee <create_name+0x246>
 80153e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80153e6:	3b80      	subs	r3, #128	@ 0x80
 80153e8:	4a23      	ldr	r2, [pc, #140]	@ (8015478 <create_name+0x2d0>)
 80153ea:	5cd3      	ldrb	r3, [r2, r3]
 80153ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80153ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80153f2:	f043 0302 	orr.w	r3, r3, #2
 80153f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80153fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	d007      	beq.n	8015410 <create_name+0x268>
 8015400:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015402:	4619      	mov	r1, r3
 8015404:	481d      	ldr	r0, [pc, #116]	@ (801547c <create_name+0x2d4>)
 8015406:	f7fe fc7f 	bl	8013d08 <chk_chr>
 801540a:	4603      	mov	r3, r0
 801540c:	2b00      	cmp	r3, #0
 801540e:	d008      	beq.n	8015422 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8015410:	235f      	movs	r3, #95	@ 0x5f
 8015412:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015418:	f043 0303 	orr.w	r3, r3, #3
 801541c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015420:	e01b      	b.n	801545a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8015422:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015424:	2b40      	cmp	r3, #64	@ 0x40
 8015426:	d909      	bls.n	801543c <create_name+0x294>
 8015428:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801542a:	2b5a      	cmp	r3, #90	@ 0x5a
 801542c:	d806      	bhi.n	801543c <create_name+0x294>
					b |= 2;
 801542e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015432:	f043 0302 	orr.w	r3, r3, #2
 8015436:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801543a:	e00e      	b.n	801545a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801543c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801543e:	2b60      	cmp	r3, #96	@ 0x60
 8015440:	d90b      	bls.n	801545a <create_name+0x2b2>
 8015442:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015444:	2b7a      	cmp	r3, #122	@ 0x7a
 8015446:	d808      	bhi.n	801545a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8015448:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801544c:	f043 0301 	orr.w	r3, r3, #1
 8015450:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015454:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015456:	3b20      	subs	r3, #32
 8015458:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801545a:	6a3b      	ldr	r3, [r7, #32]
 801545c:	1c5a      	adds	r2, r3, #1
 801545e:	623a      	str	r2, [r7, #32]
 8015460:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015462:	b2d1      	uxtb	r1, r2
 8015464:	687a      	ldr	r2, [r7, #4]
 8015466:	4413      	add	r3, r2
 8015468:	460a      	mov	r2, r1
 801546a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 801546e:	e763      	b.n	8015338 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8015470:	bf00      	nop
 8015472:	e006      	b.n	8015482 <create_name+0x2da>
 8015474:	0801a61c 	.word	0x0801a61c
 8015478:	0801c1c8 	.word	0x0801c1c8
 801547c:	0801a628 	.word	0x0801a628
			if (si > di) break;			/* No extension */
 8015480:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8015482:	687b      	ldr	r3, [r7, #4]
 8015484:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8015488:	2be5      	cmp	r3, #229	@ 0xe5
 801548a:	d103      	bne.n	8015494 <create_name+0x2ec>
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	2205      	movs	r2, #5
 8015490:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8015494:	69fb      	ldr	r3, [r7, #28]
 8015496:	2b08      	cmp	r3, #8
 8015498:	d104      	bne.n	80154a4 <create_name+0x2fc>
 801549a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801549e:	009b      	lsls	r3, r3, #2
 80154a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80154a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80154a8:	f003 030c 	and.w	r3, r3, #12
 80154ac:	2b0c      	cmp	r3, #12
 80154ae:	d005      	beq.n	80154bc <create_name+0x314>
 80154b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80154b4:	f003 0303 	and.w	r3, r3, #3
 80154b8:	2b03      	cmp	r3, #3
 80154ba:	d105      	bne.n	80154c8 <create_name+0x320>
 80154bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80154c0:	f043 0302 	orr.w	r3, r3, #2
 80154c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80154c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80154cc:	f003 0302 	and.w	r3, r3, #2
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d117      	bne.n	8015504 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80154d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80154d8:	f003 0303 	and.w	r3, r3, #3
 80154dc:	2b01      	cmp	r3, #1
 80154de:	d105      	bne.n	80154ec <create_name+0x344>
 80154e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80154e4:	f043 0310 	orr.w	r3, r3, #16
 80154e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80154ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80154f0:	f003 030c 	and.w	r3, r3, #12
 80154f4:	2b04      	cmp	r3, #4
 80154f6:	d105      	bne.n	8015504 <create_name+0x35c>
 80154f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80154fc:	f043 0308 	orr.w	r3, r3, #8
 8015500:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801550a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 801550e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8015510:	4618      	mov	r0, r3
 8015512:	3728      	adds	r7, #40	@ 0x28
 8015514:	46bd      	mov	sp, r7
 8015516:	bd80      	pop	{r7, pc}

08015518 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8015518:	b580      	push	{r7, lr}
 801551a:	b086      	sub	sp, #24
 801551c:	af00      	add	r7, sp, #0
 801551e:	6078      	str	r0, [r7, #4]
 8015520:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8015526:	693b      	ldr	r3, [r7, #16]
 8015528:	681b      	ldr	r3, [r3, #0]
 801552a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801552c:	e002      	b.n	8015534 <follow_path+0x1c>
 801552e:	683b      	ldr	r3, [r7, #0]
 8015530:	3301      	adds	r3, #1
 8015532:	603b      	str	r3, [r7, #0]
 8015534:	683b      	ldr	r3, [r7, #0]
 8015536:	781b      	ldrb	r3, [r3, #0]
 8015538:	2b2f      	cmp	r3, #47	@ 0x2f
 801553a:	d0f8      	beq.n	801552e <follow_path+0x16>
 801553c:	683b      	ldr	r3, [r7, #0]
 801553e:	781b      	ldrb	r3, [r3, #0]
 8015540:	2b5c      	cmp	r3, #92	@ 0x5c
 8015542:	d0f4      	beq.n	801552e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8015544:	693b      	ldr	r3, [r7, #16]
 8015546:	2200      	movs	r2, #0
 8015548:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801554a:	683b      	ldr	r3, [r7, #0]
 801554c:	781b      	ldrb	r3, [r3, #0]
 801554e:	2b1f      	cmp	r3, #31
 8015550:	d80a      	bhi.n	8015568 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	2280      	movs	r2, #128	@ 0x80
 8015556:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 801555a:	2100      	movs	r1, #0
 801555c:	6878      	ldr	r0, [r7, #4]
 801555e:	f7ff f91c 	bl	801479a <dir_sdi>
 8015562:	4603      	mov	r3, r0
 8015564:	75fb      	strb	r3, [r7, #23]
 8015566:	e043      	b.n	80155f0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015568:	463b      	mov	r3, r7
 801556a:	4619      	mov	r1, r3
 801556c:	6878      	ldr	r0, [r7, #4]
 801556e:	f7ff fe1b 	bl	80151a8 <create_name>
 8015572:	4603      	mov	r3, r0
 8015574:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015576:	7dfb      	ldrb	r3, [r7, #23]
 8015578:	2b00      	cmp	r3, #0
 801557a:	d134      	bne.n	80155e6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 801557c:	6878      	ldr	r0, [r7, #4]
 801557e:	f7ff fc5a 	bl	8014e36 <dir_find>
 8015582:	4603      	mov	r3, r0
 8015584:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801558c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801558e:	7dfb      	ldrb	r3, [r7, #23]
 8015590:	2b00      	cmp	r3, #0
 8015592:	d00a      	beq.n	80155aa <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8015594:	7dfb      	ldrb	r3, [r7, #23]
 8015596:	2b04      	cmp	r3, #4
 8015598:	d127      	bne.n	80155ea <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801559a:	7afb      	ldrb	r3, [r7, #11]
 801559c:	f003 0304 	and.w	r3, r3, #4
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d122      	bne.n	80155ea <follow_path+0xd2>
 80155a4:	2305      	movs	r3, #5
 80155a6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80155a8:	e01f      	b.n	80155ea <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80155aa:	7afb      	ldrb	r3, [r7, #11]
 80155ac:	f003 0304 	and.w	r3, r3, #4
 80155b0:	2b00      	cmp	r3, #0
 80155b2:	d11c      	bne.n	80155ee <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80155b4:	693b      	ldr	r3, [r7, #16]
 80155b6:	799b      	ldrb	r3, [r3, #6]
 80155b8:	f003 0310 	and.w	r3, r3, #16
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d102      	bne.n	80155c6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80155c0:	2305      	movs	r3, #5
 80155c2:	75fb      	strb	r3, [r7, #23]
 80155c4:	e014      	b.n	80155f0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	695b      	ldr	r3, [r3, #20]
 80155d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80155d4:	4413      	add	r3, r2
 80155d6:	4619      	mov	r1, r3
 80155d8:	68f8      	ldr	r0, [r7, #12]
 80155da:	f7ff fa65 	bl	8014aa8 <ld_clust>
 80155de:	4602      	mov	r2, r0
 80155e0:	693b      	ldr	r3, [r7, #16]
 80155e2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80155e4:	e7c0      	b.n	8015568 <follow_path+0x50>
			if (res != FR_OK) break;
 80155e6:	bf00      	nop
 80155e8:	e002      	b.n	80155f0 <follow_path+0xd8>
				break;
 80155ea:	bf00      	nop
 80155ec:	e000      	b.n	80155f0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80155ee:	bf00      	nop
			}
		}
	}

	return res;
 80155f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80155f2:	4618      	mov	r0, r3
 80155f4:	3718      	adds	r7, #24
 80155f6:	46bd      	mov	sp, r7
 80155f8:	bd80      	pop	{r7, pc}

080155fa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80155fa:	b480      	push	{r7}
 80155fc:	b087      	sub	sp, #28
 80155fe:	af00      	add	r7, sp, #0
 8015600:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8015602:	f04f 33ff 	mov.w	r3, #4294967295
 8015606:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8015608:	687b      	ldr	r3, [r7, #4]
 801560a:	681b      	ldr	r3, [r3, #0]
 801560c:	2b00      	cmp	r3, #0
 801560e:	d031      	beq.n	8015674 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	681b      	ldr	r3, [r3, #0]
 8015614:	617b      	str	r3, [r7, #20]
 8015616:	e002      	b.n	801561e <get_ldnumber+0x24>
 8015618:	697b      	ldr	r3, [r7, #20]
 801561a:	3301      	adds	r3, #1
 801561c:	617b      	str	r3, [r7, #20]
 801561e:	697b      	ldr	r3, [r7, #20]
 8015620:	781b      	ldrb	r3, [r3, #0]
 8015622:	2b1f      	cmp	r3, #31
 8015624:	d903      	bls.n	801562e <get_ldnumber+0x34>
 8015626:	697b      	ldr	r3, [r7, #20]
 8015628:	781b      	ldrb	r3, [r3, #0]
 801562a:	2b3a      	cmp	r3, #58	@ 0x3a
 801562c:	d1f4      	bne.n	8015618 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801562e:	697b      	ldr	r3, [r7, #20]
 8015630:	781b      	ldrb	r3, [r3, #0]
 8015632:	2b3a      	cmp	r3, #58	@ 0x3a
 8015634:	d11c      	bne.n	8015670 <get_ldnumber+0x76>
			tp = *path;
 8015636:	687b      	ldr	r3, [r7, #4]
 8015638:	681b      	ldr	r3, [r3, #0]
 801563a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801563c:	68fb      	ldr	r3, [r7, #12]
 801563e:	1c5a      	adds	r2, r3, #1
 8015640:	60fa      	str	r2, [r7, #12]
 8015642:	781b      	ldrb	r3, [r3, #0]
 8015644:	3b30      	subs	r3, #48	@ 0x30
 8015646:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8015648:	68bb      	ldr	r3, [r7, #8]
 801564a:	2b09      	cmp	r3, #9
 801564c:	d80e      	bhi.n	801566c <get_ldnumber+0x72>
 801564e:	68fa      	ldr	r2, [r7, #12]
 8015650:	697b      	ldr	r3, [r7, #20]
 8015652:	429a      	cmp	r2, r3
 8015654:	d10a      	bne.n	801566c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8015656:	68bb      	ldr	r3, [r7, #8]
 8015658:	2b00      	cmp	r3, #0
 801565a:	d107      	bne.n	801566c <get_ldnumber+0x72>
					vol = (int)i;
 801565c:	68bb      	ldr	r3, [r7, #8]
 801565e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8015660:	697b      	ldr	r3, [r7, #20]
 8015662:	3301      	adds	r3, #1
 8015664:	617b      	str	r3, [r7, #20]
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	697a      	ldr	r2, [r7, #20]
 801566a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801566c:	693b      	ldr	r3, [r7, #16]
 801566e:	e002      	b.n	8015676 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8015670:	2300      	movs	r3, #0
 8015672:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8015674:	693b      	ldr	r3, [r7, #16]
}
 8015676:	4618      	mov	r0, r3
 8015678:	371c      	adds	r7, #28
 801567a:	46bd      	mov	sp, r7
 801567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015680:	4770      	bx	lr
	...

08015684 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8015684:	b580      	push	{r7, lr}
 8015686:	b082      	sub	sp, #8
 8015688:	af00      	add	r7, sp, #0
 801568a:	6078      	str	r0, [r7, #4]
 801568c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801568e:	687b      	ldr	r3, [r7, #4]
 8015690:	2200      	movs	r2, #0
 8015692:	70da      	strb	r2, [r3, #3]
 8015694:	687b      	ldr	r3, [r7, #4]
 8015696:	f04f 32ff 	mov.w	r2, #4294967295
 801569a:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801569c:	6839      	ldr	r1, [r7, #0]
 801569e:	6878      	ldr	r0, [r7, #4]
 80156a0:	f7fe fcfe 	bl	80140a0 <move_window>
 80156a4:	4603      	mov	r3, r0
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d001      	beq.n	80156ae <check_fs+0x2a>
 80156aa:	2304      	movs	r3, #4
 80156ac:	e038      	b.n	8015720 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80156ae:	687b      	ldr	r3, [r7, #4]
 80156b0:	3334      	adds	r3, #52	@ 0x34
 80156b2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80156b6:	4618      	mov	r0, r3
 80156b8:	f7fe fa40 	bl	8013b3c <ld_word>
 80156bc:	4603      	mov	r3, r0
 80156be:	461a      	mov	r2, r3
 80156c0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80156c4:	429a      	cmp	r2, r3
 80156c6:	d001      	beq.n	80156cc <check_fs+0x48>
 80156c8:	2303      	movs	r3, #3
 80156ca:	e029      	b.n	8015720 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80156cc:	687b      	ldr	r3, [r7, #4]
 80156ce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80156d2:	2be9      	cmp	r3, #233	@ 0xe9
 80156d4:	d009      	beq.n	80156ea <check_fs+0x66>
 80156d6:	687b      	ldr	r3, [r7, #4]
 80156d8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80156dc:	2beb      	cmp	r3, #235	@ 0xeb
 80156de:	d11e      	bne.n	801571e <check_fs+0x9a>
 80156e0:	687b      	ldr	r3, [r7, #4]
 80156e2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80156e6:	2b90      	cmp	r3, #144	@ 0x90
 80156e8:	d119      	bne.n	801571e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80156ea:	687b      	ldr	r3, [r7, #4]
 80156ec:	3334      	adds	r3, #52	@ 0x34
 80156ee:	3336      	adds	r3, #54	@ 0x36
 80156f0:	4618      	mov	r0, r3
 80156f2:	f7fe fa3c 	bl	8013b6e <ld_dword>
 80156f6:	4603      	mov	r3, r0
 80156f8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80156fc:	4a0a      	ldr	r2, [pc, #40]	@ (8015728 <check_fs+0xa4>)
 80156fe:	4293      	cmp	r3, r2
 8015700:	d101      	bne.n	8015706 <check_fs+0x82>
 8015702:	2300      	movs	r3, #0
 8015704:	e00c      	b.n	8015720 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	3334      	adds	r3, #52	@ 0x34
 801570a:	3352      	adds	r3, #82	@ 0x52
 801570c:	4618      	mov	r0, r3
 801570e:	f7fe fa2e 	bl	8013b6e <ld_dword>
 8015712:	4603      	mov	r3, r0
 8015714:	4a05      	ldr	r2, [pc, #20]	@ (801572c <check_fs+0xa8>)
 8015716:	4293      	cmp	r3, r2
 8015718:	d101      	bne.n	801571e <check_fs+0x9a>
 801571a:	2300      	movs	r3, #0
 801571c:	e000      	b.n	8015720 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801571e:	2302      	movs	r3, #2
}
 8015720:	4618      	mov	r0, r3
 8015722:	3708      	adds	r7, #8
 8015724:	46bd      	mov	sp, r7
 8015726:	bd80      	pop	{r7, pc}
 8015728:	00544146 	.word	0x00544146
 801572c:	33544146 	.word	0x33544146

08015730 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8015730:	b580      	push	{r7, lr}
 8015732:	b096      	sub	sp, #88	@ 0x58
 8015734:	af00      	add	r7, sp, #0
 8015736:	60f8      	str	r0, [r7, #12]
 8015738:	60b9      	str	r1, [r7, #8]
 801573a:	4613      	mov	r3, r2
 801573c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801573e:	68bb      	ldr	r3, [r7, #8]
 8015740:	2200      	movs	r2, #0
 8015742:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8015744:	68f8      	ldr	r0, [r7, #12]
 8015746:	f7ff ff58 	bl	80155fa <get_ldnumber>
 801574a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801574c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801574e:	2b00      	cmp	r3, #0
 8015750:	da01      	bge.n	8015756 <find_volume+0x26>
 8015752:	230b      	movs	r3, #11
 8015754:	e230      	b.n	8015bb8 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8015756:	4aa1      	ldr	r2, [pc, #644]	@ (80159dc <find_volume+0x2ac>)
 8015758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801575a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801575e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8015760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015762:	2b00      	cmp	r3, #0
 8015764:	d101      	bne.n	801576a <find_volume+0x3a>
 8015766:	230c      	movs	r3, #12
 8015768:	e226      	b.n	8015bb8 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801576a:	68bb      	ldr	r3, [r7, #8]
 801576c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801576e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8015770:	79fb      	ldrb	r3, [r7, #7]
 8015772:	f023 0301 	bic.w	r3, r3, #1
 8015776:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8015778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801577a:	781b      	ldrb	r3, [r3, #0]
 801577c:	2b00      	cmp	r3, #0
 801577e:	d01a      	beq.n	80157b6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8015780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015782:	785b      	ldrb	r3, [r3, #1]
 8015784:	4618      	mov	r0, r3
 8015786:	f7fe f93b 	bl	8013a00 <disk_status>
 801578a:	4603      	mov	r3, r0
 801578c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8015790:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015794:	f003 0301 	and.w	r3, r3, #1
 8015798:	2b00      	cmp	r3, #0
 801579a:	d10c      	bne.n	80157b6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801579c:	79fb      	ldrb	r3, [r7, #7]
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d007      	beq.n	80157b2 <find_volume+0x82>
 80157a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80157a6:	f003 0304 	and.w	r3, r3, #4
 80157aa:	2b00      	cmp	r3, #0
 80157ac:	d001      	beq.n	80157b2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80157ae:	230a      	movs	r3, #10
 80157b0:	e202      	b.n	8015bb8 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 80157b2:	2300      	movs	r3, #0
 80157b4:	e200      	b.n	8015bb8 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80157b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157b8:	2200      	movs	r2, #0
 80157ba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80157bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80157be:	b2da      	uxtb	r2, r3
 80157c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157c2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80157c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80157c6:	785b      	ldrb	r3, [r3, #1]
 80157c8:	4618      	mov	r0, r3
 80157ca:	f7fe f933 	bl	8013a34 <disk_initialize>
 80157ce:	4603      	mov	r3, r0
 80157d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80157d4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80157d8:	f003 0301 	and.w	r3, r3, #1
 80157dc:	2b00      	cmp	r3, #0
 80157de:	d001      	beq.n	80157e4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80157e0:	2303      	movs	r3, #3
 80157e2:	e1e9      	b.n	8015bb8 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80157e4:	79fb      	ldrb	r3, [r7, #7]
 80157e6:	2b00      	cmp	r3, #0
 80157e8:	d007      	beq.n	80157fa <find_volume+0xca>
 80157ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80157ee:	f003 0304 	and.w	r3, r3, #4
 80157f2:	2b00      	cmp	r3, #0
 80157f4:	d001      	beq.n	80157fa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80157f6:	230a      	movs	r3, #10
 80157f8:	e1de      	b.n	8015bb8 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80157fa:	2300      	movs	r3, #0
 80157fc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80157fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015800:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015802:	f7ff ff3f 	bl	8015684 <check_fs>
 8015806:	4603      	mov	r3, r0
 8015808:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801580c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015810:	2b02      	cmp	r3, #2
 8015812:	d149      	bne.n	80158a8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015814:	2300      	movs	r3, #0
 8015816:	643b      	str	r3, [r7, #64]	@ 0x40
 8015818:	e01e      	b.n	8015858 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801581a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801581c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015822:	011b      	lsls	r3, r3, #4
 8015824:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8015828:	4413      	add	r3, r2
 801582a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801582c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801582e:	3304      	adds	r3, #4
 8015830:	781b      	ldrb	r3, [r3, #0]
 8015832:	2b00      	cmp	r3, #0
 8015834:	d006      	beq.n	8015844 <find_volume+0x114>
 8015836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015838:	3308      	adds	r3, #8
 801583a:	4618      	mov	r0, r3
 801583c:	f7fe f997 	bl	8013b6e <ld_dword>
 8015840:	4602      	mov	r2, r0
 8015842:	e000      	b.n	8015846 <find_volume+0x116>
 8015844:	2200      	movs	r2, #0
 8015846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015848:	009b      	lsls	r3, r3, #2
 801584a:	3358      	adds	r3, #88	@ 0x58
 801584c:	443b      	add	r3, r7
 801584e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015852:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015854:	3301      	adds	r3, #1
 8015856:	643b      	str	r3, [r7, #64]	@ 0x40
 8015858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801585a:	2b03      	cmp	r3, #3
 801585c:	d9dd      	bls.n	801581a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801585e:	2300      	movs	r3, #0
 8015860:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8015862:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015864:	2b00      	cmp	r3, #0
 8015866:	d002      	beq.n	801586e <find_volume+0x13e>
 8015868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801586a:	3b01      	subs	r3, #1
 801586c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801586e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015870:	009b      	lsls	r3, r3, #2
 8015872:	3358      	adds	r3, #88	@ 0x58
 8015874:	443b      	add	r3, r7
 8015876:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801587a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801587c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801587e:	2b00      	cmp	r3, #0
 8015880:	d005      	beq.n	801588e <find_volume+0x15e>
 8015882:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015884:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015886:	f7ff fefd 	bl	8015684 <check_fs>
 801588a:	4603      	mov	r3, r0
 801588c:	e000      	b.n	8015890 <find_volume+0x160>
 801588e:	2303      	movs	r3, #3
 8015890:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8015894:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015898:	2b01      	cmp	r3, #1
 801589a:	d905      	bls.n	80158a8 <find_volume+0x178>
 801589c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801589e:	3301      	adds	r3, #1
 80158a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80158a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80158a4:	2b03      	cmp	r3, #3
 80158a6:	d9e2      	bls.n	801586e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80158a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80158ac:	2b04      	cmp	r3, #4
 80158ae:	d101      	bne.n	80158b4 <find_volume+0x184>
 80158b0:	2301      	movs	r3, #1
 80158b2:	e181      	b.n	8015bb8 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80158b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80158b8:	2b01      	cmp	r3, #1
 80158ba:	d901      	bls.n	80158c0 <find_volume+0x190>
 80158bc:	230d      	movs	r3, #13
 80158be:	e17b      	b.n	8015bb8 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80158c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158c2:	3334      	adds	r3, #52	@ 0x34
 80158c4:	330b      	adds	r3, #11
 80158c6:	4618      	mov	r0, r3
 80158c8:	f7fe f938 	bl	8013b3c <ld_word>
 80158cc:	4603      	mov	r3, r0
 80158ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80158d2:	d001      	beq.n	80158d8 <find_volume+0x1a8>
 80158d4:	230d      	movs	r3, #13
 80158d6:	e16f      	b.n	8015bb8 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80158d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158da:	3334      	adds	r3, #52	@ 0x34
 80158dc:	3316      	adds	r3, #22
 80158de:	4618      	mov	r0, r3
 80158e0:	f7fe f92c 	bl	8013b3c <ld_word>
 80158e4:	4603      	mov	r3, r0
 80158e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80158e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80158ea:	2b00      	cmp	r3, #0
 80158ec:	d106      	bne.n	80158fc <find_volume+0x1cc>
 80158ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158f0:	3334      	adds	r3, #52	@ 0x34
 80158f2:	3324      	adds	r3, #36	@ 0x24
 80158f4:	4618      	mov	r0, r3
 80158f6:	f7fe f93a 	bl	8013b6e <ld_dword>
 80158fa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80158fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015900:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8015902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015904:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8015908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801590a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801590c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801590e:	789b      	ldrb	r3, [r3, #2]
 8015910:	2b01      	cmp	r3, #1
 8015912:	d005      	beq.n	8015920 <find_volume+0x1f0>
 8015914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015916:	789b      	ldrb	r3, [r3, #2]
 8015918:	2b02      	cmp	r3, #2
 801591a:	d001      	beq.n	8015920 <find_volume+0x1f0>
 801591c:	230d      	movs	r3, #13
 801591e:	e14b      	b.n	8015bb8 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8015920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015922:	789b      	ldrb	r3, [r3, #2]
 8015924:	461a      	mov	r2, r3
 8015926:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015928:	fb02 f303 	mul.w	r3, r2, r3
 801592c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801592e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015930:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015934:	461a      	mov	r2, r3
 8015936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015938:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801593a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801593c:	895b      	ldrh	r3, [r3, #10]
 801593e:	2b00      	cmp	r3, #0
 8015940:	d008      	beq.n	8015954 <find_volume+0x224>
 8015942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015944:	895b      	ldrh	r3, [r3, #10]
 8015946:	461a      	mov	r2, r3
 8015948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801594a:	895b      	ldrh	r3, [r3, #10]
 801594c:	3b01      	subs	r3, #1
 801594e:	4013      	ands	r3, r2
 8015950:	2b00      	cmp	r3, #0
 8015952:	d001      	beq.n	8015958 <find_volume+0x228>
 8015954:	230d      	movs	r3, #13
 8015956:	e12f      	b.n	8015bb8 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8015958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801595a:	3334      	adds	r3, #52	@ 0x34
 801595c:	3311      	adds	r3, #17
 801595e:	4618      	mov	r0, r3
 8015960:	f7fe f8ec 	bl	8013b3c <ld_word>
 8015964:	4603      	mov	r3, r0
 8015966:	461a      	mov	r2, r3
 8015968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801596a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801596c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801596e:	891b      	ldrh	r3, [r3, #8]
 8015970:	f003 030f 	and.w	r3, r3, #15
 8015974:	b29b      	uxth	r3, r3
 8015976:	2b00      	cmp	r3, #0
 8015978:	d001      	beq.n	801597e <find_volume+0x24e>
 801597a:	230d      	movs	r3, #13
 801597c:	e11c      	b.n	8015bb8 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801597e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015980:	3334      	adds	r3, #52	@ 0x34
 8015982:	3313      	adds	r3, #19
 8015984:	4618      	mov	r0, r3
 8015986:	f7fe f8d9 	bl	8013b3c <ld_word>
 801598a:	4603      	mov	r3, r0
 801598c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801598e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015990:	2b00      	cmp	r3, #0
 8015992:	d106      	bne.n	80159a2 <find_volume+0x272>
 8015994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015996:	3334      	adds	r3, #52	@ 0x34
 8015998:	3320      	adds	r3, #32
 801599a:	4618      	mov	r0, r3
 801599c:	f7fe f8e7 	bl	8013b6e <ld_dword>
 80159a0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80159a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159a4:	3334      	adds	r3, #52	@ 0x34
 80159a6:	330e      	adds	r3, #14
 80159a8:	4618      	mov	r0, r3
 80159aa:	f7fe f8c7 	bl	8013b3c <ld_word>
 80159ae:	4603      	mov	r3, r0
 80159b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80159b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80159b4:	2b00      	cmp	r3, #0
 80159b6:	d101      	bne.n	80159bc <find_volume+0x28c>
 80159b8:	230d      	movs	r3, #13
 80159ba:	e0fd      	b.n	8015bb8 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80159bc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80159be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80159c0:	4413      	add	r3, r2
 80159c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80159c4:	8912      	ldrh	r2, [r2, #8]
 80159c6:	0912      	lsrs	r2, r2, #4
 80159c8:	b292      	uxth	r2, r2
 80159ca:	4413      	add	r3, r2
 80159cc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80159ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80159d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159d2:	429a      	cmp	r2, r3
 80159d4:	d204      	bcs.n	80159e0 <find_volume+0x2b0>
 80159d6:	230d      	movs	r3, #13
 80159d8:	e0ee      	b.n	8015bb8 <find_volume+0x488>
 80159da:	bf00      	nop
 80159dc:	2000290c 	.word	0x2000290c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80159e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80159e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159e4:	1ad3      	subs	r3, r2, r3
 80159e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80159e8:	8952      	ldrh	r2, [r2, #10]
 80159ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80159ee:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80159f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d101      	bne.n	80159fa <find_volume+0x2ca>
 80159f6:	230d      	movs	r3, #13
 80159f8:	e0de      	b.n	8015bb8 <find_volume+0x488>
		fmt = FS_FAT32;
 80159fa:	2303      	movs	r3, #3
 80159fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8015a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a02:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8015a06:	4293      	cmp	r3, r2
 8015a08:	d802      	bhi.n	8015a10 <find_volume+0x2e0>
 8015a0a:	2302      	movs	r3, #2
 8015a0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8015a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a12:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8015a16:	4293      	cmp	r3, r2
 8015a18:	d802      	bhi.n	8015a20 <find_volume+0x2f0>
 8015a1a:	2301      	movs	r3, #1
 8015a1c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8015a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a22:	1c9a      	adds	r2, r3, #2
 8015a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a26:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8015a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a2a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015a2c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8015a2e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015a30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015a32:	441a      	add	r2, r3
 8015a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a36:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8015a38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a3c:	441a      	add	r2, r3
 8015a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a40:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8015a42:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015a46:	2b03      	cmp	r3, #3
 8015a48:	d11e      	bne.n	8015a88 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8015a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a4c:	3334      	adds	r3, #52	@ 0x34
 8015a4e:	332a      	adds	r3, #42	@ 0x2a
 8015a50:	4618      	mov	r0, r3
 8015a52:	f7fe f873 	bl	8013b3c <ld_word>
 8015a56:	4603      	mov	r3, r0
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d001      	beq.n	8015a60 <find_volume+0x330>
 8015a5c:	230d      	movs	r3, #13
 8015a5e:	e0ab      	b.n	8015bb8 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8015a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a62:	891b      	ldrh	r3, [r3, #8]
 8015a64:	2b00      	cmp	r3, #0
 8015a66:	d001      	beq.n	8015a6c <find_volume+0x33c>
 8015a68:	230d      	movs	r3, #13
 8015a6a:	e0a5      	b.n	8015bb8 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8015a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a6e:	3334      	adds	r3, #52	@ 0x34
 8015a70:	332c      	adds	r3, #44	@ 0x2c
 8015a72:	4618      	mov	r0, r3
 8015a74:	f7fe f87b 	bl	8013b6e <ld_dword>
 8015a78:	4602      	mov	r2, r0
 8015a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a7c:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8015a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a80:	699b      	ldr	r3, [r3, #24]
 8015a82:	009b      	lsls	r3, r3, #2
 8015a84:	647b      	str	r3, [r7, #68]	@ 0x44
 8015a86:	e01f      	b.n	8015ac8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8015a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a8a:	891b      	ldrh	r3, [r3, #8]
 8015a8c:	2b00      	cmp	r3, #0
 8015a8e:	d101      	bne.n	8015a94 <find_volume+0x364>
 8015a90:	230d      	movs	r3, #13
 8015a92:	e091      	b.n	8015bb8 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8015a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015a98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015a9a:	441a      	add	r2, r3
 8015a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a9e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8015aa0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015aa4:	2b02      	cmp	r3, #2
 8015aa6:	d103      	bne.n	8015ab0 <find_volume+0x380>
 8015aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015aaa:	699b      	ldr	r3, [r3, #24]
 8015aac:	005b      	lsls	r3, r3, #1
 8015aae:	e00a      	b.n	8015ac6 <find_volume+0x396>
 8015ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ab2:	699a      	ldr	r2, [r3, #24]
 8015ab4:	4613      	mov	r3, r2
 8015ab6:	005b      	lsls	r3, r3, #1
 8015ab8:	4413      	add	r3, r2
 8015aba:	085a      	lsrs	r2, r3, #1
 8015abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015abe:	699b      	ldr	r3, [r3, #24]
 8015ac0:	f003 0301 	and.w	r3, r3, #1
 8015ac4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8015ac6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8015ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015aca:	69da      	ldr	r2, [r3, #28]
 8015acc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015ace:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8015ad2:	0a5b      	lsrs	r3, r3, #9
 8015ad4:	429a      	cmp	r2, r3
 8015ad6:	d201      	bcs.n	8015adc <find_volume+0x3ac>
 8015ad8:	230d      	movs	r3, #13
 8015ada:	e06d      	b.n	8015bb8 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8015adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ade:	f04f 32ff 	mov.w	r2, #4294967295
 8015ae2:	615a      	str	r2, [r3, #20]
 8015ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ae6:	695a      	ldr	r2, [r3, #20]
 8015ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015aea:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8015aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015aee:	2280      	movs	r2, #128	@ 0x80
 8015af0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8015af2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015af6:	2b03      	cmp	r3, #3
 8015af8:	d149      	bne.n	8015b8e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8015afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015afc:	3334      	adds	r3, #52	@ 0x34
 8015afe:	3330      	adds	r3, #48	@ 0x30
 8015b00:	4618      	mov	r0, r3
 8015b02:	f7fe f81b 	bl	8013b3c <ld_word>
 8015b06:	4603      	mov	r3, r0
 8015b08:	2b01      	cmp	r3, #1
 8015b0a:	d140      	bne.n	8015b8e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8015b0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015b0e:	3301      	adds	r3, #1
 8015b10:	4619      	mov	r1, r3
 8015b12:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015b14:	f7fe fac4 	bl	80140a0 <move_window>
 8015b18:	4603      	mov	r3, r0
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d137      	bne.n	8015b8e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8015b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b20:	2200      	movs	r2, #0
 8015b22:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8015b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b26:	3334      	adds	r3, #52	@ 0x34
 8015b28:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015b2c:	4618      	mov	r0, r3
 8015b2e:	f7fe f805 	bl	8013b3c <ld_word>
 8015b32:	4603      	mov	r3, r0
 8015b34:	461a      	mov	r2, r3
 8015b36:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015b3a:	429a      	cmp	r2, r3
 8015b3c:	d127      	bne.n	8015b8e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8015b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b40:	3334      	adds	r3, #52	@ 0x34
 8015b42:	4618      	mov	r0, r3
 8015b44:	f7fe f813 	bl	8013b6e <ld_dword>
 8015b48:	4603      	mov	r3, r0
 8015b4a:	4a1d      	ldr	r2, [pc, #116]	@ (8015bc0 <find_volume+0x490>)
 8015b4c:	4293      	cmp	r3, r2
 8015b4e:	d11e      	bne.n	8015b8e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8015b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b52:	3334      	adds	r3, #52	@ 0x34
 8015b54:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8015b58:	4618      	mov	r0, r3
 8015b5a:	f7fe f808 	bl	8013b6e <ld_dword>
 8015b5e:	4603      	mov	r3, r0
 8015b60:	4a18      	ldr	r2, [pc, #96]	@ (8015bc4 <find_volume+0x494>)
 8015b62:	4293      	cmp	r3, r2
 8015b64:	d113      	bne.n	8015b8e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8015b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b68:	3334      	adds	r3, #52	@ 0x34
 8015b6a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8015b6e:	4618      	mov	r0, r3
 8015b70:	f7fd fffd 	bl	8013b6e <ld_dword>
 8015b74:	4602      	mov	r2, r0
 8015b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b78:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8015b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b7c:	3334      	adds	r3, #52	@ 0x34
 8015b7e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8015b82:	4618      	mov	r0, r3
 8015b84:	f7fd fff3 	bl	8013b6e <ld_dword>
 8015b88:	4602      	mov	r2, r0
 8015b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b8c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8015b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b90:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8015b94:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8015b96:	4b0c      	ldr	r3, [pc, #48]	@ (8015bc8 <find_volume+0x498>)
 8015b98:	881b      	ldrh	r3, [r3, #0]
 8015b9a:	3301      	adds	r3, #1
 8015b9c:	b29a      	uxth	r2, r3
 8015b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8015bc8 <find_volume+0x498>)
 8015ba0:	801a      	strh	r2, [r3, #0]
 8015ba2:	4b09      	ldr	r3, [pc, #36]	@ (8015bc8 <find_volume+0x498>)
 8015ba4:	881a      	ldrh	r2, [r3, #0]
 8015ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ba8:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8015baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015bac:	4a07      	ldr	r2, [pc, #28]	@ (8015bcc <find_volume+0x49c>)
 8015bae:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8015bb0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015bb2:	f7fe fa0d 	bl	8013fd0 <clear_lock>
#endif
	return FR_OK;
 8015bb6:	2300      	movs	r3, #0
}
 8015bb8:	4618      	mov	r0, r3
 8015bba:	3758      	adds	r7, #88	@ 0x58
 8015bbc:	46bd      	mov	sp, r7
 8015bbe:	bd80      	pop	{r7, pc}
 8015bc0:	41615252 	.word	0x41615252
 8015bc4:	61417272 	.word	0x61417272
 8015bc8:	20002910 	.word	0x20002910
 8015bcc:	20002934 	.word	0x20002934

08015bd0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8015bd0:	b580      	push	{r7, lr}
 8015bd2:	b084      	sub	sp, #16
 8015bd4:	af00      	add	r7, sp, #0
 8015bd6:	6078      	str	r0, [r7, #4]
 8015bd8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8015bda:	2309      	movs	r3, #9
 8015bdc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d01c      	beq.n	8015c1e <validate+0x4e>
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	681b      	ldr	r3, [r3, #0]
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	d018      	beq.n	8015c1e <validate+0x4e>
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	681b      	ldr	r3, [r3, #0]
 8015bf0:	781b      	ldrb	r3, [r3, #0]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d013      	beq.n	8015c1e <validate+0x4e>
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	889a      	ldrh	r2, [r3, #4]
 8015bfa:	687b      	ldr	r3, [r7, #4]
 8015bfc:	681b      	ldr	r3, [r3, #0]
 8015bfe:	88db      	ldrh	r3, [r3, #6]
 8015c00:	429a      	cmp	r2, r3
 8015c02:	d10c      	bne.n	8015c1e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	681b      	ldr	r3, [r3, #0]
 8015c08:	785b      	ldrb	r3, [r3, #1]
 8015c0a:	4618      	mov	r0, r3
 8015c0c:	f7fd fef8 	bl	8013a00 <disk_status>
 8015c10:	4603      	mov	r3, r0
 8015c12:	f003 0301 	and.w	r3, r3, #1
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d101      	bne.n	8015c1e <validate+0x4e>
			res = FR_OK;
 8015c1a:	2300      	movs	r3, #0
 8015c1c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8015c1e:	7bfb      	ldrb	r3, [r7, #15]
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d102      	bne.n	8015c2a <validate+0x5a>
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	681b      	ldr	r3, [r3, #0]
 8015c28:	e000      	b.n	8015c2c <validate+0x5c>
 8015c2a:	2300      	movs	r3, #0
 8015c2c:	683a      	ldr	r2, [r7, #0]
 8015c2e:	6013      	str	r3, [r2, #0]
	return res;
 8015c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c32:	4618      	mov	r0, r3
 8015c34:	3710      	adds	r7, #16
 8015c36:	46bd      	mov	sp, r7
 8015c38:	bd80      	pop	{r7, pc}
	...

08015c3c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8015c3c:	b580      	push	{r7, lr}
 8015c3e:	b088      	sub	sp, #32
 8015c40:	af00      	add	r7, sp, #0
 8015c42:	60f8      	str	r0, [r7, #12]
 8015c44:	60b9      	str	r1, [r7, #8]
 8015c46:	4613      	mov	r3, r2
 8015c48:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8015c4a:	68bb      	ldr	r3, [r7, #8]
 8015c4c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8015c4e:	f107 0310 	add.w	r3, r7, #16
 8015c52:	4618      	mov	r0, r3
 8015c54:	f7ff fcd1 	bl	80155fa <get_ldnumber>
 8015c58:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8015c5a:	69fb      	ldr	r3, [r7, #28]
 8015c5c:	2b00      	cmp	r3, #0
 8015c5e:	da01      	bge.n	8015c64 <f_mount+0x28>
 8015c60:	230b      	movs	r3, #11
 8015c62:	e02b      	b.n	8015cbc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8015c64:	4a17      	ldr	r2, [pc, #92]	@ (8015cc4 <f_mount+0x88>)
 8015c66:	69fb      	ldr	r3, [r7, #28]
 8015c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015c6c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8015c6e:	69bb      	ldr	r3, [r7, #24]
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d005      	beq.n	8015c80 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8015c74:	69b8      	ldr	r0, [r7, #24]
 8015c76:	f7fe f9ab 	bl	8013fd0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8015c7a:	69bb      	ldr	r3, [r7, #24]
 8015c7c:	2200      	movs	r2, #0
 8015c7e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8015c80:	68fb      	ldr	r3, [r7, #12]
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d002      	beq.n	8015c8c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8015c86:	68fb      	ldr	r3, [r7, #12]
 8015c88:	2200      	movs	r2, #0
 8015c8a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8015c8c:	68fa      	ldr	r2, [r7, #12]
 8015c8e:	490d      	ldr	r1, [pc, #52]	@ (8015cc4 <f_mount+0x88>)
 8015c90:	69fb      	ldr	r3, [r7, #28]
 8015c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8015c96:	68fb      	ldr	r3, [r7, #12]
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d002      	beq.n	8015ca2 <f_mount+0x66>
 8015c9c:	79fb      	ldrb	r3, [r7, #7]
 8015c9e:	2b01      	cmp	r3, #1
 8015ca0:	d001      	beq.n	8015ca6 <f_mount+0x6a>
 8015ca2:	2300      	movs	r3, #0
 8015ca4:	e00a      	b.n	8015cbc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8015ca6:	f107 010c 	add.w	r1, r7, #12
 8015caa:	f107 0308 	add.w	r3, r7, #8
 8015cae:	2200      	movs	r2, #0
 8015cb0:	4618      	mov	r0, r3
 8015cb2:	f7ff fd3d 	bl	8015730 <find_volume>
 8015cb6:	4603      	mov	r3, r0
 8015cb8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8015cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8015cbc:	4618      	mov	r0, r3
 8015cbe:	3720      	adds	r7, #32
 8015cc0:	46bd      	mov	sp, r7
 8015cc2:	bd80      	pop	{r7, pc}
 8015cc4:	2000290c 	.word	0x2000290c

08015cc8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8015cc8:	b580      	push	{r7, lr}
 8015cca:	b09a      	sub	sp, #104	@ 0x68
 8015ccc:	af00      	add	r7, sp, #0
 8015cce:	60f8      	str	r0, [r7, #12]
 8015cd0:	60b9      	str	r1, [r7, #8]
 8015cd2:	4613      	mov	r3, r2
 8015cd4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8015cd6:	68fb      	ldr	r3, [r7, #12]
 8015cd8:	2b00      	cmp	r3, #0
 8015cda:	d101      	bne.n	8015ce0 <f_open+0x18>
 8015cdc:	2309      	movs	r3, #9
 8015cde:	e1a9      	b.n	8016034 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8015ce0:	79fb      	ldrb	r3, [r7, #7]
 8015ce2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015ce6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8015ce8:	79fa      	ldrb	r2, [r7, #7]
 8015cea:	f107 0114 	add.w	r1, r7, #20
 8015cee:	f107 0308 	add.w	r3, r7, #8
 8015cf2:	4618      	mov	r0, r3
 8015cf4:	f7ff fd1c 	bl	8015730 <find_volume>
 8015cf8:	4603      	mov	r3, r0
 8015cfa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8015cfe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	f040 818d 	bne.w	8016022 <f_open+0x35a>
		dj.obj.fs = fs;
 8015d08:	697b      	ldr	r3, [r7, #20]
 8015d0a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8015d0c:	68ba      	ldr	r2, [r7, #8]
 8015d0e:	f107 0318 	add.w	r3, r7, #24
 8015d12:	4611      	mov	r1, r2
 8015d14:	4618      	mov	r0, r3
 8015d16:	f7ff fbff 	bl	8015518 <follow_path>
 8015d1a:	4603      	mov	r3, r0
 8015d1c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8015d20:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d118      	bne.n	8015d5a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8015d28:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015d2c:	b25b      	sxtb	r3, r3
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	da03      	bge.n	8015d3a <f_open+0x72>
				res = FR_INVALID_NAME;
 8015d32:	2306      	movs	r3, #6
 8015d34:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015d38:	e00f      	b.n	8015d5a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015d3a:	79fb      	ldrb	r3, [r7, #7]
 8015d3c:	2b01      	cmp	r3, #1
 8015d3e:	bf8c      	ite	hi
 8015d40:	2301      	movhi	r3, #1
 8015d42:	2300      	movls	r3, #0
 8015d44:	b2db      	uxtb	r3, r3
 8015d46:	461a      	mov	r2, r3
 8015d48:	f107 0318 	add.w	r3, r7, #24
 8015d4c:	4611      	mov	r1, r2
 8015d4e:	4618      	mov	r0, r3
 8015d50:	f7fd fff6 	bl	8013d40 <chk_lock>
 8015d54:	4603      	mov	r3, r0
 8015d56:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8015d5a:	79fb      	ldrb	r3, [r7, #7]
 8015d5c:	f003 031c 	and.w	r3, r3, #28
 8015d60:	2b00      	cmp	r3, #0
 8015d62:	d07f      	beq.n	8015e64 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8015d64:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d017      	beq.n	8015d9c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8015d6c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015d70:	2b04      	cmp	r3, #4
 8015d72:	d10e      	bne.n	8015d92 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8015d74:	f7fe f840 	bl	8013df8 <enq_lock>
 8015d78:	4603      	mov	r3, r0
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d006      	beq.n	8015d8c <f_open+0xc4>
 8015d7e:	f107 0318 	add.w	r3, r7, #24
 8015d82:	4618      	mov	r0, r3
 8015d84:	f7ff f918 	bl	8014fb8 <dir_register>
 8015d88:	4603      	mov	r3, r0
 8015d8a:	e000      	b.n	8015d8e <f_open+0xc6>
 8015d8c:	2312      	movs	r3, #18
 8015d8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8015d92:	79fb      	ldrb	r3, [r7, #7]
 8015d94:	f043 0308 	orr.w	r3, r3, #8
 8015d98:	71fb      	strb	r3, [r7, #7]
 8015d9a:	e010      	b.n	8015dbe <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8015d9c:	7fbb      	ldrb	r3, [r7, #30]
 8015d9e:	f003 0311 	and.w	r3, r3, #17
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d003      	beq.n	8015dae <f_open+0xe6>
					res = FR_DENIED;
 8015da6:	2307      	movs	r3, #7
 8015da8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015dac:	e007      	b.n	8015dbe <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8015dae:	79fb      	ldrb	r3, [r7, #7]
 8015db0:	f003 0304 	and.w	r3, r3, #4
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d002      	beq.n	8015dbe <f_open+0xf6>
 8015db8:	2308      	movs	r3, #8
 8015dba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8015dbe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015dc2:	2b00      	cmp	r3, #0
 8015dc4:	d168      	bne.n	8015e98 <f_open+0x1d0>
 8015dc6:	79fb      	ldrb	r3, [r7, #7]
 8015dc8:	f003 0308 	and.w	r3, r3, #8
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d063      	beq.n	8015e98 <f_open+0x1d0>
				dw = GET_FATTIME();
 8015dd0:	f7fc f974 	bl	80120bc <get_fattime>
 8015dd4:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8015dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dd8:	330e      	adds	r3, #14
 8015dda:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015ddc:	4618      	mov	r0, r3
 8015dde:	f7fd ff04 	bl	8013bea <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8015de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015de4:	3316      	adds	r3, #22
 8015de6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015de8:	4618      	mov	r0, r3
 8015dea:	f7fd fefe 	bl	8013bea <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8015dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015df0:	330b      	adds	r3, #11
 8015df2:	2220      	movs	r2, #32
 8015df4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8015df6:	697b      	ldr	r3, [r7, #20]
 8015df8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015dfa:	4611      	mov	r1, r2
 8015dfc:	4618      	mov	r0, r3
 8015dfe:	f7fe fe53 	bl	8014aa8 <ld_clust>
 8015e02:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8015e04:	697b      	ldr	r3, [r7, #20]
 8015e06:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015e08:	2200      	movs	r2, #0
 8015e0a:	4618      	mov	r0, r3
 8015e0c:	f7fe fe6b 	bl	8014ae6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8015e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e12:	331c      	adds	r3, #28
 8015e14:	2100      	movs	r1, #0
 8015e16:	4618      	mov	r0, r3
 8015e18:	f7fd fee7 	bl	8013bea <st_dword>
					fs->wflag = 1;
 8015e1c:	697b      	ldr	r3, [r7, #20]
 8015e1e:	2201      	movs	r2, #1
 8015e20:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8015e22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015e24:	2b00      	cmp	r3, #0
 8015e26:	d037      	beq.n	8015e98 <f_open+0x1d0>
						dw = fs->winsect;
 8015e28:	697b      	ldr	r3, [r7, #20]
 8015e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015e2c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8015e2e:	f107 0318 	add.w	r3, r7, #24
 8015e32:	2200      	movs	r2, #0
 8015e34:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015e36:	4618      	mov	r0, r3
 8015e38:	f7fe fb7e 	bl	8014538 <remove_chain>
 8015e3c:	4603      	mov	r3, r0
 8015e3e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8015e42:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d126      	bne.n	8015e98 <f_open+0x1d0>
							res = move_window(fs, dw);
 8015e4a:	697b      	ldr	r3, [r7, #20]
 8015e4c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015e4e:	4618      	mov	r0, r3
 8015e50:	f7fe f926 	bl	80140a0 <move_window>
 8015e54:	4603      	mov	r3, r0
 8015e56:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8015e5a:	697b      	ldr	r3, [r7, #20]
 8015e5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015e5e:	3a01      	subs	r2, #1
 8015e60:	611a      	str	r2, [r3, #16]
 8015e62:	e019      	b.n	8015e98 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8015e64:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d115      	bne.n	8015e98 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8015e6c:	7fbb      	ldrb	r3, [r7, #30]
 8015e6e:	f003 0310 	and.w	r3, r3, #16
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	d003      	beq.n	8015e7e <f_open+0x1b6>
					res = FR_NO_FILE;
 8015e76:	2304      	movs	r3, #4
 8015e78:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015e7c:	e00c      	b.n	8015e98 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8015e7e:	79fb      	ldrb	r3, [r7, #7]
 8015e80:	f003 0302 	and.w	r3, r3, #2
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	d007      	beq.n	8015e98 <f_open+0x1d0>
 8015e88:	7fbb      	ldrb	r3, [r7, #30]
 8015e8a:	f003 0301 	and.w	r3, r3, #1
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	d002      	beq.n	8015e98 <f_open+0x1d0>
						res = FR_DENIED;
 8015e92:	2307      	movs	r3, #7
 8015e94:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8015e98:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	d126      	bne.n	8015eee <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8015ea0:	79fb      	ldrb	r3, [r7, #7]
 8015ea2:	f003 0308 	and.w	r3, r3, #8
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	d003      	beq.n	8015eb2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8015eaa:	79fb      	ldrb	r3, [r7, #7]
 8015eac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015eb0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8015eb2:	697b      	ldr	r3, [r7, #20]
 8015eb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015eb6:	68fb      	ldr	r3, [r7, #12]
 8015eb8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8015eba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015ebc:	68fb      	ldr	r3, [r7, #12]
 8015ebe:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015ec0:	79fb      	ldrb	r3, [r7, #7]
 8015ec2:	2b01      	cmp	r3, #1
 8015ec4:	bf8c      	ite	hi
 8015ec6:	2301      	movhi	r3, #1
 8015ec8:	2300      	movls	r3, #0
 8015eca:	b2db      	uxtb	r3, r3
 8015ecc:	461a      	mov	r2, r3
 8015ece:	f107 0318 	add.w	r3, r7, #24
 8015ed2:	4611      	mov	r1, r2
 8015ed4:	4618      	mov	r0, r3
 8015ed6:	f7fd ffb1 	bl	8013e3c <inc_lock>
 8015eda:	4602      	mov	r2, r0
 8015edc:	68fb      	ldr	r3, [r7, #12]
 8015ede:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8015ee0:	68fb      	ldr	r3, [r7, #12]
 8015ee2:	691b      	ldr	r3, [r3, #16]
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	d102      	bne.n	8015eee <f_open+0x226>
 8015ee8:	2302      	movs	r3, #2
 8015eea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8015eee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	f040 8095 	bne.w	8016022 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8015ef8:	697b      	ldr	r3, [r7, #20]
 8015efa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015efc:	4611      	mov	r1, r2
 8015efe:	4618      	mov	r0, r3
 8015f00:	f7fe fdd2 	bl	8014aa8 <ld_clust>
 8015f04:	4602      	mov	r2, r0
 8015f06:	68fb      	ldr	r3, [r7, #12]
 8015f08:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8015f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f0c:	331c      	adds	r3, #28
 8015f0e:	4618      	mov	r0, r3
 8015f10:	f7fd fe2d 	bl	8013b6e <ld_dword>
 8015f14:	4602      	mov	r2, r0
 8015f16:	68fb      	ldr	r3, [r7, #12]
 8015f18:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8015f1a:	68fb      	ldr	r3, [r7, #12]
 8015f1c:	2200      	movs	r2, #0
 8015f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8015f20:	697a      	ldr	r2, [r7, #20]
 8015f22:	68fb      	ldr	r3, [r7, #12]
 8015f24:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8015f26:	697b      	ldr	r3, [r7, #20]
 8015f28:	88da      	ldrh	r2, [r3, #6]
 8015f2a:	68fb      	ldr	r3, [r7, #12]
 8015f2c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8015f2e:	68fb      	ldr	r3, [r7, #12]
 8015f30:	79fa      	ldrb	r2, [r7, #7]
 8015f32:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8015f34:	68fb      	ldr	r3, [r7, #12]
 8015f36:	2200      	movs	r2, #0
 8015f38:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8015f3a:	68fb      	ldr	r3, [r7, #12]
 8015f3c:	2200      	movs	r2, #0
 8015f3e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8015f40:	68fb      	ldr	r3, [r7, #12]
 8015f42:	2200      	movs	r2, #0
 8015f44:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8015f46:	68fb      	ldr	r3, [r7, #12]
 8015f48:	3330      	adds	r3, #48	@ 0x30
 8015f4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015f4e:	2100      	movs	r1, #0
 8015f50:	4618      	mov	r0, r3
 8015f52:	f7fd fe97 	bl	8013c84 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8015f56:	79fb      	ldrb	r3, [r7, #7]
 8015f58:	f003 0320 	and.w	r3, r3, #32
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	d060      	beq.n	8016022 <f_open+0x35a>
 8015f60:	68fb      	ldr	r3, [r7, #12]
 8015f62:	68db      	ldr	r3, [r3, #12]
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d05c      	beq.n	8016022 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8015f68:	68fb      	ldr	r3, [r7, #12]
 8015f6a:	68da      	ldr	r2, [r3, #12]
 8015f6c:	68fb      	ldr	r3, [r7, #12]
 8015f6e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8015f70:	697b      	ldr	r3, [r7, #20]
 8015f72:	895b      	ldrh	r3, [r3, #10]
 8015f74:	025b      	lsls	r3, r3, #9
 8015f76:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8015f78:	68fb      	ldr	r3, [r7, #12]
 8015f7a:	689b      	ldr	r3, [r3, #8]
 8015f7c:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015f7e:	68fb      	ldr	r3, [r7, #12]
 8015f80:	68db      	ldr	r3, [r3, #12]
 8015f82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015f84:	e016      	b.n	8015fb4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8015f86:	68fb      	ldr	r3, [r7, #12]
 8015f88:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8015f8a:	4618      	mov	r0, r3
 8015f8c:	f7fe f943 	bl	8014216 <get_fat>
 8015f90:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8015f92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015f94:	2b01      	cmp	r3, #1
 8015f96:	d802      	bhi.n	8015f9e <f_open+0x2d6>
 8015f98:	2302      	movs	r3, #2
 8015f9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8015f9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015fa4:	d102      	bne.n	8015fac <f_open+0x2e4>
 8015fa6:	2301      	movs	r3, #1
 8015fa8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015fac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015fae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015fb0:	1ad3      	subs	r3, r2, r3
 8015fb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015fb4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d103      	bne.n	8015fc4 <f_open+0x2fc>
 8015fbc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015fbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015fc0:	429a      	cmp	r2, r3
 8015fc2:	d8e0      	bhi.n	8015f86 <f_open+0x2be>
				}
				fp->clust = clst;
 8015fc4:	68fb      	ldr	r3, [r7, #12]
 8015fc6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8015fc8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8015fca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d127      	bne.n	8016022 <f_open+0x35a>
 8015fd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d022      	beq.n	8016022 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8015fdc:	697b      	ldr	r3, [r7, #20]
 8015fde:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8015fe0:	4618      	mov	r0, r3
 8015fe2:	f7fe f8f9 	bl	80141d8 <clust2sect>
 8015fe6:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8015fe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	d103      	bne.n	8015ff6 <f_open+0x32e>
						res = FR_INT_ERR;
 8015fee:	2302      	movs	r3, #2
 8015ff0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015ff4:	e015      	b.n	8016022 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8015ff6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015ff8:	0a5a      	lsrs	r2, r3, #9
 8015ffa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015ffc:	441a      	add	r2, r3
 8015ffe:	68fb      	ldr	r3, [r7, #12]
 8016000:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8016002:	697b      	ldr	r3, [r7, #20]
 8016004:	7858      	ldrb	r0, [r3, #1]
 8016006:	68fb      	ldr	r3, [r7, #12]
 8016008:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801600c:	68fb      	ldr	r3, [r7, #12]
 801600e:	6a1a      	ldr	r2, [r3, #32]
 8016010:	2301      	movs	r3, #1
 8016012:	f7fd fd35 	bl	8013a80 <disk_read>
 8016016:	4603      	mov	r3, r0
 8016018:	2b00      	cmp	r3, #0
 801601a:	d002      	beq.n	8016022 <f_open+0x35a>
 801601c:	2301      	movs	r3, #1
 801601e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8016022:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016026:	2b00      	cmp	r3, #0
 8016028:	d002      	beq.n	8016030 <f_open+0x368>
 801602a:	68fb      	ldr	r3, [r7, #12]
 801602c:	2200      	movs	r2, #0
 801602e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8016030:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8016034:	4618      	mov	r0, r3
 8016036:	3768      	adds	r7, #104	@ 0x68
 8016038:	46bd      	mov	sp, r7
 801603a:	bd80      	pop	{r7, pc}

0801603c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801603c:	b580      	push	{r7, lr}
 801603e:	b08c      	sub	sp, #48	@ 0x30
 8016040:	af00      	add	r7, sp, #0
 8016042:	60f8      	str	r0, [r7, #12]
 8016044:	60b9      	str	r1, [r7, #8]
 8016046:	607a      	str	r2, [r7, #4]
 8016048:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801604a:	68bb      	ldr	r3, [r7, #8]
 801604c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801604e:	683b      	ldr	r3, [r7, #0]
 8016050:	2200      	movs	r2, #0
 8016052:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8016054:	68fb      	ldr	r3, [r7, #12]
 8016056:	f107 0210 	add.w	r2, r7, #16
 801605a:	4611      	mov	r1, r2
 801605c:	4618      	mov	r0, r3
 801605e:	f7ff fdb7 	bl	8015bd0 <validate>
 8016062:	4603      	mov	r3, r0
 8016064:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8016068:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801606c:	2b00      	cmp	r3, #0
 801606e:	d107      	bne.n	8016080 <f_write+0x44>
 8016070:	68fb      	ldr	r3, [r7, #12]
 8016072:	7d5b      	ldrb	r3, [r3, #21]
 8016074:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8016078:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801607c:	2b00      	cmp	r3, #0
 801607e:	d002      	beq.n	8016086 <f_write+0x4a>
 8016080:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016084:	e14b      	b.n	801631e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	7d1b      	ldrb	r3, [r3, #20]
 801608a:	f003 0302 	and.w	r3, r3, #2
 801608e:	2b00      	cmp	r3, #0
 8016090:	d101      	bne.n	8016096 <f_write+0x5a>
 8016092:	2307      	movs	r3, #7
 8016094:	e143      	b.n	801631e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	699a      	ldr	r2, [r3, #24]
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	441a      	add	r2, r3
 801609e:	68fb      	ldr	r3, [r7, #12]
 80160a0:	699b      	ldr	r3, [r3, #24]
 80160a2:	429a      	cmp	r2, r3
 80160a4:	f080 812d 	bcs.w	8016302 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80160a8:	68fb      	ldr	r3, [r7, #12]
 80160aa:	699b      	ldr	r3, [r3, #24]
 80160ac:	43db      	mvns	r3, r3
 80160ae:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80160b0:	e127      	b.n	8016302 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80160b2:	68fb      	ldr	r3, [r7, #12]
 80160b4:	699b      	ldr	r3, [r3, #24]
 80160b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	f040 80e3 	bne.w	8016286 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80160c0:	68fb      	ldr	r3, [r7, #12]
 80160c2:	699b      	ldr	r3, [r3, #24]
 80160c4:	0a5b      	lsrs	r3, r3, #9
 80160c6:	693a      	ldr	r2, [r7, #16]
 80160c8:	8952      	ldrh	r2, [r2, #10]
 80160ca:	3a01      	subs	r2, #1
 80160cc:	4013      	ands	r3, r2
 80160ce:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80160d0:	69bb      	ldr	r3, [r7, #24]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d143      	bne.n	801615e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80160d6:	68fb      	ldr	r3, [r7, #12]
 80160d8:	699b      	ldr	r3, [r3, #24]
 80160da:	2b00      	cmp	r3, #0
 80160dc:	d10c      	bne.n	80160f8 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80160de:	68fb      	ldr	r3, [r7, #12]
 80160e0:	689b      	ldr	r3, [r3, #8]
 80160e2:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80160e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d11a      	bne.n	8016120 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80160ea:	68fb      	ldr	r3, [r7, #12]
 80160ec:	2100      	movs	r1, #0
 80160ee:	4618      	mov	r0, r3
 80160f0:	f7fe fa87 	bl	8014602 <create_chain>
 80160f4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80160f6:	e013      	b.n	8016120 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d007      	beq.n	8016110 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8016100:	68fb      	ldr	r3, [r7, #12]
 8016102:	699b      	ldr	r3, [r3, #24]
 8016104:	4619      	mov	r1, r3
 8016106:	68f8      	ldr	r0, [r7, #12]
 8016108:	f7fe fb13 	bl	8014732 <clmt_clust>
 801610c:	62b8      	str	r0, [r7, #40]	@ 0x28
 801610e:	e007      	b.n	8016120 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8016110:	68fa      	ldr	r2, [r7, #12]
 8016112:	68fb      	ldr	r3, [r7, #12]
 8016114:	69db      	ldr	r3, [r3, #28]
 8016116:	4619      	mov	r1, r3
 8016118:	4610      	mov	r0, r2
 801611a:	f7fe fa72 	bl	8014602 <create_chain>
 801611e:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016122:	2b00      	cmp	r3, #0
 8016124:	f000 80f2 	beq.w	801630c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801612a:	2b01      	cmp	r3, #1
 801612c:	d104      	bne.n	8016138 <f_write+0xfc>
 801612e:	68fb      	ldr	r3, [r7, #12]
 8016130:	2202      	movs	r2, #2
 8016132:	755a      	strb	r2, [r3, #21]
 8016134:	2302      	movs	r3, #2
 8016136:	e0f2      	b.n	801631e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801613a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801613e:	d104      	bne.n	801614a <f_write+0x10e>
 8016140:	68fb      	ldr	r3, [r7, #12]
 8016142:	2201      	movs	r2, #1
 8016144:	755a      	strb	r2, [r3, #21]
 8016146:	2301      	movs	r3, #1
 8016148:	e0e9      	b.n	801631e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801614a:	68fb      	ldr	r3, [r7, #12]
 801614c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801614e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8016150:	68fb      	ldr	r3, [r7, #12]
 8016152:	689b      	ldr	r3, [r3, #8]
 8016154:	2b00      	cmp	r3, #0
 8016156:	d102      	bne.n	801615e <f_write+0x122>
 8016158:	68fb      	ldr	r3, [r7, #12]
 801615a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801615c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801615e:	68fb      	ldr	r3, [r7, #12]
 8016160:	7d1b      	ldrb	r3, [r3, #20]
 8016162:	b25b      	sxtb	r3, r3
 8016164:	2b00      	cmp	r3, #0
 8016166:	da18      	bge.n	801619a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016168:	693b      	ldr	r3, [r7, #16]
 801616a:	7858      	ldrb	r0, [r3, #1]
 801616c:	68fb      	ldr	r3, [r7, #12]
 801616e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016172:	68fb      	ldr	r3, [r7, #12]
 8016174:	6a1a      	ldr	r2, [r3, #32]
 8016176:	2301      	movs	r3, #1
 8016178:	f7fd fca2 	bl	8013ac0 <disk_write>
 801617c:	4603      	mov	r3, r0
 801617e:	2b00      	cmp	r3, #0
 8016180:	d004      	beq.n	801618c <f_write+0x150>
 8016182:	68fb      	ldr	r3, [r7, #12]
 8016184:	2201      	movs	r2, #1
 8016186:	755a      	strb	r2, [r3, #21]
 8016188:	2301      	movs	r3, #1
 801618a:	e0c8      	b.n	801631e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801618c:	68fb      	ldr	r3, [r7, #12]
 801618e:	7d1b      	ldrb	r3, [r3, #20]
 8016190:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016194:	b2da      	uxtb	r2, r3
 8016196:	68fb      	ldr	r3, [r7, #12]
 8016198:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801619a:	693a      	ldr	r2, [r7, #16]
 801619c:	68fb      	ldr	r3, [r7, #12]
 801619e:	69db      	ldr	r3, [r3, #28]
 80161a0:	4619      	mov	r1, r3
 80161a2:	4610      	mov	r0, r2
 80161a4:	f7fe f818 	bl	80141d8 <clust2sect>
 80161a8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80161aa:	697b      	ldr	r3, [r7, #20]
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	d104      	bne.n	80161ba <f_write+0x17e>
 80161b0:	68fb      	ldr	r3, [r7, #12]
 80161b2:	2202      	movs	r2, #2
 80161b4:	755a      	strb	r2, [r3, #21]
 80161b6:	2302      	movs	r3, #2
 80161b8:	e0b1      	b.n	801631e <f_write+0x2e2>
			sect += csect;
 80161ba:	697a      	ldr	r2, [r7, #20]
 80161bc:	69bb      	ldr	r3, [r7, #24]
 80161be:	4413      	add	r3, r2
 80161c0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	0a5b      	lsrs	r3, r3, #9
 80161c6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80161c8:	6a3b      	ldr	r3, [r7, #32]
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	d03c      	beq.n	8016248 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80161ce:	69ba      	ldr	r2, [r7, #24]
 80161d0:	6a3b      	ldr	r3, [r7, #32]
 80161d2:	4413      	add	r3, r2
 80161d4:	693a      	ldr	r2, [r7, #16]
 80161d6:	8952      	ldrh	r2, [r2, #10]
 80161d8:	4293      	cmp	r3, r2
 80161da:	d905      	bls.n	80161e8 <f_write+0x1ac>
					cc = fs->csize - csect;
 80161dc:	693b      	ldr	r3, [r7, #16]
 80161de:	895b      	ldrh	r3, [r3, #10]
 80161e0:	461a      	mov	r2, r3
 80161e2:	69bb      	ldr	r3, [r7, #24]
 80161e4:	1ad3      	subs	r3, r2, r3
 80161e6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80161e8:	693b      	ldr	r3, [r7, #16]
 80161ea:	7858      	ldrb	r0, [r3, #1]
 80161ec:	6a3b      	ldr	r3, [r7, #32]
 80161ee:	697a      	ldr	r2, [r7, #20]
 80161f0:	69f9      	ldr	r1, [r7, #28]
 80161f2:	f7fd fc65 	bl	8013ac0 <disk_write>
 80161f6:	4603      	mov	r3, r0
 80161f8:	2b00      	cmp	r3, #0
 80161fa:	d004      	beq.n	8016206 <f_write+0x1ca>
 80161fc:	68fb      	ldr	r3, [r7, #12]
 80161fe:	2201      	movs	r2, #1
 8016200:	755a      	strb	r2, [r3, #21]
 8016202:	2301      	movs	r3, #1
 8016204:	e08b      	b.n	801631e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8016206:	68fb      	ldr	r3, [r7, #12]
 8016208:	6a1a      	ldr	r2, [r3, #32]
 801620a:	697b      	ldr	r3, [r7, #20]
 801620c:	1ad3      	subs	r3, r2, r3
 801620e:	6a3a      	ldr	r2, [r7, #32]
 8016210:	429a      	cmp	r2, r3
 8016212:	d915      	bls.n	8016240 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8016214:	68fb      	ldr	r3, [r7, #12]
 8016216:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 801621a:	68fb      	ldr	r3, [r7, #12]
 801621c:	6a1a      	ldr	r2, [r3, #32]
 801621e:	697b      	ldr	r3, [r7, #20]
 8016220:	1ad3      	subs	r3, r2, r3
 8016222:	025b      	lsls	r3, r3, #9
 8016224:	69fa      	ldr	r2, [r7, #28]
 8016226:	4413      	add	r3, r2
 8016228:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801622c:	4619      	mov	r1, r3
 801622e:	f7fd fd08 	bl	8013c42 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8016232:	68fb      	ldr	r3, [r7, #12]
 8016234:	7d1b      	ldrb	r3, [r3, #20]
 8016236:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801623a:	b2da      	uxtb	r2, r3
 801623c:	68fb      	ldr	r3, [r7, #12]
 801623e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8016240:	6a3b      	ldr	r3, [r7, #32]
 8016242:	025b      	lsls	r3, r3, #9
 8016244:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8016246:	e03f      	b.n	80162c8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016248:	68fb      	ldr	r3, [r7, #12]
 801624a:	6a1b      	ldr	r3, [r3, #32]
 801624c:	697a      	ldr	r2, [r7, #20]
 801624e:	429a      	cmp	r2, r3
 8016250:	d016      	beq.n	8016280 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8016252:	68fb      	ldr	r3, [r7, #12]
 8016254:	699a      	ldr	r2, [r3, #24]
 8016256:	68fb      	ldr	r3, [r7, #12]
 8016258:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801625a:	429a      	cmp	r2, r3
 801625c:	d210      	bcs.n	8016280 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801625e:	693b      	ldr	r3, [r7, #16]
 8016260:	7858      	ldrb	r0, [r3, #1]
 8016262:	68fb      	ldr	r3, [r7, #12]
 8016264:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016268:	2301      	movs	r3, #1
 801626a:	697a      	ldr	r2, [r7, #20]
 801626c:	f7fd fc08 	bl	8013a80 <disk_read>
 8016270:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8016272:	2b00      	cmp	r3, #0
 8016274:	d004      	beq.n	8016280 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8016276:	68fb      	ldr	r3, [r7, #12]
 8016278:	2201      	movs	r2, #1
 801627a:	755a      	strb	r2, [r3, #21]
 801627c:	2301      	movs	r3, #1
 801627e:	e04e      	b.n	801631e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8016280:	68fb      	ldr	r3, [r7, #12]
 8016282:	697a      	ldr	r2, [r7, #20]
 8016284:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8016286:	68fb      	ldr	r3, [r7, #12]
 8016288:	699b      	ldr	r3, [r3, #24]
 801628a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801628e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8016292:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8016294:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	429a      	cmp	r2, r3
 801629a:	d901      	bls.n	80162a0 <f_write+0x264>
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80162a0:	68fb      	ldr	r3, [r7, #12]
 80162a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80162a6:	68fb      	ldr	r3, [r7, #12]
 80162a8:	699b      	ldr	r3, [r3, #24]
 80162aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80162ae:	4413      	add	r3, r2
 80162b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80162b2:	69f9      	ldr	r1, [r7, #28]
 80162b4:	4618      	mov	r0, r3
 80162b6:	f7fd fcc4 	bl	8013c42 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80162ba:	68fb      	ldr	r3, [r7, #12]
 80162bc:	7d1b      	ldrb	r3, [r3, #20]
 80162be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80162c2:	b2da      	uxtb	r2, r3
 80162c4:	68fb      	ldr	r3, [r7, #12]
 80162c6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80162c8:	69fa      	ldr	r2, [r7, #28]
 80162ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162cc:	4413      	add	r3, r2
 80162ce:	61fb      	str	r3, [r7, #28]
 80162d0:	68fb      	ldr	r3, [r7, #12]
 80162d2:	699a      	ldr	r2, [r3, #24]
 80162d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162d6:	441a      	add	r2, r3
 80162d8:	68fb      	ldr	r3, [r7, #12]
 80162da:	619a      	str	r2, [r3, #24]
 80162dc:	68fb      	ldr	r3, [r7, #12]
 80162de:	68da      	ldr	r2, [r3, #12]
 80162e0:	68fb      	ldr	r3, [r7, #12]
 80162e2:	699b      	ldr	r3, [r3, #24]
 80162e4:	429a      	cmp	r2, r3
 80162e6:	bf38      	it	cc
 80162e8:	461a      	movcc	r2, r3
 80162ea:	68fb      	ldr	r3, [r7, #12]
 80162ec:	60da      	str	r2, [r3, #12]
 80162ee:	683b      	ldr	r3, [r7, #0]
 80162f0:	681a      	ldr	r2, [r3, #0]
 80162f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162f4:	441a      	add	r2, r3
 80162f6:	683b      	ldr	r3, [r7, #0]
 80162f8:	601a      	str	r2, [r3, #0]
 80162fa:	687a      	ldr	r2, [r7, #4]
 80162fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162fe:	1ad3      	subs	r3, r2, r3
 8016300:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8016302:	687b      	ldr	r3, [r7, #4]
 8016304:	2b00      	cmp	r3, #0
 8016306:	f47f aed4 	bne.w	80160b2 <f_write+0x76>
 801630a:	e000      	b.n	801630e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801630c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801630e:	68fb      	ldr	r3, [r7, #12]
 8016310:	7d1b      	ldrb	r3, [r3, #20]
 8016312:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016316:	b2da      	uxtb	r2, r3
 8016318:	68fb      	ldr	r3, [r7, #12]
 801631a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801631c:	2300      	movs	r3, #0
}
 801631e:	4618      	mov	r0, r3
 8016320:	3730      	adds	r7, #48	@ 0x30
 8016322:	46bd      	mov	sp, r7
 8016324:	bd80      	pop	{r7, pc}

08016326 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8016326:	b580      	push	{r7, lr}
 8016328:	b086      	sub	sp, #24
 801632a:	af00      	add	r7, sp, #0
 801632c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	f107 0208 	add.w	r2, r7, #8
 8016334:	4611      	mov	r1, r2
 8016336:	4618      	mov	r0, r3
 8016338:	f7ff fc4a 	bl	8015bd0 <validate>
 801633c:	4603      	mov	r3, r0
 801633e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8016340:	7dfb      	ldrb	r3, [r7, #23]
 8016342:	2b00      	cmp	r3, #0
 8016344:	d168      	bne.n	8016418 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8016346:	687b      	ldr	r3, [r7, #4]
 8016348:	7d1b      	ldrb	r3, [r3, #20]
 801634a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801634e:	2b00      	cmp	r3, #0
 8016350:	d062      	beq.n	8016418 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	7d1b      	ldrb	r3, [r3, #20]
 8016356:	b25b      	sxtb	r3, r3
 8016358:	2b00      	cmp	r3, #0
 801635a:	da15      	bge.n	8016388 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801635c:	68bb      	ldr	r3, [r7, #8]
 801635e:	7858      	ldrb	r0, [r3, #1]
 8016360:	687b      	ldr	r3, [r7, #4]
 8016362:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	6a1a      	ldr	r2, [r3, #32]
 801636a:	2301      	movs	r3, #1
 801636c:	f7fd fba8 	bl	8013ac0 <disk_write>
 8016370:	4603      	mov	r3, r0
 8016372:	2b00      	cmp	r3, #0
 8016374:	d001      	beq.n	801637a <f_sync+0x54>
 8016376:	2301      	movs	r3, #1
 8016378:	e04f      	b.n	801641a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	7d1b      	ldrb	r3, [r3, #20]
 801637e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016382:	b2da      	uxtb	r2, r3
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8016388:	f7fb fe98 	bl	80120bc <get_fattime>
 801638c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801638e:	68ba      	ldr	r2, [r7, #8]
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016394:	4619      	mov	r1, r3
 8016396:	4610      	mov	r0, r2
 8016398:	f7fd fe82 	bl	80140a0 <move_window>
 801639c:	4603      	mov	r3, r0
 801639e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80163a0:	7dfb      	ldrb	r3, [r7, #23]
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	d138      	bne.n	8016418 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80163aa:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80163ac:	68fb      	ldr	r3, [r7, #12]
 80163ae:	330b      	adds	r3, #11
 80163b0:	781a      	ldrb	r2, [r3, #0]
 80163b2:	68fb      	ldr	r3, [r7, #12]
 80163b4:	330b      	adds	r3, #11
 80163b6:	f042 0220 	orr.w	r2, r2, #32
 80163ba:	b2d2      	uxtb	r2, r2
 80163bc:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	6818      	ldr	r0, [r3, #0]
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	689b      	ldr	r3, [r3, #8]
 80163c6:	461a      	mov	r2, r3
 80163c8:	68f9      	ldr	r1, [r7, #12]
 80163ca:	f7fe fb8c 	bl	8014ae6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	f103 021c 	add.w	r2, r3, #28
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	68db      	ldr	r3, [r3, #12]
 80163d8:	4619      	mov	r1, r3
 80163da:	4610      	mov	r0, r2
 80163dc:	f7fd fc05 	bl	8013bea <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80163e0:	68fb      	ldr	r3, [r7, #12]
 80163e2:	3316      	adds	r3, #22
 80163e4:	6939      	ldr	r1, [r7, #16]
 80163e6:	4618      	mov	r0, r3
 80163e8:	f7fd fbff 	bl	8013bea <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	3312      	adds	r3, #18
 80163f0:	2100      	movs	r1, #0
 80163f2:	4618      	mov	r0, r3
 80163f4:	f7fd fbde 	bl	8013bb4 <st_word>
					fs->wflag = 1;
 80163f8:	68bb      	ldr	r3, [r7, #8]
 80163fa:	2201      	movs	r2, #1
 80163fc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80163fe:	68bb      	ldr	r3, [r7, #8]
 8016400:	4618      	mov	r0, r3
 8016402:	f7fd fe7b 	bl	80140fc <sync_fs>
 8016406:	4603      	mov	r3, r0
 8016408:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	7d1b      	ldrb	r3, [r3, #20]
 801640e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8016412:	b2da      	uxtb	r2, r3
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8016418:	7dfb      	ldrb	r3, [r7, #23]
}
 801641a:	4618      	mov	r0, r3
 801641c:	3718      	adds	r7, #24
 801641e:	46bd      	mov	sp, r7
 8016420:	bd80      	pop	{r7, pc}

08016422 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8016422:	b580      	push	{r7, lr}
 8016424:	b084      	sub	sp, #16
 8016426:	af00      	add	r7, sp, #0
 8016428:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801642a:	6878      	ldr	r0, [r7, #4]
 801642c:	f7ff ff7b 	bl	8016326 <f_sync>
 8016430:	4603      	mov	r3, r0
 8016432:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8016434:	7bfb      	ldrb	r3, [r7, #15]
 8016436:	2b00      	cmp	r3, #0
 8016438:	d118      	bne.n	801646c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	f107 0208 	add.w	r2, r7, #8
 8016440:	4611      	mov	r1, r2
 8016442:	4618      	mov	r0, r3
 8016444:	f7ff fbc4 	bl	8015bd0 <validate>
 8016448:	4603      	mov	r3, r0
 801644a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801644c:	7bfb      	ldrb	r3, [r7, #15]
 801644e:	2b00      	cmp	r3, #0
 8016450:	d10c      	bne.n	801646c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	691b      	ldr	r3, [r3, #16]
 8016456:	4618      	mov	r0, r3
 8016458:	f7fd fd7e 	bl	8013f58 <dec_lock>
 801645c:	4603      	mov	r3, r0
 801645e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8016460:	7bfb      	ldrb	r3, [r7, #15]
 8016462:	2b00      	cmp	r3, #0
 8016464:	d102      	bne.n	801646c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	2200      	movs	r2, #0
 801646a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801646c:	7bfb      	ldrb	r3, [r7, #15]
}
 801646e:	4618      	mov	r0, r3
 8016470:	3710      	adds	r7, #16
 8016472:	46bd      	mov	sp, r7
 8016474:	bd80      	pop	{r7, pc}

08016476 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8016476:	b580      	push	{r7, lr}
 8016478:	b090      	sub	sp, #64	@ 0x40
 801647a:	af00      	add	r7, sp, #0
 801647c:	6078      	str	r0, [r7, #4]
 801647e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	f107 0208 	add.w	r2, r7, #8
 8016486:	4611      	mov	r1, r2
 8016488:	4618      	mov	r0, r3
 801648a:	f7ff fba1 	bl	8015bd0 <validate>
 801648e:	4603      	mov	r3, r0
 8016490:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8016494:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016498:	2b00      	cmp	r3, #0
 801649a:	d103      	bne.n	80164a4 <f_lseek+0x2e>
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	7d5b      	ldrb	r3, [r3, #21]
 80164a0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80164a4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d002      	beq.n	80164b2 <f_lseek+0x3c>
 80164ac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80164b0:	e1e6      	b.n	8016880 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	f000 80d1 	beq.w	801665e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80164bc:	683b      	ldr	r3, [r7, #0]
 80164be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164c2:	d15a      	bne.n	801657a <f_lseek+0x104>
			tbl = fp->cltbl;
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164c8:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80164ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164cc:	1d1a      	adds	r2, r3, #4
 80164ce:	627a      	str	r2, [r7, #36]	@ 0x24
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	617b      	str	r3, [r7, #20]
 80164d4:	2302      	movs	r3, #2
 80164d6:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	689b      	ldr	r3, [r3, #8]
 80164dc:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80164de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d03a      	beq.n	801655a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80164e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164e6:	613b      	str	r3, [r7, #16]
 80164e8:	2300      	movs	r3, #0
 80164ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80164ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164ee:	3302      	adds	r3, #2
 80164f0:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 80164f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164f4:	60fb      	str	r3, [r7, #12]
 80164f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164f8:	3301      	adds	r3, #1
 80164fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016500:	4618      	mov	r0, r3
 8016502:	f7fd fe88 	bl	8014216 <get_fat>
 8016506:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8016508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801650a:	2b01      	cmp	r3, #1
 801650c:	d804      	bhi.n	8016518 <f_lseek+0xa2>
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	2202      	movs	r2, #2
 8016512:	755a      	strb	r2, [r3, #21]
 8016514:	2302      	movs	r3, #2
 8016516:	e1b3      	b.n	8016880 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801651a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801651e:	d104      	bne.n	801652a <f_lseek+0xb4>
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	2201      	movs	r2, #1
 8016524:	755a      	strb	r2, [r3, #21]
 8016526:	2301      	movs	r3, #1
 8016528:	e1aa      	b.n	8016880 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 801652a:	68fb      	ldr	r3, [r7, #12]
 801652c:	3301      	adds	r3, #1
 801652e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016530:	429a      	cmp	r2, r3
 8016532:	d0de      	beq.n	80164f2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8016534:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016536:	697b      	ldr	r3, [r7, #20]
 8016538:	429a      	cmp	r2, r3
 801653a:	d809      	bhi.n	8016550 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801653c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801653e:	1d1a      	adds	r2, r3, #4
 8016540:	627a      	str	r2, [r7, #36]	@ 0x24
 8016542:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016544:	601a      	str	r2, [r3, #0]
 8016546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016548:	1d1a      	adds	r2, r3, #4
 801654a:	627a      	str	r2, [r7, #36]	@ 0x24
 801654c:	693a      	ldr	r2, [r7, #16]
 801654e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8016550:	68bb      	ldr	r3, [r7, #8]
 8016552:	699b      	ldr	r3, [r3, #24]
 8016554:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016556:	429a      	cmp	r2, r3
 8016558:	d3c4      	bcc.n	80164e4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801655e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016560:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8016562:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016564:	697b      	ldr	r3, [r7, #20]
 8016566:	429a      	cmp	r2, r3
 8016568:	d803      	bhi.n	8016572 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801656a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801656c:	2200      	movs	r2, #0
 801656e:	601a      	str	r2, [r3, #0]
 8016570:	e184      	b.n	801687c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8016572:	2311      	movs	r3, #17
 8016574:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8016578:	e180      	b.n	801687c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	68db      	ldr	r3, [r3, #12]
 801657e:	683a      	ldr	r2, [r7, #0]
 8016580:	429a      	cmp	r2, r3
 8016582:	d902      	bls.n	801658a <f_lseek+0x114>
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	68db      	ldr	r3, [r3, #12]
 8016588:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801658a:	687b      	ldr	r3, [r7, #4]
 801658c:	683a      	ldr	r2, [r7, #0]
 801658e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8016590:	683b      	ldr	r3, [r7, #0]
 8016592:	2b00      	cmp	r3, #0
 8016594:	f000 8172 	beq.w	801687c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8016598:	683b      	ldr	r3, [r7, #0]
 801659a:	3b01      	subs	r3, #1
 801659c:	4619      	mov	r1, r3
 801659e:	6878      	ldr	r0, [r7, #4]
 80165a0:	f7fe f8c7 	bl	8014732 <clmt_clust>
 80165a4:	4602      	mov	r2, r0
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80165aa:	68ba      	ldr	r2, [r7, #8]
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	69db      	ldr	r3, [r3, #28]
 80165b0:	4619      	mov	r1, r3
 80165b2:	4610      	mov	r0, r2
 80165b4:	f7fd fe10 	bl	80141d8 <clust2sect>
 80165b8:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80165ba:	69bb      	ldr	r3, [r7, #24]
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d104      	bne.n	80165ca <f_lseek+0x154>
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	2202      	movs	r2, #2
 80165c4:	755a      	strb	r2, [r3, #21]
 80165c6:	2302      	movs	r3, #2
 80165c8:	e15a      	b.n	8016880 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80165ca:	683b      	ldr	r3, [r7, #0]
 80165cc:	3b01      	subs	r3, #1
 80165ce:	0a5b      	lsrs	r3, r3, #9
 80165d0:	68ba      	ldr	r2, [r7, #8]
 80165d2:	8952      	ldrh	r2, [r2, #10]
 80165d4:	3a01      	subs	r2, #1
 80165d6:	4013      	ands	r3, r2
 80165d8:	69ba      	ldr	r2, [r7, #24]
 80165da:	4413      	add	r3, r2
 80165dc:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	699b      	ldr	r3, [r3, #24]
 80165e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80165e6:	2b00      	cmp	r3, #0
 80165e8:	f000 8148 	beq.w	801687c <f_lseek+0x406>
 80165ec:	687b      	ldr	r3, [r7, #4]
 80165ee:	6a1b      	ldr	r3, [r3, #32]
 80165f0:	69ba      	ldr	r2, [r7, #24]
 80165f2:	429a      	cmp	r2, r3
 80165f4:	f000 8142 	beq.w	801687c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80165f8:	687b      	ldr	r3, [r7, #4]
 80165fa:	7d1b      	ldrb	r3, [r3, #20]
 80165fc:	b25b      	sxtb	r3, r3
 80165fe:	2b00      	cmp	r3, #0
 8016600:	da18      	bge.n	8016634 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016602:	68bb      	ldr	r3, [r7, #8]
 8016604:	7858      	ldrb	r0, [r3, #1]
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801660c:	687b      	ldr	r3, [r7, #4]
 801660e:	6a1a      	ldr	r2, [r3, #32]
 8016610:	2301      	movs	r3, #1
 8016612:	f7fd fa55 	bl	8013ac0 <disk_write>
 8016616:	4603      	mov	r3, r0
 8016618:	2b00      	cmp	r3, #0
 801661a:	d004      	beq.n	8016626 <f_lseek+0x1b0>
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	2201      	movs	r2, #1
 8016620:	755a      	strb	r2, [r3, #21]
 8016622:	2301      	movs	r3, #1
 8016624:	e12c      	b.n	8016880 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	7d1b      	ldrb	r3, [r3, #20]
 801662a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801662e:	b2da      	uxtb	r2, r3
 8016630:	687b      	ldr	r3, [r7, #4]
 8016632:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8016634:	68bb      	ldr	r3, [r7, #8]
 8016636:	7858      	ldrb	r0, [r3, #1]
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801663e:	2301      	movs	r3, #1
 8016640:	69ba      	ldr	r2, [r7, #24]
 8016642:	f7fd fa1d 	bl	8013a80 <disk_read>
 8016646:	4603      	mov	r3, r0
 8016648:	2b00      	cmp	r3, #0
 801664a:	d004      	beq.n	8016656 <f_lseek+0x1e0>
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	2201      	movs	r2, #1
 8016650:	755a      	strb	r2, [r3, #21]
 8016652:	2301      	movs	r3, #1
 8016654:	e114      	b.n	8016880 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	69ba      	ldr	r2, [r7, #24]
 801665a:	621a      	str	r2, [r3, #32]
 801665c:	e10e      	b.n	801687c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	68db      	ldr	r3, [r3, #12]
 8016662:	683a      	ldr	r2, [r7, #0]
 8016664:	429a      	cmp	r2, r3
 8016666:	d908      	bls.n	801667a <f_lseek+0x204>
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	7d1b      	ldrb	r3, [r3, #20]
 801666c:	f003 0302 	and.w	r3, r3, #2
 8016670:	2b00      	cmp	r3, #0
 8016672:	d102      	bne.n	801667a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	68db      	ldr	r3, [r3, #12]
 8016678:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	699b      	ldr	r3, [r3, #24]
 801667e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8016680:	2300      	movs	r3, #0
 8016682:	637b      	str	r3, [r7, #52]	@ 0x34
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016688:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801668a:	683b      	ldr	r3, [r7, #0]
 801668c:	2b00      	cmp	r3, #0
 801668e:	f000 80a7 	beq.w	80167e0 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8016692:	68bb      	ldr	r3, [r7, #8]
 8016694:	895b      	ldrh	r3, [r3, #10]
 8016696:	025b      	lsls	r3, r3, #9
 8016698:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 801669a:	6a3b      	ldr	r3, [r7, #32]
 801669c:	2b00      	cmp	r3, #0
 801669e:	d01b      	beq.n	80166d8 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80166a0:	683b      	ldr	r3, [r7, #0]
 80166a2:	1e5a      	subs	r2, r3, #1
 80166a4:	69fb      	ldr	r3, [r7, #28]
 80166a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80166aa:	6a3b      	ldr	r3, [r7, #32]
 80166ac:	1e59      	subs	r1, r3, #1
 80166ae:	69fb      	ldr	r3, [r7, #28]
 80166b0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80166b4:	429a      	cmp	r2, r3
 80166b6:	d30f      	bcc.n	80166d8 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80166b8:	6a3b      	ldr	r3, [r7, #32]
 80166ba:	1e5a      	subs	r2, r3, #1
 80166bc:	69fb      	ldr	r3, [r7, #28]
 80166be:	425b      	negs	r3, r3
 80166c0:	401a      	ands	r2, r3
 80166c2:	687b      	ldr	r3, [r7, #4]
 80166c4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80166c6:	687b      	ldr	r3, [r7, #4]
 80166c8:	699b      	ldr	r3, [r3, #24]
 80166ca:	683a      	ldr	r2, [r7, #0]
 80166cc:	1ad3      	subs	r3, r2, r3
 80166ce:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	69db      	ldr	r3, [r3, #28]
 80166d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80166d6:	e022      	b.n	801671e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	689b      	ldr	r3, [r3, #8]
 80166dc:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80166de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d119      	bne.n	8016718 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	2100      	movs	r1, #0
 80166e8:	4618      	mov	r0, r3
 80166ea:	f7fd ff8a 	bl	8014602 <create_chain>
 80166ee:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80166f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166f2:	2b01      	cmp	r3, #1
 80166f4:	d104      	bne.n	8016700 <f_lseek+0x28a>
 80166f6:	687b      	ldr	r3, [r7, #4]
 80166f8:	2202      	movs	r2, #2
 80166fa:	755a      	strb	r2, [r3, #21]
 80166fc:	2302      	movs	r3, #2
 80166fe:	e0bf      	b.n	8016880 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016706:	d104      	bne.n	8016712 <f_lseek+0x29c>
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	2201      	movs	r2, #1
 801670c:	755a      	strb	r2, [r3, #21]
 801670e:	2301      	movs	r3, #1
 8016710:	e0b6      	b.n	8016880 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8016712:	687b      	ldr	r3, [r7, #4]
 8016714:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016716:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8016718:	687b      	ldr	r3, [r7, #4]
 801671a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801671c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801671e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016720:	2b00      	cmp	r3, #0
 8016722:	d05d      	beq.n	80167e0 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8016724:	e03a      	b.n	801679c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8016726:	683a      	ldr	r2, [r7, #0]
 8016728:	69fb      	ldr	r3, [r7, #28]
 801672a:	1ad3      	subs	r3, r2, r3
 801672c:	603b      	str	r3, [r7, #0]
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	699a      	ldr	r2, [r3, #24]
 8016732:	69fb      	ldr	r3, [r7, #28]
 8016734:	441a      	add	r2, r3
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	7d1b      	ldrb	r3, [r3, #20]
 801673e:	f003 0302 	and.w	r3, r3, #2
 8016742:	2b00      	cmp	r3, #0
 8016744:	d00b      	beq.n	801675e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8016746:	687b      	ldr	r3, [r7, #4]
 8016748:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801674a:	4618      	mov	r0, r3
 801674c:	f7fd ff59 	bl	8014602 <create_chain>
 8016750:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8016752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016754:	2b00      	cmp	r3, #0
 8016756:	d108      	bne.n	801676a <f_lseek+0x2f4>
							ofs = 0; break;
 8016758:	2300      	movs	r3, #0
 801675a:	603b      	str	r3, [r7, #0]
 801675c:	e022      	b.n	80167a4 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016762:	4618      	mov	r0, r3
 8016764:	f7fd fd57 	bl	8014216 <get_fat>
 8016768:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801676a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801676c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016770:	d104      	bne.n	801677c <f_lseek+0x306>
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	2201      	movs	r2, #1
 8016776:	755a      	strb	r2, [r3, #21]
 8016778:	2301      	movs	r3, #1
 801677a:	e081      	b.n	8016880 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801677c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801677e:	2b01      	cmp	r3, #1
 8016780:	d904      	bls.n	801678c <f_lseek+0x316>
 8016782:	68bb      	ldr	r3, [r7, #8]
 8016784:	699b      	ldr	r3, [r3, #24]
 8016786:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016788:	429a      	cmp	r2, r3
 801678a:	d304      	bcc.n	8016796 <f_lseek+0x320>
 801678c:	687b      	ldr	r3, [r7, #4]
 801678e:	2202      	movs	r2, #2
 8016790:	755a      	strb	r2, [r3, #21]
 8016792:	2302      	movs	r3, #2
 8016794:	e074      	b.n	8016880 <f_lseek+0x40a>
					fp->clust = clst;
 8016796:	687b      	ldr	r3, [r7, #4]
 8016798:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801679a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801679c:	683a      	ldr	r2, [r7, #0]
 801679e:	69fb      	ldr	r3, [r7, #28]
 80167a0:	429a      	cmp	r2, r3
 80167a2:	d8c0      	bhi.n	8016726 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	699a      	ldr	r2, [r3, #24]
 80167a8:	683b      	ldr	r3, [r7, #0]
 80167aa:	441a      	add	r2, r3
 80167ac:	687b      	ldr	r3, [r7, #4]
 80167ae:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80167b0:	683b      	ldr	r3, [r7, #0]
 80167b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80167b6:	2b00      	cmp	r3, #0
 80167b8:	d012      	beq.n	80167e0 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80167ba:	68bb      	ldr	r3, [r7, #8]
 80167bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80167be:	4618      	mov	r0, r3
 80167c0:	f7fd fd0a 	bl	80141d8 <clust2sect>
 80167c4:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80167c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d104      	bne.n	80167d6 <f_lseek+0x360>
 80167cc:	687b      	ldr	r3, [r7, #4]
 80167ce:	2202      	movs	r2, #2
 80167d0:	755a      	strb	r2, [r3, #21]
 80167d2:	2302      	movs	r3, #2
 80167d4:	e054      	b.n	8016880 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80167d6:	683b      	ldr	r3, [r7, #0]
 80167d8:	0a5b      	lsrs	r3, r3, #9
 80167da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80167dc:	4413      	add	r3, r2
 80167de:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80167e0:	687b      	ldr	r3, [r7, #4]
 80167e2:	699a      	ldr	r2, [r3, #24]
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	68db      	ldr	r3, [r3, #12]
 80167e8:	429a      	cmp	r2, r3
 80167ea:	d90a      	bls.n	8016802 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	699a      	ldr	r2, [r3, #24]
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80167f4:	687b      	ldr	r3, [r7, #4]
 80167f6:	7d1b      	ldrb	r3, [r3, #20]
 80167f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80167fc:	b2da      	uxtb	r2, r3
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8016802:	687b      	ldr	r3, [r7, #4]
 8016804:	699b      	ldr	r3, [r3, #24]
 8016806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801680a:	2b00      	cmp	r3, #0
 801680c:	d036      	beq.n	801687c <f_lseek+0x406>
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	6a1b      	ldr	r3, [r3, #32]
 8016812:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016814:	429a      	cmp	r2, r3
 8016816:	d031      	beq.n	801687c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8016818:	687b      	ldr	r3, [r7, #4]
 801681a:	7d1b      	ldrb	r3, [r3, #20]
 801681c:	b25b      	sxtb	r3, r3
 801681e:	2b00      	cmp	r3, #0
 8016820:	da18      	bge.n	8016854 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016822:	68bb      	ldr	r3, [r7, #8]
 8016824:	7858      	ldrb	r0, [r3, #1]
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801682c:	687b      	ldr	r3, [r7, #4]
 801682e:	6a1a      	ldr	r2, [r3, #32]
 8016830:	2301      	movs	r3, #1
 8016832:	f7fd f945 	bl	8013ac0 <disk_write>
 8016836:	4603      	mov	r3, r0
 8016838:	2b00      	cmp	r3, #0
 801683a:	d004      	beq.n	8016846 <f_lseek+0x3d0>
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	2201      	movs	r2, #1
 8016840:	755a      	strb	r2, [r3, #21]
 8016842:	2301      	movs	r3, #1
 8016844:	e01c      	b.n	8016880 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016846:	687b      	ldr	r3, [r7, #4]
 8016848:	7d1b      	ldrb	r3, [r3, #20]
 801684a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801684e:	b2da      	uxtb	r2, r3
 8016850:	687b      	ldr	r3, [r7, #4]
 8016852:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8016854:	68bb      	ldr	r3, [r7, #8]
 8016856:	7858      	ldrb	r0, [r3, #1]
 8016858:	687b      	ldr	r3, [r7, #4]
 801685a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801685e:	2301      	movs	r3, #1
 8016860:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016862:	f7fd f90d 	bl	8013a80 <disk_read>
 8016866:	4603      	mov	r3, r0
 8016868:	2b00      	cmp	r3, #0
 801686a:	d004      	beq.n	8016876 <f_lseek+0x400>
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	2201      	movs	r2, #1
 8016870:	755a      	strb	r2, [r3, #21]
 8016872:	2301      	movs	r3, #1
 8016874:	e004      	b.n	8016880 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801687a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 801687c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8016880:	4618      	mov	r0, r3
 8016882:	3740      	adds	r7, #64	@ 0x40
 8016884:	46bd      	mov	sp, r7
 8016886:	bd80      	pop	{r7, pc}

08016888 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016888:	b480      	push	{r7}
 801688a:	b087      	sub	sp, #28
 801688c:	af00      	add	r7, sp, #0
 801688e:	60f8      	str	r0, [r7, #12]
 8016890:	60b9      	str	r1, [r7, #8]
 8016892:	4613      	mov	r3, r2
 8016894:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8016896:	2301      	movs	r3, #1
 8016898:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801689a:	2300      	movs	r3, #0
 801689c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801689e:	4b1f      	ldr	r3, [pc, #124]	@ (801691c <FATFS_LinkDriverEx+0x94>)
 80168a0:	7a5b      	ldrb	r3, [r3, #9]
 80168a2:	b2db      	uxtb	r3, r3
 80168a4:	2b00      	cmp	r3, #0
 80168a6:	d131      	bne.n	801690c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80168a8:	4b1c      	ldr	r3, [pc, #112]	@ (801691c <FATFS_LinkDriverEx+0x94>)
 80168aa:	7a5b      	ldrb	r3, [r3, #9]
 80168ac:	b2db      	uxtb	r3, r3
 80168ae:	461a      	mov	r2, r3
 80168b0:	4b1a      	ldr	r3, [pc, #104]	@ (801691c <FATFS_LinkDriverEx+0x94>)
 80168b2:	2100      	movs	r1, #0
 80168b4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80168b6:	4b19      	ldr	r3, [pc, #100]	@ (801691c <FATFS_LinkDriverEx+0x94>)
 80168b8:	7a5b      	ldrb	r3, [r3, #9]
 80168ba:	b2db      	uxtb	r3, r3
 80168bc:	4a17      	ldr	r2, [pc, #92]	@ (801691c <FATFS_LinkDriverEx+0x94>)
 80168be:	009b      	lsls	r3, r3, #2
 80168c0:	4413      	add	r3, r2
 80168c2:	68fa      	ldr	r2, [r7, #12]
 80168c4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80168c6:	4b15      	ldr	r3, [pc, #84]	@ (801691c <FATFS_LinkDriverEx+0x94>)
 80168c8:	7a5b      	ldrb	r3, [r3, #9]
 80168ca:	b2db      	uxtb	r3, r3
 80168cc:	461a      	mov	r2, r3
 80168ce:	4b13      	ldr	r3, [pc, #76]	@ (801691c <FATFS_LinkDriverEx+0x94>)
 80168d0:	4413      	add	r3, r2
 80168d2:	79fa      	ldrb	r2, [r7, #7]
 80168d4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80168d6:	4b11      	ldr	r3, [pc, #68]	@ (801691c <FATFS_LinkDriverEx+0x94>)
 80168d8:	7a5b      	ldrb	r3, [r3, #9]
 80168da:	b2db      	uxtb	r3, r3
 80168dc:	1c5a      	adds	r2, r3, #1
 80168de:	b2d1      	uxtb	r1, r2
 80168e0:	4a0e      	ldr	r2, [pc, #56]	@ (801691c <FATFS_LinkDriverEx+0x94>)
 80168e2:	7251      	strb	r1, [r2, #9]
 80168e4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80168e6:	7dbb      	ldrb	r3, [r7, #22]
 80168e8:	3330      	adds	r3, #48	@ 0x30
 80168ea:	b2da      	uxtb	r2, r3
 80168ec:	68bb      	ldr	r3, [r7, #8]
 80168ee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80168f0:	68bb      	ldr	r3, [r7, #8]
 80168f2:	3301      	adds	r3, #1
 80168f4:	223a      	movs	r2, #58	@ 0x3a
 80168f6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80168f8:	68bb      	ldr	r3, [r7, #8]
 80168fa:	3302      	adds	r3, #2
 80168fc:	222f      	movs	r2, #47	@ 0x2f
 80168fe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016900:	68bb      	ldr	r3, [r7, #8]
 8016902:	3303      	adds	r3, #3
 8016904:	2200      	movs	r2, #0
 8016906:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8016908:	2300      	movs	r3, #0
 801690a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801690c:	7dfb      	ldrb	r3, [r7, #23]
}
 801690e:	4618      	mov	r0, r3
 8016910:	371c      	adds	r7, #28
 8016912:	46bd      	mov	sp, r7
 8016914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016918:	4770      	bx	lr
 801691a:	bf00      	nop
 801691c:	20002b34 	.word	0x20002b34

08016920 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8016920:	b580      	push	{r7, lr}
 8016922:	b082      	sub	sp, #8
 8016924:	af00      	add	r7, sp, #0
 8016926:	6078      	str	r0, [r7, #4]
 8016928:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801692a:	2200      	movs	r2, #0
 801692c:	6839      	ldr	r1, [r7, #0]
 801692e:	6878      	ldr	r0, [r7, #4]
 8016930:	f7ff ffaa 	bl	8016888 <FATFS_LinkDriverEx>
 8016934:	4603      	mov	r3, r0
}
 8016936:	4618      	mov	r0, r3
 8016938:	3708      	adds	r7, #8
 801693a:	46bd      	mov	sp, r7
 801693c:	bd80      	pop	{r7, pc}
	...

08016940 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8016940:	b480      	push	{r7}
 8016942:	b085      	sub	sp, #20
 8016944:	af00      	add	r7, sp, #0
 8016946:	4603      	mov	r3, r0
 8016948:	6039      	str	r1, [r7, #0]
 801694a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801694c:	88fb      	ldrh	r3, [r7, #6]
 801694e:	2b7f      	cmp	r3, #127	@ 0x7f
 8016950:	d802      	bhi.n	8016958 <ff_convert+0x18>
		c = chr;
 8016952:	88fb      	ldrh	r3, [r7, #6]
 8016954:	81fb      	strh	r3, [r7, #14]
 8016956:	e025      	b.n	80169a4 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8016958:	683b      	ldr	r3, [r7, #0]
 801695a:	2b00      	cmp	r3, #0
 801695c:	d00b      	beq.n	8016976 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801695e:	88fb      	ldrh	r3, [r7, #6]
 8016960:	2bff      	cmp	r3, #255	@ 0xff
 8016962:	d805      	bhi.n	8016970 <ff_convert+0x30>
 8016964:	88fb      	ldrh	r3, [r7, #6]
 8016966:	3b80      	subs	r3, #128	@ 0x80
 8016968:	4a12      	ldr	r2, [pc, #72]	@ (80169b4 <ff_convert+0x74>)
 801696a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801696e:	e000      	b.n	8016972 <ff_convert+0x32>
 8016970:	2300      	movs	r3, #0
 8016972:	81fb      	strh	r3, [r7, #14]
 8016974:	e016      	b.n	80169a4 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8016976:	2300      	movs	r3, #0
 8016978:	81fb      	strh	r3, [r7, #14]
 801697a:	e009      	b.n	8016990 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801697c:	89fb      	ldrh	r3, [r7, #14]
 801697e:	4a0d      	ldr	r2, [pc, #52]	@ (80169b4 <ff_convert+0x74>)
 8016980:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016984:	88fa      	ldrh	r2, [r7, #6]
 8016986:	429a      	cmp	r2, r3
 8016988:	d006      	beq.n	8016998 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801698a:	89fb      	ldrh	r3, [r7, #14]
 801698c:	3301      	adds	r3, #1
 801698e:	81fb      	strh	r3, [r7, #14]
 8016990:	89fb      	ldrh	r3, [r7, #14]
 8016992:	2b7f      	cmp	r3, #127	@ 0x7f
 8016994:	d9f2      	bls.n	801697c <ff_convert+0x3c>
 8016996:	e000      	b.n	801699a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8016998:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801699a:	89fb      	ldrh	r3, [r7, #14]
 801699c:	3380      	adds	r3, #128	@ 0x80
 801699e:	b29b      	uxth	r3, r3
 80169a0:	b2db      	uxtb	r3, r3
 80169a2:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80169a4:	89fb      	ldrh	r3, [r7, #14]
}
 80169a6:	4618      	mov	r0, r3
 80169a8:	3714      	adds	r7, #20
 80169aa:	46bd      	mov	sp, r7
 80169ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169b0:	4770      	bx	lr
 80169b2:	bf00      	nop
 80169b4:	0801c258 	.word	0x0801c258

080169b8 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80169b8:	b480      	push	{r7}
 80169ba:	b087      	sub	sp, #28
 80169bc:	af00      	add	r7, sp, #0
 80169be:	4603      	mov	r3, r0
 80169c0:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80169c2:	88fb      	ldrh	r3, [r7, #6]
 80169c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80169c8:	d201      	bcs.n	80169ce <ff_wtoupper+0x16>
 80169ca:	4b3e      	ldr	r3, [pc, #248]	@ (8016ac4 <ff_wtoupper+0x10c>)
 80169cc:	e000      	b.n	80169d0 <ff_wtoupper+0x18>
 80169ce:	4b3e      	ldr	r3, [pc, #248]	@ (8016ac8 <ff_wtoupper+0x110>)
 80169d0:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80169d2:	697b      	ldr	r3, [r7, #20]
 80169d4:	1c9a      	adds	r2, r3, #2
 80169d6:	617a      	str	r2, [r7, #20]
 80169d8:	881b      	ldrh	r3, [r3, #0]
 80169da:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80169dc:	8a7b      	ldrh	r3, [r7, #18]
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d068      	beq.n	8016ab4 <ff_wtoupper+0xfc>
 80169e2:	88fa      	ldrh	r2, [r7, #6]
 80169e4:	8a7b      	ldrh	r3, [r7, #18]
 80169e6:	429a      	cmp	r2, r3
 80169e8:	d364      	bcc.n	8016ab4 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80169ea:	697b      	ldr	r3, [r7, #20]
 80169ec:	1c9a      	adds	r2, r3, #2
 80169ee:	617a      	str	r2, [r7, #20]
 80169f0:	881b      	ldrh	r3, [r3, #0]
 80169f2:	823b      	strh	r3, [r7, #16]
 80169f4:	8a3b      	ldrh	r3, [r7, #16]
 80169f6:	0a1b      	lsrs	r3, r3, #8
 80169f8:	81fb      	strh	r3, [r7, #14]
 80169fa:	8a3b      	ldrh	r3, [r7, #16]
 80169fc:	b2db      	uxtb	r3, r3
 80169fe:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8016a00:	88fa      	ldrh	r2, [r7, #6]
 8016a02:	8a79      	ldrh	r1, [r7, #18]
 8016a04:	8a3b      	ldrh	r3, [r7, #16]
 8016a06:	440b      	add	r3, r1
 8016a08:	429a      	cmp	r2, r3
 8016a0a:	da49      	bge.n	8016aa0 <ff_wtoupper+0xe8>
			switch (cmd) {
 8016a0c:	89fb      	ldrh	r3, [r7, #14]
 8016a0e:	2b08      	cmp	r3, #8
 8016a10:	d84f      	bhi.n	8016ab2 <ff_wtoupper+0xfa>
 8016a12:	a201      	add	r2, pc, #4	@ (adr r2, 8016a18 <ff_wtoupper+0x60>)
 8016a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016a18:	08016a3d 	.word	0x08016a3d
 8016a1c:	08016a4f 	.word	0x08016a4f
 8016a20:	08016a65 	.word	0x08016a65
 8016a24:	08016a6d 	.word	0x08016a6d
 8016a28:	08016a75 	.word	0x08016a75
 8016a2c:	08016a7d 	.word	0x08016a7d
 8016a30:	08016a85 	.word	0x08016a85
 8016a34:	08016a8d 	.word	0x08016a8d
 8016a38:	08016a95 	.word	0x08016a95
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8016a3c:	88fa      	ldrh	r2, [r7, #6]
 8016a3e:	8a7b      	ldrh	r3, [r7, #18]
 8016a40:	1ad3      	subs	r3, r2, r3
 8016a42:	005b      	lsls	r3, r3, #1
 8016a44:	697a      	ldr	r2, [r7, #20]
 8016a46:	4413      	add	r3, r2
 8016a48:	881b      	ldrh	r3, [r3, #0]
 8016a4a:	80fb      	strh	r3, [r7, #6]
 8016a4c:	e027      	b.n	8016a9e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8016a4e:	88fa      	ldrh	r2, [r7, #6]
 8016a50:	8a7b      	ldrh	r3, [r7, #18]
 8016a52:	1ad3      	subs	r3, r2, r3
 8016a54:	b29b      	uxth	r3, r3
 8016a56:	f003 0301 	and.w	r3, r3, #1
 8016a5a:	b29b      	uxth	r3, r3
 8016a5c:	88fa      	ldrh	r2, [r7, #6]
 8016a5e:	1ad3      	subs	r3, r2, r3
 8016a60:	80fb      	strh	r3, [r7, #6]
 8016a62:	e01c      	b.n	8016a9e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8016a64:	88fb      	ldrh	r3, [r7, #6]
 8016a66:	3b10      	subs	r3, #16
 8016a68:	80fb      	strh	r3, [r7, #6]
 8016a6a:	e018      	b.n	8016a9e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8016a6c:	88fb      	ldrh	r3, [r7, #6]
 8016a6e:	3b20      	subs	r3, #32
 8016a70:	80fb      	strh	r3, [r7, #6]
 8016a72:	e014      	b.n	8016a9e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8016a74:	88fb      	ldrh	r3, [r7, #6]
 8016a76:	3b30      	subs	r3, #48	@ 0x30
 8016a78:	80fb      	strh	r3, [r7, #6]
 8016a7a:	e010      	b.n	8016a9e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8016a7c:	88fb      	ldrh	r3, [r7, #6]
 8016a7e:	3b1a      	subs	r3, #26
 8016a80:	80fb      	strh	r3, [r7, #6]
 8016a82:	e00c      	b.n	8016a9e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8016a84:	88fb      	ldrh	r3, [r7, #6]
 8016a86:	3308      	adds	r3, #8
 8016a88:	80fb      	strh	r3, [r7, #6]
 8016a8a:	e008      	b.n	8016a9e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8016a8c:	88fb      	ldrh	r3, [r7, #6]
 8016a8e:	3b50      	subs	r3, #80	@ 0x50
 8016a90:	80fb      	strh	r3, [r7, #6]
 8016a92:	e004      	b.n	8016a9e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8016a94:	88fb      	ldrh	r3, [r7, #6]
 8016a96:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8016a9a:	80fb      	strh	r3, [r7, #6]
 8016a9c:	bf00      	nop
			}
			break;
 8016a9e:	e008      	b.n	8016ab2 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8016aa0:	89fb      	ldrh	r3, [r7, #14]
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	d195      	bne.n	80169d2 <ff_wtoupper+0x1a>
 8016aa6:	8a3b      	ldrh	r3, [r7, #16]
 8016aa8:	005b      	lsls	r3, r3, #1
 8016aaa:	697a      	ldr	r2, [r7, #20]
 8016aac:	4413      	add	r3, r2
 8016aae:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8016ab0:	e78f      	b.n	80169d2 <ff_wtoupper+0x1a>
			break;
 8016ab2:	bf00      	nop
	}

	return chr;
 8016ab4:	88fb      	ldrh	r3, [r7, #6]
}
 8016ab6:	4618      	mov	r0, r3
 8016ab8:	371c      	adds	r7, #28
 8016aba:	46bd      	mov	sp, r7
 8016abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ac0:	4770      	bx	lr
 8016ac2:	bf00      	nop
 8016ac4:	0801c358 	.word	0x0801c358
 8016ac8:	0801c54c 	.word	0x0801c54c

08016acc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8016acc:	b580      	push	{r7, lr}
 8016ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8016ad0:	2200      	movs	r2, #0
 8016ad2:	4912      	ldr	r1, [pc, #72]	@ (8016b1c <MX_USB_Device_Init+0x50>)
 8016ad4:	4812      	ldr	r0, [pc, #72]	@ (8016b20 <MX_USB_Device_Init+0x54>)
 8016ad6:	f7fb fe71 	bl	80127bc <USBD_Init>
 8016ada:	4603      	mov	r3, r0
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d001      	beq.n	8016ae4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8016ae0:	f7ed fbf6 	bl	80042d0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8016ae4:	490f      	ldr	r1, [pc, #60]	@ (8016b24 <MX_USB_Device_Init+0x58>)
 8016ae6:	480e      	ldr	r0, [pc, #56]	@ (8016b20 <MX_USB_Device_Init+0x54>)
 8016ae8:	f7fb fe98 	bl	801281c <USBD_RegisterClass>
 8016aec:	4603      	mov	r3, r0
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d001      	beq.n	8016af6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8016af2:	f7ed fbed 	bl	80042d0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8016af6:	490c      	ldr	r1, [pc, #48]	@ (8016b28 <MX_USB_Device_Init+0x5c>)
 8016af8:	4809      	ldr	r0, [pc, #36]	@ (8016b20 <MX_USB_Device_Init+0x54>)
 8016afa:	f7fb fdb9 	bl	8012670 <USBD_CDC_RegisterInterface>
 8016afe:	4603      	mov	r3, r0
 8016b00:	2b00      	cmp	r3, #0
 8016b02:	d001      	beq.n	8016b08 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8016b04:	f7ed fbe4 	bl	80042d0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8016b08:	4805      	ldr	r0, [pc, #20]	@ (8016b20 <MX_USB_Device_Init+0x54>)
 8016b0a:	f7fb feae 	bl	801286a <USBD_Start>
 8016b0e:	4603      	mov	r3, r0
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	d001      	beq.n	8016b18 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8016b14:	f7ed fbdc 	bl	80042d0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8016b18:	bf00      	nop
 8016b1a:	bd80      	pop	{r7, pc}
 8016b1c:	2000014c 	.word	0x2000014c
 8016b20:	20002b40 	.word	0x20002b40
 8016b24:	20000034 	.word	0x20000034
 8016b28:	20000138 	.word	0x20000138

08016b2c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8016b2c:	b580      	push	{r7, lr}
 8016b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8016b30:	2200      	movs	r2, #0
 8016b32:	4905      	ldr	r1, [pc, #20]	@ (8016b48 <CDC_Init_FS+0x1c>)
 8016b34:	4805      	ldr	r0, [pc, #20]	@ (8016b4c <CDC_Init_FS+0x20>)
 8016b36:	f7fb fdb0 	bl	801269a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8016b3a:	4905      	ldr	r1, [pc, #20]	@ (8016b50 <CDC_Init_FS+0x24>)
 8016b3c:	4803      	ldr	r0, [pc, #12]	@ (8016b4c <CDC_Init_FS+0x20>)
 8016b3e:	f7fb fdca 	bl	80126d6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8016b42:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8016b44:	4618      	mov	r0, r3
 8016b46:	bd80      	pop	{r7, pc}
 8016b48:	20003210 	.word	0x20003210
 8016b4c:	20002b40 	.word	0x20002b40
 8016b50:	20002e10 	.word	0x20002e10

08016b54 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8016b54:	b480      	push	{r7}
 8016b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8016b58:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8016b5a:	4618      	mov	r0, r3
 8016b5c:	46bd      	mov	sp, r7
 8016b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b62:	4770      	bx	lr

08016b64 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8016b64:	b480      	push	{r7}
 8016b66:	b083      	sub	sp, #12
 8016b68:	af00      	add	r7, sp, #0
 8016b6a:	4603      	mov	r3, r0
 8016b6c:	6039      	str	r1, [r7, #0]
 8016b6e:	71fb      	strb	r3, [r7, #7]
 8016b70:	4613      	mov	r3, r2
 8016b72:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8016b74:	79fb      	ldrb	r3, [r7, #7]
 8016b76:	2b23      	cmp	r3, #35	@ 0x23
 8016b78:	d84a      	bhi.n	8016c10 <CDC_Control_FS+0xac>
 8016b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8016b80 <CDC_Control_FS+0x1c>)
 8016b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b80:	08016c11 	.word	0x08016c11
 8016b84:	08016c11 	.word	0x08016c11
 8016b88:	08016c11 	.word	0x08016c11
 8016b8c:	08016c11 	.word	0x08016c11
 8016b90:	08016c11 	.word	0x08016c11
 8016b94:	08016c11 	.word	0x08016c11
 8016b98:	08016c11 	.word	0x08016c11
 8016b9c:	08016c11 	.word	0x08016c11
 8016ba0:	08016c11 	.word	0x08016c11
 8016ba4:	08016c11 	.word	0x08016c11
 8016ba8:	08016c11 	.word	0x08016c11
 8016bac:	08016c11 	.word	0x08016c11
 8016bb0:	08016c11 	.word	0x08016c11
 8016bb4:	08016c11 	.word	0x08016c11
 8016bb8:	08016c11 	.word	0x08016c11
 8016bbc:	08016c11 	.word	0x08016c11
 8016bc0:	08016c11 	.word	0x08016c11
 8016bc4:	08016c11 	.word	0x08016c11
 8016bc8:	08016c11 	.word	0x08016c11
 8016bcc:	08016c11 	.word	0x08016c11
 8016bd0:	08016c11 	.word	0x08016c11
 8016bd4:	08016c11 	.word	0x08016c11
 8016bd8:	08016c11 	.word	0x08016c11
 8016bdc:	08016c11 	.word	0x08016c11
 8016be0:	08016c11 	.word	0x08016c11
 8016be4:	08016c11 	.word	0x08016c11
 8016be8:	08016c11 	.word	0x08016c11
 8016bec:	08016c11 	.word	0x08016c11
 8016bf0:	08016c11 	.word	0x08016c11
 8016bf4:	08016c11 	.word	0x08016c11
 8016bf8:	08016c11 	.word	0x08016c11
 8016bfc:	08016c11 	.word	0x08016c11
 8016c00:	08016c11 	.word	0x08016c11
 8016c04:	08016c11 	.word	0x08016c11
 8016c08:	08016c11 	.word	0x08016c11
 8016c0c:	08016c11 	.word	0x08016c11
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8016c10:	bf00      	nop
  }

  return (USBD_OK);
 8016c12:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8016c14:	4618      	mov	r0, r3
 8016c16:	370c      	adds	r7, #12
 8016c18:	46bd      	mov	sp, r7
 8016c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c1e:	4770      	bx	lr

08016c20 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8016c20:	b580      	push	{r7, lr}
 8016c22:	b082      	sub	sp, #8
 8016c24:	af00      	add	r7, sp, #0
 8016c26:	6078      	str	r0, [r7, #4]
 8016c28:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8016c2a:	6879      	ldr	r1, [r7, #4]
 8016c2c:	4805      	ldr	r0, [pc, #20]	@ (8016c44 <CDC_Receive_FS+0x24>)
 8016c2e:	f7fb fd52 	bl	80126d6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8016c32:	4804      	ldr	r0, [pc, #16]	@ (8016c44 <CDC_Receive_FS+0x24>)
 8016c34:	f7fb fd98 	bl	8012768 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8016c38:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8016c3a:	4618      	mov	r0, r3
 8016c3c:	3708      	adds	r7, #8
 8016c3e:	46bd      	mov	sp, r7
 8016c40:	bd80      	pop	{r7, pc}
 8016c42:	bf00      	nop
 8016c44:	20002b40 	.word	0x20002b40

08016c48 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8016c48:	b580      	push	{r7, lr}
 8016c4a:	b084      	sub	sp, #16
 8016c4c:	af00      	add	r7, sp, #0
 8016c4e:	6078      	str	r0, [r7, #4]
 8016c50:	460b      	mov	r3, r1
 8016c52:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8016c54:	2300      	movs	r3, #0
 8016c56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8016c58:	4b0d      	ldr	r3, [pc, #52]	@ (8016c90 <CDC_Transmit_FS+0x48>)
 8016c5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8016c5e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8016c60:	68bb      	ldr	r3, [r7, #8]
 8016c62:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8016c66:	2b00      	cmp	r3, #0
 8016c68:	d001      	beq.n	8016c6e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8016c6a:	2301      	movs	r3, #1
 8016c6c:	e00b      	b.n	8016c86 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8016c6e:	887b      	ldrh	r3, [r7, #2]
 8016c70:	461a      	mov	r2, r3
 8016c72:	6879      	ldr	r1, [r7, #4]
 8016c74:	4806      	ldr	r0, [pc, #24]	@ (8016c90 <CDC_Transmit_FS+0x48>)
 8016c76:	f7fb fd10 	bl	801269a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8016c7a:	4805      	ldr	r0, [pc, #20]	@ (8016c90 <CDC_Transmit_FS+0x48>)
 8016c7c:	f7fb fd44 	bl	8012708 <USBD_CDC_TransmitPacket>
 8016c80:	4603      	mov	r3, r0
 8016c82:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8016c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c86:	4618      	mov	r0, r3
 8016c88:	3710      	adds	r7, #16
 8016c8a:	46bd      	mov	sp, r7
 8016c8c:	bd80      	pop	{r7, pc}
 8016c8e:	bf00      	nop
 8016c90:	20002b40 	.word	0x20002b40

08016c94 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8016c94:	b480      	push	{r7}
 8016c96:	b087      	sub	sp, #28
 8016c98:	af00      	add	r7, sp, #0
 8016c9a:	60f8      	str	r0, [r7, #12]
 8016c9c:	60b9      	str	r1, [r7, #8]
 8016c9e:	4613      	mov	r3, r2
 8016ca0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8016ca2:	2300      	movs	r3, #0
 8016ca4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8016ca6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016caa:	4618      	mov	r0, r3
 8016cac:	371c      	adds	r7, #28
 8016cae:	46bd      	mov	sp, r7
 8016cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cb4:	4770      	bx	lr
	...

08016cb8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016cb8:	b480      	push	{r7}
 8016cba:	b083      	sub	sp, #12
 8016cbc:	af00      	add	r7, sp, #0
 8016cbe:	4603      	mov	r3, r0
 8016cc0:	6039      	str	r1, [r7, #0]
 8016cc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8016cc4:	683b      	ldr	r3, [r7, #0]
 8016cc6:	2212      	movs	r2, #18
 8016cc8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8016cca:	4b03      	ldr	r3, [pc, #12]	@ (8016cd8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8016ccc:	4618      	mov	r0, r3
 8016cce:	370c      	adds	r7, #12
 8016cd0:	46bd      	mov	sp, r7
 8016cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cd6:	4770      	bx	lr
 8016cd8:	2000016c 	.word	0x2000016c

08016cdc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016cdc:	b480      	push	{r7}
 8016cde:	b083      	sub	sp, #12
 8016ce0:	af00      	add	r7, sp, #0
 8016ce2:	4603      	mov	r3, r0
 8016ce4:	6039      	str	r1, [r7, #0]
 8016ce6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8016ce8:	683b      	ldr	r3, [r7, #0]
 8016cea:	2204      	movs	r2, #4
 8016cec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8016cee:	4b03      	ldr	r3, [pc, #12]	@ (8016cfc <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8016cf0:	4618      	mov	r0, r3
 8016cf2:	370c      	adds	r7, #12
 8016cf4:	46bd      	mov	sp, r7
 8016cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cfa:	4770      	bx	lr
 8016cfc:	20000180 	.word	0x20000180

08016d00 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016d00:	b580      	push	{r7, lr}
 8016d02:	b082      	sub	sp, #8
 8016d04:	af00      	add	r7, sp, #0
 8016d06:	4603      	mov	r3, r0
 8016d08:	6039      	str	r1, [r7, #0]
 8016d0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016d0c:	79fb      	ldrb	r3, [r7, #7]
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d105      	bne.n	8016d1e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8016d12:	683a      	ldr	r2, [r7, #0]
 8016d14:	4907      	ldr	r1, [pc, #28]	@ (8016d34 <USBD_CDC_ProductStrDescriptor+0x34>)
 8016d16:	4808      	ldr	r0, [pc, #32]	@ (8016d38 <USBD_CDC_ProductStrDescriptor+0x38>)
 8016d18:	f7fc fd91 	bl	801383e <USBD_GetString>
 8016d1c:	e004      	b.n	8016d28 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8016d1e:	683a      	ldr	r2, [r7, #0]
 8016d20:	4904      	ldr	r1, [pc, #16]	@ (8016d34 <USBD_CDC_ProductStrDescriptor+0x34>)
 8016d22:	4805      	ldr	r0, [pc, #20]	@ (8016d38 <USBD_CDC_ProductStrDescriptor+0x38>)
 8016d24:	f7fc fd8b 	bl	801383e <USBD_GetString>
  }
  return USBD_StrDesc;
 8016d28:	4b02      	ldr	r3, [pc, #8]	@ (8016d34 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8016d2a:	4618      	mov	r0, r3
 8016d2c:	3708      	adds	r7, #8
 8016d2e:	46bd      	mov	sp, r7
 8016d30:	bd80      	pop	{r7, pc}
 8016d32:	bf00      	nop
 8016d34:	20003610 	.word	0x20003610
 8016d38:	0801a664 	.word	0x0801a664

08016d3c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016d3c:	b580      	push	{r7, lr}
 8016d3e:	b082      	sub	sp, #8
 8016d40:	af00      	add	r7, sp, #0
 8016d42:	4603      	mov	r3, r0
 8016d44:	6039      	str	r1, [r7, #0]
 8016d46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8016d48:	683a      	ldr	r2, [r7, #0]
 8016d4a:	4904      	ldr	r1, [pc, #16]	@ (8016d5c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8016d4c:	4804      	ldr	r0, [pc, #16]	@ (8016d60 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8016d4e:	f7fc fd76 	bl	801383e <USBD_GetString>
  return USBD_StrDesc;
 8016d52:	4b02      	ldr	r3, [pc, #8]	@ (8016d5c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8016d54:	4618      	mov	r0, r3
 8016d56:	3708      	adds	r7, #8
 8016d58:	46bd      	mov	sp, r7
 8016d5a:	bd80      	pop	{r7, pc}
 8016d5c:	20003610 	.word	0x20003610
 8016d60:	0801a67c 	.word	0x0801a67c

08016d64 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016d64:	b580      	push	{r7, lr}
 8016d66:	b082      	sub	sp, #8
 8016d68:	af00      	add	r7, sp, #0
 8016d6a:	4603      	mov	r3, r0
 8016d6c:	6039      	str	r1, [r7, #0]
 8016d6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016d70:	683b      	ldr	r3, [r7, #0]
 8016d72:	221a      	movs	r2, #26
 8016d74:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8016d76:	f000 f843 	bl	8016e00 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8016d7a:	4b02      	ldr	r3, [pc, #8]	@ (8016d84 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8016d7c:	4618      	mov	r0, r3
 8016d7e:	3708      	adds	r7, #8
 8016d80:	46bd      	mov	sp, r7
 8016d82:	bd80      	pop	{r7, pc}
 8016d84:	20000184 	.word	0x20000184

08016d88 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016d88:	b580      	push	{r7, lr}
 8016d8a:	b082      	sub	sp, #8
 8016d8c:	af00      	add	r7, sp, #0
 8016d8e:	4603      	mov	r3, r0
 8016d90:	6039      	str	r1, [r7, #0]
 8016d92:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8016d94:	79fb      	ldrb	r3, [r7, #7]
 8016d96:	2b00      	cmp	r3, #0
 8016d98:	d105      	bne.n	8016da6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8016d9a:	683a      	ldr	r2, [r7, #0]
 8016d9c:	4907      	ldr	r1, [pc, #28]	@ (8016dbc <USBD_CDC_ConfigStrDescriptor+0x34>)
 8016d9e:	4808      	ldr	r0, [pc, #32]	@ (8016dc0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8016da0:	f7fc fd4d 	bl	801383e <USBD_GetString>
 8016da4:	e004      	b.n	8016db0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8016da6:	683a      	ldr	r2, [r7, #0]
 8016da8:	4904      	ldr	r1, [pc, #16]	@ (8016dbc <USBD_CDC_ConfigStrDescriptor+0x34>)
 8016daa:	4805      	ldr	r0, [pc, #20]	@ (8016dc0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8016dac:	f7fc fd47 	bl	801383e <USBD_GetString>
  }
  return USBD_StrDesc;
 8016db0:	4b02      	ldr	r3, [pc, #8]	@ (8016dbc <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8016db2:	4618      	mov	r0, r3
 8016db4:	3708      	adds	r7, #8
 8016db6:	46bd      	mov	sp, r7
 8016db8:	bd80      	pop	{r7, pc}
 8016dba:	bf00      	nop
 8016dbc:	20003610 	.word	0x20003610
 8016dc0:	0801a690 	.word	0x0801a690

08016dc4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016dc4:	b580      	push	{r7, lr}
 8016dc6:	b082      	sub	sp, #8
 8016dc8:	af00      	add	r7, sp, #0
 8016dca:	4603      	mov	r3, r0
 8016dcc:	6039      	str	r1, [r7, #0]
 8016dce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016dd0:	79fb      	ldrb	r3, [r7, #7]
 8016dd2:	2b00      	cmp	r3, #0
 8016dd4:	d105      	bne.n	8016de2 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8016dd6:	683a      	ldr	r2, [r7, #0]
 8016dd8:	4907      	ldr	r1, [pc, #28]	@ (8016df8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8016dda:	4808      	ldr	r0, [pc, #32]	@ (8016dfc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8016ddc:	f7fc fd2f 	bl	801383e <USBD_GetString>
 8016de0:	e004      	b.n	8016dec <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8016de2:	683a      	ldr	r2, [r7, #0]
 8016de4:	4904      	ldr	r1, [pc, #16]	@ (8016df8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8016de6:	4805      	ldr	r0, [pc, #20]	@ (8016dfc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8016de8:	f7fc fd29 	bl	801383e <USBD_GetString>
  }
  return USBD_StrDesc;
 8016dec:	4b02      	ldr	r3, [pc, #8]	@ (8016df8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8016dee:	4618      	mov	r0, r3
 8016df0:	3708      	adds	r7, #8
 8016df2:	46bd      	mov	sp, r7
 8016df4:	bd80      	pop	{r7, pc}
 8016df6:	bf00      	nop
 8016df8:	20003610 	.word	0x20003610
 8016dfc:	0801a69c 	.word	0x0801a69c

08016e00 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8016e00:	b580      	push	{r7, lr}
 8016e02:	b084      	sub	sp, #16
 8016e04:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8016e06:	4b0f      	ldr	r3, [pc, #60]	@ (8016e44 <Get_SerialNum+0x44>)
 8016e08:	681b      	ldr	r3, [r3, #0]
 8016e0a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8016e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8016e48 <Get_SerialNum+0x48>)
 8016e0e:	681b      	ldr	r3, [r3, #0]
 8016e10:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8016e12:	4b0e      	ldr	r3, [pc, #56]	@ (8016e4c <Get_SerialNum+0x4c>)
 8016e14:	681b      	ldr	r3, [r3, #0]
 8016e16:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8016e18:	68fa      	ldr	r2, [r7, #12]
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	4413      	add	r3, r2
 8016e1e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8016e20:	68fb      	ldr	r3, [r7, #12]
 8016e22:	2b00      	cmp	r3, #0
 8016e24:	d009      	beq.n	8016e3a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8016e26:	2208      	movs	r2, #8
 8016e28:	4909      	ldr	r1, [pc, #36]	@ (8016e50 <Get_SerialNum+0x50>)
 8016e2a:	68f8      	ldr	r0, [r7, #12]
 8016e2c:	f000 f814 	bl	8016e58 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8016e30:	2204      	movs	r2, #4
 8016e32:	4908      	ldr	r1, [pc, #32]	@ (8016e54 <Get_SerialNum+0x54>)
 8016e34:	68b8      	ldr	r0, [r7, #8]
 8016e36:	f000 f80f 	bl	8016e58 <IntToUnicode>
  }
}
 8016e3a:	bf00      	nop
 8016e3c:	3710      	adds	r7, #16
 8016e3e:	46bd      	mov	sp, r7
 8016e40:	bd80      	pop	{r7, pc}
 8016e42:	bf00      	nop
 8016e44:	1fff7590 	.word	0x1fff7590
 8016e48:	1fff7594 	.word	0x1fff7594
 8016e4c:	1fff7598 	.word	0x1fff7598
 8016e50:	20000186 	.word	0x20000186
 8016e54:	20000196 	.word	0x20000196

08016e58 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016e58:	b480      	push	{r7}
 8016e5a:	b087      	sub	sp, #28
 8016e5c:	af00      	add	r7, sp, #0
 8016e5e:	60f8      	str	r0, [r7, #12]
 8016e60:	60b9      	str	r1, [r7, #8]
 8016e62:	4613      	mov	r3, r2
 8016e64:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8016e66:	2300      	movs	r3, #0
 8016e68:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016e6a:	2300      	movs	r3, #0
 8016e6c:	75fb      	strb	r3, [r7, #23]
 8016e6e:	e027      	b.n	8016ec0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016e70:	68fb      	ldr	r3, [r7, #12]
 8016e72:	0f1b      	lsrs	r3, r3, #28
 8016e74:	2b09      	cmp	r3, #9
 8016e76:	d80b      	bhi.n	8016e90 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016e78:	68fb      	ldr	r3, [r7, #12]
 8016e7a:	0f1b      	lsrs	r3, r3, #28
 8016e7c:	b2da      	uxtb	r2, r3
 8016e7e:	7dfb      	ldrb	r3, [r7, #23]
 8016e80:	005b      	lsls	r3, r3, #1
 8016e82:	4619      	mov	r1, r3
 8016e84:	68bb      	ldr	r3, [r7, #8]
 8016e86:	440b      	add	r3, r1
 8016e88:	3230      	adds	r2, #48	@ 0x30
 8016e8a:	b2d2      	uxtb	r2, r2
 8016e8c:	701a      	strb	r2, [r3, #0]
 8016e8e:	e00a      	b.n	8016ea6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016e90:	68fb      	ldr	r3, [r7, #12]
 8016e92:	0f1b      	lsrs	r3, r3, #28
 8016e94:	b2da      	uxtb	r2, r3
 8016e96:	7dfb      	ldrb	r3, [r7, #23]
 8016e98:	005b      	lsls	r3, r3, #1
 8016e9a:	4619      	mov	r1, r3
 8016e9c:	68bb      	ldr	r3, [r7, #8]
 8016e9e:	440b      	add	r3, r1
 8016ea0:	3237      	adds	r2, #55	@ 0x37
 8016ea2:	b2d2      	uxtb	r2, r2
 8016ea4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8016ea6:	68fb      	ldr	r3, [r7, #12]
 8016ea8:	011b      	lsls	r3, r3, #4
 8016eaa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016eac:	7dfb      	ldrb	r3, [r7, #23]
 8016eae:	005b      	lsls	r3, r3, #1
 8016eb0:	3301      	adds	r3, #1
 8016eb2:	68ba      	ldr	r2, [r7, #8]
 8016eb4:	4413      	add	r3, r2
 8016eb6:	2200      	movs	r2, #0
 8016eb8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8016eba:	7dfb      	ldrb	r3, [r7, #23]
 8016ebc:	3301      	adds	r3, #1
 8016ebe:	75fb      	strb	r3, [r7, #23]
 8016ec0:	7dfa      	ldrb	r2, [r7, #23]
 8016ec2:	79fb      	ldrb	r3, [r7, #7]
 8016ec4:	429a      	cmp	r2, r3
 8016ec6:	d3d3      	bcc.n	8016e70 <IntToUnicode+0x18>
  }
}
 8016ec8:	bf00      	nop
 8016eca:	bf00      	nop
 8016ecc:	371c      	adds	r7, #28
 8016ece:	46bd      	mov	sp, r7
 8016ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ed4:	4770      	bx	lr
	...

08016ed8 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ed8:	b580      	push	{r7, lr}
 8016eda:	b094      	sub	sp, #80	@ 0x50
 8016edc:	af00      	add	r7, sp, #0
 8016ede:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8016ee0:	f107 030c 	add.w	r3, r7, #12
 8016ee4:	2244      	movs	r2, #68	@ 0x44
 8016ee6:	2100      	movs	r1, #0
 8016ee8:	4618      	mov	r0, r3
 8016eea:	f001 f8c6 	bl	801807a <memset>
  if(pcdHandle->Instance==USB)
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	681b      	ldr	r3, [r3, #0]
 8016ef2:	4a15      	ldr	r2, [pc, #84]	@ (8016f48 <HAL_PCD_MspInit+0x70>)
 8016ef4:	4293      	cmp	r3, r2
 8016ef6:	d123      	bne.n	8016f40 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8016ef8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8016efc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8016efe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8016f02:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8016f04:	f107 030c 	add.w	r3, r7, #12
 8016f08:	4618      	mov	r0, r3
 8016f0a:	f7f6 fd83 	bl	800da14 <HAL_RCCEx_PeriphCLKConfig>
 8016f0e:	4603      	mov	r3, r0
 8016f10:	2b00      	cmp	r3, #0
 8016f12:	d001      	beq.n	8016f18 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8016f14:	f7ed f9dc 	bl	80042d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8016f18:	4b0c      	ldr	r3, [pc, #48]	@ (8016f4c <HAL_PCD_MspInit+0x74>)
 8016f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f1c:	4a0b      	ldr	r2, [pc, #44]	@ (8016f4c <HAL_PCD_MspInit+0x74>)
 8016f1e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8016f22:	6593      	str	r3, [r2, #88]	@ 0x58
 8016f24:	4b09      	ldr	r3, [pc, #36]	@ (8016f4c <HAL_PCD_MspInit+0x74>)
 8016f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8016f2c:	60bb      	str	r3, [r7, #8]
 8016f2e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8016f30:	2200      	movs	r2, #0
 8016f32:	2100      	movs	r1, #0
 8016f34:	2014      	movs	r0, #20
 8016f36:	f7f2 fbac 	bl	8009692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8016f3a:	2014      	movs	r0, #20
 8016f3c:	f7f2 fbc3 	bl	80096c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8016f40:	bf00      	nop
 8016f42:	3750      	adds	r7, #80	@ 0x50
 8016f44:	46bd      	mov	sp, r7
 8016f46:	bd80      	pop	{r7, pc}
 8016f48:	40005c00 	.word	0x40005c00
 8016f4c:	40021000 	.word	0x40021000

08016f50 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016f50:	b580      	push	{r7, lr}
 8016f52:	b082      	sub	sp, #8
 8016f54:	af00      	add	r7, sp, #0
 8016f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8016f64:	4619      	mov	r1, r3
 8016f66:	4610      	mov	r0, r2
 8016f68:	f7fb fcca 	bl	8012900 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8016f6c:	bf00      	nop
 8016f6e:	3708      	adds	r7, #8
 8016f70:	46bd      	mov	sp, r7
 8016f72:	bd80      	pop	{r7, pc}

08016f74 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016f74:	b580      	push	{r7, lr}
 8016f76:	b082      	sub	sp, #8
 8016f78:	af00      	add	r7, sp, #0
 8016f7a:	6078      	str	r0, [r7, #4]
 8016f7c:	460b      	mov	r3, r1
 8016f7e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016f80:	687b      	ldr	r3, [r7, #4]
 8016f82:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8016f86:	78fa      	ldrb	r2, [r7, #3]
 8016f88:	6879      	ldr	r1, [r7, #4]
 8016f8a:	4613      	mov	r3, r2
 8016f8c:	009b      	lsls	r3, r3, #2
 8016f8e:	4413      	add	r3, r2
 8016f90:	00db      	lsls	r3, r3, #3
 8016f92:	440b      	add	r3, r1
 8016f94:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016f98:	681a      	ldr	r2, [r3, #0]
 8016f9a:	78fb      	ldrb	r3, [r7, #3]
 8016f9c:	4619      	mov	r1, r3
 8016f9e:	f7fb fd04 	bl	80129aa <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8016fa2:	bf00      	nop
 8016fa4:	3708      	adds	r7, #8
 8016fa6:	46bd      	mov	sp, r7
 8016fa8:	bd80      	pop	{r7, pc}

08016faa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016faa:	b580      	push	{r7, lr}
 8016fac:	b082      	sub	sp, #8
 8016fae:	af00      	add	r7, sp, #0
 8016fb0:	6078      	str	r0, [r7, #4]
 8016fb2:	460b      	mov	r3, r1
 8016fb4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016fb6:	687b      	ldr	r3, [r7, #4]
 8016fb8:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8016fbc:	78fa      	ldrb	r2, [r7, #3]
 8016fbe:	6879      	ldr	r1, [r7, #4]
 8016fc0:	4613      	mov	r3, r2
 8016fc2:	009b      	lsls	r3, r3, #2
 8016fc4:	4413      	add	r3, r2
 8016fc6:	00db      	lsls	r3, r3, #3
 8016fc8:	440b      	add	r3, r1
 8016fca:	3324      	adds	r3, #36	@ 0x24
 8016fcc:	681a      	ldr	r2, [r3, #0]
 8016fce:	78fb      	ldrb	r3, [r7, #3]
 8016fd0:	4619      	mov	r1, r3
 8016fd2:	f7fb fd4d 	bl	8012a70 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8016fd6:	bf00      	nop
 8016fd8:	3708      	adds	r7, #8
 8016fda:	46bd      	mov	sp, r7
 8016fdc:	bd80      	pop	{r7, pc}

08016fde <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016fde:	b580      	push	{r7, lr}
 8016fe0:	b082      	sub	sp, #8
 8016fe2:	af00      	add	r7, sp, #0
 8016fe4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016fec:	4618      	mov	r0, r3
 8016fee:	f7fb fe61 	bl	8012cb4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8016ff2:	bf00      	nop
 8016ff4:	3708      	adds	r7, #8
 8016ff6:	46bd      	mov	sp, r7
 8016ff8:	bd80      	pop	{r7, pc}

08016ffa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ffa:	b580      	push	{r7, lr}
 8016ffc:	b084      	sub	sp, #16
 8016ffe:	af00      	add	r7, sp, #0
 8017000:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017002:	2301      	movs	r3, #1
 8017004:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8017006:	687b      	ldr	r3, [r7, #4]
 8017008:	795b      	ldrb	r3, [r3, #5]
 801700a:	2b02      	cmp	r3, #2
 801700c:	d001      	beq.n	8017012 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801700e:	f7ed f95f 	bl	80042d0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017018:	7bfa      	ldrb	r2, [r7, #15]
 801701a:	4611      	mov	r1, r2
 801701c:	4618      	mov	r0, r3
 801701e:	f7fb fe0b 	bl	8012c38 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017028:	4618      	mov	r0, r3
 801702a:	f7fb fdb7 	bl	8012b9c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 801702e:	bf00      	nop
 8017030:	3710      	adds	r7, #16
 8017032:	46bd      	mov	sp, r7
 8017034:	bd80      	pop	{r7, pc}
	...

08017038 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017038:	b580      	push	{r7, lr}
 801703a:	b082      	sub	sp, #8
 801703c:	af00      	add	r7, sp, #0
 801703e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017040:	687b      	ldr	r3, [r7, #4]
 8017042:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017046:	4618      	mov	r0, r3
 8017048:	f7fb fe06 	bl	8012c58 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801704c:	687b      	ldr	r3, [r7, #4]
 801704e:	7a5b      	ldrb	r3, [r3, #9]
 8017050:	2b00      	cmp	r3, #0
 8017052:	d005      	beq.n	8017060 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017054:	4b04      	ldr	r3, [pc, #16]	@ (8017068 <HAL_PCD_SuspendCallback+0x30>)
 8017056:	691b      	ldr	r3, [r3, #16]
 8017058:	4a03      	ldr	r2, [pc, #12]	@ (8017068 <HAL_PCD_SuspendCallback+0x30>)
 801705a:	f043 0306 	orr.w	r3, r3, #6
 801705e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8017060:	bf00      	nop
 8017062:	3708      	adds	r7, #8
 8017064:	46bd      	mov	sp, r7
 8017066:	bd80      	pop	{r7, pc}
 8017068:	e000ed00 	.word	0xe000ed00

0801706c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801706c:	b580      	push	{r7, lr}
 801706e:	b082      	sub	sp, #8
 8017070:	af00      	add	r7, sp, #0
 8017072:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8017074:	687b      	ldr	r3, [r7, #4]
 8017076:	7a5b      	ldrb	r3, [r3, #9]
 8017078:	2b00      	cmp	r3, #0
 801707a:	d007      	beq.n	801708c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801707c:	4b08      	ldr	r3, [pc, #32]	@ (80170a0 <HAL_PCD_ResumeCallback+0x34>)
 801707e:	691b      	ldr	r3, [r3, #16]
 8017080:	4a07      	ldr	r2, [pc, #28]	@ (80170a0 <HAL_PCD_ResumeCallback+0x34>)
 8017082:	f023 0306 	bic.w	r3, r3, #6
 8017086:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8017088:	f000 f9f8 	bl	801747c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801708c:	687b      	ldr	r3, [r7, #4]
 801708e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017092:	4618      	mov	r0, r3
 8017094:	f7fb fdf6 	bl	8012c84 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8017098:	bf00      	nop
 801709a:	3708      	adds	r7, #8
 801709c:	46bd      	mov	sp, r7
 801709e:	bd80      	pop	{r7, pc}
 80170a0:	e000ed00 	.word	0xe000ed00

080170a4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80170a4:	b580      	push	{r7, lr}
 80170a6:	b082      	sub	sp, #8
 80170a8:	af00      	add	r7, sp, #0
 80170aa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80170ac:	4a2b      	ldr	r2, [pc, #172]	@ (801715c <USBD_LL_Init+0xb8>)
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 80170b4:	687b      	ldr	r3, [r7, #4]
 80170b6:	4a29      	ldr	r2, [pc, #164]	@ (801715c <USBD_LL_Init+0xb8>)
 80170b8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 80170bc:	4b27      	ldr	r3, [pc, #156]	@ (801715c <USBD_LL_Init+0xb8>)
 80170be:	4a28      	ldr	r2, [pc, #160]	@ (8017160 <USBD_LL_Init+0xbc>)
 80170c0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80170c2:	4b26      	ldr	r3, [pc, #152]	@ (801715c <USBD_LL_Init+0xb8>)
 80170c4:	2208      	movs	r2, #8
 80170c6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80170c8:	4b24      	ldr	r3, [pc, #144]	@ (801715c <USBD_LL_Init+0xb8>)
 80170ca:	2202      	movs	r2, #2
 80170cc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80170ce:	4b23      	ldr	r3, [pc, #140]	@ (801715c <USBD_LL_Init+0xb8>)
 80170d0:	2202      	movs	r2, #2
 80170d2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80170d4:	4b21      	ldr	r3, [pc, #132]	@ (801715c <USBD_LL_Init+0xb8>)
 80170d6:	2200      	movs	r2, #0
 80170d8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80170da:	4b20      	ldr	r3, [pc, #128]	@ (801715c <USBD_LL_Init+0xb8>)
 80170dc:	2200      	movs	r2, #0
 80170de:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80170e0:	4b1e      	ldr	r3, [pc, #120]	@ (801715c <USBD_LL_Init+0xb8>)
 80170e2:	2200      	movs	r2, #0
 80170e4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80170e6:	4b1d      	ldr	r3, [pc, #116]	@ (801715c <USBD_LL_Init+0xb8>)
 80170e8:	2200      	movs	r2, #0
 80170ea:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80170ec:	481b      	ldr	r0, [pc, #108]	@ (801715c <USBD_LL_Init+0xb8>)
 80170ee:	f7f4 f9ae 	bl	800b44e <HAL_PCD_Init>
 80170f2:	4603      	mov	r3, r0
 80170f4:	2b00      	cmp	r3, #0
 80170f6:	d001      	beq.n	80170fc <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80170f8:	f7ed f8ea 	bl	80042d0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017102:	2318      	movs	r3, #24
 8017104:	2200      	movs	r2, #0
 8017106:	2100      	movs	r1, #0
 8017108:	f7f5 fe35 	bl	800cd76 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 801710c:	687b      	ldr	r3, [r7, #4]
 801710e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017112:	2358      	movs	r3, #88	@ 0x58
 8017114:	2200      	movs	r2, #0
 8017116:	2180      	movs	r1, #128	@ 0x80
 8017118:	f7f5 fe2d 	bl	800cd76 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 801711c:	687b      	ldr	r3, [r7, #4]
 801711e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017122:	23c0      	movs	r3, #192	@ 0xc0
 8017124:	2200      	movs	r2, #0
 8017126:	2181      	movs	r1, #129	@ 0x81
 8017128:	f7f5 fe25 	bl	800cd76 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 801712c:	687b      	ldr	r3, [r7, #4]
 801712e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017132:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8017136:	2200      	movs	r2, #0
 8017138:	2101      	movs	r1, #1
 801713a:	f7f5 fe1c 	bl	800cd76 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 801713e:	687b      	ldr	r3, [r7, #4]
 8017140:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017144:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8017148:	2200      	movs	r2, #0
 801714a:	2182      	movs	r1, #130	@ 0x82
 801714c:	f7f5 fe13 	bl	800cd76 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8017150:	2300      	movs	r3, #0
}
 8017152:	4618      	mov	r0, r3
 8017154:	3708      	adds	r7, #8
 8017156:	46bd      	mov	sp, r7
 8017158:	bd80      	pop	{r7, pc}
 801715a:	bf00      	nop
 801715c:	20003810 	.word	0x20003810
 8017160:	40005c00 	.word	0x40005c00

08017164 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017164:	b580      	push	{r7, lr}
 8017166:	b084      	sub	sp, #16
 8017168:	af00      	add	r7, sp, #0
 801716a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801716c:	2300      	movs	r3, #0
 801716e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017170:	2300      	movs	r3, #0
 8017172:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017174:	687b      	ldr	r3, [r7, #4]
 8017176:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801717a:	4618      	mov	r0, r3
 801717c:	f7f4 fa35 	bl	800b5ea <HAL_PCD_Start>
 8017180:	4603      	mov	r3, r0
 8017182:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017184:	7bfb      	ldrb	r3, [r7, #15]
 8017186:	4618      	mov	r0, r3
 8017188:	f000 f97e 	bl	8017488 <USBD_Get_USB_Status>
 801718c:	4603      	mov	r3, r0
 801718e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017190:	7bbb      	ldrb	r3, [r7, #14]
}
 8017192:	4618      	mov	r0, r3
 8017194:	3710      	adds	r7, #16
 8017196:	46bd      	mov	sp, r7
 8017198:	bd80      	pop	{r7, pc}

0801719a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801719a:	b580      	push	{r7, lr}
 801719c:	b084      	sub	sp, #16
 801719e:	af00      	add	r7, sp, #0
 80171a0:	6078      	str	r0, [r7, #4]
 80171a2:	4608      	mov	r0, r1
 80171a4:	4611      	mov	r1, r2
 80171a6:	461a      	mov	r2, r3
 80171a8:	4603      	mov	r3, r0
 80171aa:	70fb      	strb	r3, [r7, #3]
 80171ac:	460b      	mov	r3, r1
 80171ae:	70bb      	strb	r3, [r7, #2]
 80171b0:	4613      	mov	r3, r2
 80171b2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80171b4:	2300      	movs	r3, #0
 80171b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80171b8:	2300      	movs	r3, #0
 80171ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80171c2:	78bb      	ldrb	r3, [r7, #2]
 80171c4:	883a      	ldrh	r2, [r7, #0]
 80171c6:	78f9      	ldrb	r1, [r7, #3]
 80171c8:	f7f4 fb7c 	bl	800b8c4 <HAL_PCD_EP_Open>
 80171cc:	4603      	mov	r3, r0
 80171ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80171d0:	7bfb      	ldrb	r3, [r7, #15]
 80171d2:	4618      	mov	r0, r3
 80171d4:	f000 f958 	bl	8017488 <USBD_Get_USB_Status>
 80171d8:	4603      	mov	r3, r0
 80171da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80171dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80171de:	4618      	mov	r0, r3
 80171e0:	3710      	adds	r7, #16
 80171e2:	46bd      	mov	sp, r7
 80171e4:	bd80      	pop	{r7, pc}

080171e6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80171e6:	b580      	push	{r7, lr}
 80171e8:	b084      	sub	sp, #16
 80171ea:	af00      	add	r7, sp, #0
 80171ec:	6078      	str	r0, [r7, #4]
 80171ee:	460b      	mov	r3, r1
 80171f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80171f2:	2300      	movs	r3, #0
 80171f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80171f6:	2300      	movs	r3, #0
 80171f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017200:	78fa      	ldrb	r2, [r7, #3]
 8017202:	4611      	mov	r1, r2
 8017204:	4618      	mov	r0, r3
 8017206:	f7f4 fbbc 	bl	800b982 <HAL_PCD_EP_Close>
 801720a:	4603      	mov	r3, r0
 801720c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801720e:	7bfb      	ldrb	r3, [r7, #15]
 8017210:	4618      	mov	r0, r3
 8017212:	f000 f939 	bl	8017488 <USBD_Get_USB_Status>
 8017216:	4603      	mov	r3, r0
 8017218:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801721a:	7bbb      	ldrb	r3, [r7, #14]
}
 801721c:	4618      	mov	r0, r3
 801721e:	3710      	adds	r7, #16
 8017220:	46bd      	mov	sp, r7
 8017222:	bd80      	pop	{r7, pc}

08017224 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017224:	b580      	push	{r7, lr}
 8017226:	b084      	sub	sp, #16
 8017228:	af00      	add	r7, sp, #0
 801722a:	6078      	str	r0, [r7, #4]
 801722c:	460b      	mov	r3, r1
 801722e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017230:	2300      	movs	r3, #0
 8017232:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017234:	2300      	movs	r3, #0
 8017236:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017238:	687b      	ldr	r3, [r7, #4]
 801723a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801723e:	78fa      	ldrb	r2, [r7, #3]
 8017240:	4611      	mov	r1, r2
 8017242:	4618      	mov	r0, r3
 8017244:	f7f4 fc65 	bl	800bb12 <HAL_PCD_EP_SetStall>
 8017248:	4603      	mov	r3, r0
 801724a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801724c:	7bfb      	ldrb	r3, [r7, #15]
 801724e:	4618      	mov	r0, r3
 8017250:	f000 f91a 	bl	8017488 <USBD_Get_USB_Status>
 8017254:	4603      	mov	r3, r0
 8017256:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017258:	7bbb      	ldrb	r3, [r7, #14]
}
 801725a:	4618      	mov	r0, r3
 801725c:	3710      	adds	r7, #16
 801725e:	46bd      	mov	sp, r7
 8017260:	bd80      	pop	{r7, pc}

08017262 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017262:	b580      	push	{r7, lr}
 8017264:	b084      	sub	sp, #16
 8017266:	af00      	add	r7, sp, #0
 8017268:	6078      	str	r0, [r7, #4]
 801726a:	460b      	mov	r3, r1
 801726c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801726e:	2300      	movs	r3, #0
 8017270:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017272:	2300      	movs	r3, #0
 8017274:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017276:	687b      	ldr	r3, [r7, #4]
 8017278:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801727c:	78fa      	ldrb	r2, [r7, #3]
 801727e:	4611      	mov	r1, r2
 8017280:	4618      	mov	r0, r3
 8017282:	f7f4 fc98 	bl	800bbb6 <HAL_PCD_EP_ClrStall>
 8017286:	4603      	mov	r3, r0
 8017288:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801728a:	7bfb      	ldrb	r3, [r7, #15]
 801728c:	4618      	mov	r0, r3
 801728e:	f000 f8fb 	bl	8017488 <USBD_Get_USB_Status>
 8017292:	4603      	mov	r3, r0
 8017294:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017296:	7bbb      	ldrb	r3, [r7, #14]
}
 8017298:	4618      	mov	r0, r3
 801729a:	3710      	adds	r7, #16
 801729c:	46bd      	mov	sp, r7
 801729e:	bd80      	pop	{r7, pc}

080172a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80172a0:	b480      	push	{r7}
 80172a2:	b085      	sub	sp, #20
 80172a4:	af00      	add	r7, sp, #0
 80172a6:	6078      	str	r0, [r7, #4]
 80172a8:	460b      	mov	r3, r1
 80172aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80172b2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80172b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	da0b      	bge.n	80172d4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80172bc:	78fb      	ldrb	r3, [r7, #3]
 80172be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80172c2:	68f9      	ldr	r1, [r7, #12]
 80172c4:	4613      	mov	r3, r2
 80172c6:	009b      	lsls	r3, r3, #2
 80172c8:	4413      	add	r3, r2
 80172ca:	00db      	lsls	r3, r3, #3
 80172cc:	440b      	add	r3, r1
 80172ce:	3312      	adds	r3, #18
 80172d0:	781b      	ldrb	r3, [r3, #0]
 80172d2:	e00b      	b.n	80172ec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80172d4:	78fb      	ldrb	r3, [r7, #3]
 80172d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80172da:	68f9      	ldr	r1, [r7, #12]
 80172dc:	4613      	mov	r3, r2
 80172de:	009b      	lsls	r3, r3, #2
 80172e0:	4413      	add	r3, r2
 80172e2:	00db      	lsls	r3, r3, #3
 80172e4:	440b      	add	r3, r1
 80172e6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80172ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80172ec:	4618      	mov	r0, r3
 80172ee:	3714      	adds	r7, #20
 80172f0:	46bd      	mov	sp, r7
 80172f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172f6:	4770      	bx	lr

080172f8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80172f8:	b580      	push	{r7, lr}
 80172fa:	b084      	sub	sp, #16
 80172fc:	af00      	add	r7, sp, #0
 80172fe:	6078      	str	r0, [r7, #4]
 8017300:	460b      	mov	r3, r1
 8017302:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017304:	2300      	movs	r3, #0
 8017306:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017308:	2300      	movs	r3, #0
 801730a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801730c:	687b      	ldr	r3, [r7, #4]
 801730e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017312:	78fa      	ldrb	r2, [r7, #3]
 8017314:	4611      	mov	r1, r2
 8017316:	4618      	mov	r0, r3
 8017318:	f7f4 fab0 	bl	800b87c <HAL_PCD_SetAddress>
 801731c:	4603      	mov	r3, r0
 801731e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017320:	7bfb      	ldrb	r3, [r7, #15]
 8017322:	4618      	mov	r0, r3
 8017324:	f000 f8b0 	bl	8017488 <USBD_Get_USB_Status>
 8017328:	4603      	mov	r3, r0
 801732a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801732c:	7bbb      	ldrb	r3, [r7, #14]
}
 801732e:	4618      	mov	r0, r3
 8017330:	3710      	adds	r7, #16
 8017332:	46bd      	mov	sp, r7
 8017334:	bd80      	pop	{r7, pc}

08017336 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017336:	b580      	push	{r7, lr}
 8017338:	b086      	sub	sp, #24
 801733a:	af00      	add	r7, sp, #0
 801733c:	60f8      	str	r0, [r7, #12]
 801733e:	607a      	str	r2, [r7, #4]
 8017340:	603b      	str	r3, [r7, #0]
 8017342:	460b      	mov	r3, r1
 8017344:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017346:	2300      	movs	r3, #0
 8017348:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801734a:	2300      	movs	r3, #0
 801734c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801734e:	68fb      	ldr	r3, [r7, #12]
 8017350:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017354:	7af9      	ldrb	r1, [r7, #11]
 8017356:	683b      	ldr	r3, [r7, #0]
 8017358:	687a      	ldr	r2, [r7, #4]
 801735a:	f7f4 fba3 	bl	800baa4 <HAL_PCD_EP_Transmit>
 801735e:	4603      	mov	r3, r0
 8017360:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017362:	7dfb      	ldrb	r3, [r7, #23]
 8017364:	4618      	mov	r0, r3
 8017366:	f000 f88f 	bl	8017488 <USBD_Get_USB_Status>
 801736a:	4603      	mov	r3, r0
 801736c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801736e:	7dbb      	ldrb	r3, [r7, #22]
}
 8017370:	4618      	mov	r0, r3
 8017372:	3718      	adds	r7, #24
 8017374:	46bd      	mov	sp, r7
 8017376:	bd80      	pop	{r7, pc}

08017378 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017378:	b580      	push	{r7, lr}
 801737a:	b086      	sub	sp, #24
 801737c:	af00      	add	r7, sp, #0
 801737e:	60f8      	str	r0, [r7, #12]
 8017380:	607a      	str	r2, [r7, #4]
 8017382:	603b      	str	r3, [r7, #0]
 8017384:	460b      	mov	r3, r1
 8017386:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017388:	2300      	movs	r3, #0
 801738a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801738c:	2300      	movs	r3, #0
 801738e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017390:	68fb      	ldr	r3, [r7, #12]
 8017392:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017396:	7af9      	ldrb	r1, [r7, #11]
 8017398:	683b      	ldr	r3, [r7, #0]
 801739a:	687a      	ldr	r2, [r7, #4]
 801739c:	f7f4 fb39 	bl	800ba12 <HAL_PCD_EP_Receive>
 80173a0:	4603      	mov	r3, r0
 80173a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80173a4:	7dfb      	ldrb	r3, [r7, #23]
 80173a6:	4618      	mov	r0, r3
 80173a8:	f000 f86e 	bl	8017488 <USBD_Get_USB_Status>
 80173ac:	4603      	mov	r3, r0
 80173ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80173b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80173b2:	4618      	mov	r0, r3
 80173b4:	3718      	adds	r7, #24
 80173b6:	46bd      	mov	sp, r7
 80173b8:	bd80      	pop	{r7, pc}

080173ba <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80173ba:	b580      	push	{r7, lr}
 80173bc:	b082      	sub	sp, #8
 80173be:	af00      	add	r7, sp, #0
 80173c0:	6078      	str	r0, [r7, #4]
 80173c2:	460b      	mov	r3, r1
 80173c4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80173c6:	687b      	ldr	r3, [r7, #4]
 80173c8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80173cc:	78fa      	ldrb	r2, [r7, #3]
 80173ce:	4611      	mov	r1, r2
 80173d0:	4618      	mov	r0, r3
 80173d2:	f7f4 fb4f 	bl	800ba74 <HAL_PCD_EP_GetRxCount>
 80173d6:	4603      	mov	r3, r0
}
 80173d8:	4618      	mov	r0, r3
 80173da:	3708      	adds	r7, #8
 80173dc:	46bd      	mov	sp, r7
 80173de:	bd80      	pop	{r7, pc}

080173e0 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80173e0:	b580      	push	{r7, lr}
 80173e2:	b082      	sub	sp, #8
 80173e4:	af00      	add	r7, sp, #0
 80173e6:	6078      	str	r0, [r7, #4]
 80173e8:	460b      	mov	r3, r1
 80173ea:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80173ec:	78fb      	ldrb	r3, [r7, #3]
 80173ee:	2b00      	cmp	r3, #0
 80173f0:	d002      	beq.n	80173f8 <HAL_PCDEx_LPM_Callback+0x18>
 80173f2:	2b01      	cmp	r3, #1
 80173f4:	d013      	beq.n	801741e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80173f6:	e023      	b.n	8017440 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80173f8:	687b      	ldr	r3, [r7, #4]
 80173fa:	7a5b      	ldrb	r3, [r3, #9]
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	d007      	beq.n	8017410 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8017400:	f000 f83c 	bl	801747c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017404:	4b10      	ldr	r3, [pc, #64]	@ (8017448 <HAL_PCDEx_LPM_Callback+0x68>)
 8017406:	691b      	ldr	r3, [r3, #16]
 8017408:	4a0f      	ldr	r2, [pc, #60]	@ (8017448 <HAL_PCDEx_LPM_Callback+0x68>)
 801740a:	f023 0306 	bic.w	r3, r3, #6
 801740e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017416:	4618      	mov	r0, r3
 8017418:	f7fb fc34 	bl	8012c84 <USBD_LL_Resume>
    break;
 801741c:	e010      	b.n	8017440 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017424:	4618      	mov	r0, r3
 8017426:	f7fb fc17 	bl	8012c58 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	7a5b      	ldrb	r3, [r3, #9]
 801742e:	2b00      	cmp	r3, #0
 8017430:	d005      	beq.n	801743e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017432:	4b05      	ldr	r3, [pc, #20]	@ (8017448 <HAL_PCDEx_LPM_Callback+0x68>)
 8017434:	691b      	ldr	r3, [r3, #16]
 8017436:	4a04      	ldr	r2, [pc, #16]	@ (8017448 <HAL_PCDEx_LPM_Callback+0x68>)
 8017438:	f043 0306 	orr.w	r3, r3, #6
 801743c:	6113      	str	r3, [r2, #16]
    break;
 801743e:	bf00      	nop
}
 8017440:	bf00      	nop
 8017442:	3708      	adds	r7, #8
 8017444:	46bd      	mov	sp, r7
 8017446:	bd80      	pop	{r7, pc}
 8017448:	e000ed00 	.word	0xe000ed00

0801744c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801744c:	b480      	push	{r7}
 801744e:	b083      	sub	sp, #12
 8017450:	af00      	add	r7, sp, #0
 8017452:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017454:	4b03      	ldr	r3, [pc, #12]	@ (8017464 <USBD_static_malloc+0x18>)
}
 8017456:	4618      	mov	r0, r3
 8017458:	370c      	adds	r7, #12
 801745a:	46bd      	mov	sp, r7
 801745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017460:	4770      	bx	lr
 8017462:	bf00      	nop
 8017464:	20003aec 	.word	0x20003aec

08017468 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017468:	b480      	push	{r7}
 801746a:	b083      	sub	sp, #12
 801746c:	af00      	add	r7, sp, #0
 801746e:	6078      	str	r0, [r7, #4]

}
 8017470:	bf00      	nop
 8017472:	370c      	adds	r7, #12
 8017474:	46bd      	mov	sp, r7
 8017476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801747a:	4770      	bx	lr

0801747c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801747c:	b580      	push	{r7, lr}
 801747e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8017480:	f7ec fc66 	bl	8003d50 <SystemClock_Config>
}
 8017484:	bf00      	nop
 8017486:	bd80      	pop	{r7, pc}

08017488 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017488:	b480      	push	{r7}
 801748a:	b085      	sub	sp, #20
 801748c:	af00      	add	r7, sp, #0
 801748e:	4603      	mov	r3, r0
 8017490:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017492:	2300      	movs	r3, #0
 8017494:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017496:	79fb      	ldrb	r3, [r7, #7]
 8017498:	2b03      	cmp	r3, #3
 801749a:	d817      	bhi.n	80174cc <USBD_Get_USB_Status+0x44>
 801749c:	a201      	add	r2, pc, #4	@ (adr r2, 80174a4 <USBD_Get_USB_Status+0x1c>)
 801749e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80174a2:	bf00      	nop
 80174a4:	080174b5 	.word	0x080174b5
 80174a8:	080174bb 	.word	0x080174bb
 80174ac:	080174c1 	.word	0x080174c1
 80174b0:	080174c7 	.word	0x080174c7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80174b4:	2300      	movs	r3, #0
 80174b6:	73fb      	strb	r3, [r7, #15]
    break;
 80174b8:	e00b      	b.n	80174d2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80174ba:	2303      	movs	r3, #3
 80174bc:	73fb      	strb	r3, [r7, #15]
    break;
 80174be:	e008      	b.n	80174d2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80174c0:	2301      	movs	r3, #1
 80174c2:	73fb      	strb	r3, [r7, #15]
    break;
 80174c4:	e005      	b.n	80174d2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80174c6:	2303      	movs	r3, #3
 80174c8:	73fb      	strb	r3, [r7, #15]
    break;
 80174ca:	e002      	b.n	80174d2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80174cc:	2303      	movs	r3, #3
 80174ce:	73fb      	strb	r3, [r7, #15]
    break;
 80174d0:	bf00      	nop
  }
  return usb_status;
 80174d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80174d4:	4618      	mov	r0, r3
 80174d6:	3714      	adds	r7, #20
 80174d8:	46bd      	mov	sp, r7
 80174da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174de:	4770      	bx	lr

080174e0 <__cvt>:
 80174e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80174e4:	ec57 6b10 	vmov	r6, r7, d0
 80174e8:	2f00      	cmp	r7, #0
 80174ea:	460c      	mov	r4, r1
 80174ec:	4619      	mov	r1, r3
 80174ee:	463b      	mov	r3, r7
 80174f0:	bfbb      	ittet	lt
 80174f2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80174f6:	461f      	movlt	r7, r3
 80174f8:	2300      	movge	r3, #0
 80174fa:	232d      	movlt	r3, #45	@ 0x2d
 80174fc:	700b      	strb	r3, [r1, #0]
 80174fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017500:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8017504:	4691      	mov	r9, r2
 8017506:	f023 0820 	bic.w	r8, r3, #32
 801750a:	bfbc      	itt	lt
 801750c:	4632      	movlt	r2, r6
 801750e:	4616      	movlt	r6, r2
 8017510:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017514:	d005      	beq.n	8017522 <__cvt+0x42>
 8017516:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801751a:	d100      	bne.n	801751e <__cvt+0x3e>
 801751c:	3401      	adds	r4, #1
 801751e:	2102      	movs	r1, #2
 8017520:	e000      	b.n	8017524 <__cvt+0x44>
 8017522:	2103      	movs	r1, #3
 8017524:	ab03      	add	r3, sp, #12
 8017526:	9301      	str	r3, [sp, #4]
 8017528:	ab02      	add	r3, sp, #8
 801752a:	9300      	str	r3, [sp, #0]
 801752c:	ec47 6b10 	vmov	d0, r6, r7
 8017530:	4653      	mov	r3, sl
 8017532:	4622      	mov	r2, r4
 8017534:	f000 feb8 	bl	80182a8 <_dtoa_r>
 8017538:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801753c:	4605      	mov	r5, r0
 801753e:	d119      	bne.n	8017574 <__cvt+0x94>
 8017540:	f019 0f01 	tst.w	r9, #1
 8017544:	d00e      	beq.n	8017564 <__cvt+0x84>
 8017546:	eb00 0904 	add.w	r9, r0, r4
 801754a:	2200      	movs	r2, #0
 801754c:	2300      	movs	r3, #0
 801754e:	4630      	mov	r0, r6
 8017550:	4639      	mov	r1, r7
 8017552:	f7e9 fae1 	bl	8000b18 <__aeabi_dcmpeq>
 8017556:	b108      	cbz	r0, 801755c <__cvt+0x7c>
 8017558:	f8cd 900c 	str.w	r9, [sp, #12]
 801755c:	2230      	movs	r2, #48	@ 0x30
 801755e:	9b03      	ldr	r3, [sp, #12]
 8017560:	454b      	cmp	r3, r9
 8017562:	d31e      	bcc.n	80175a2 <__cvt+0xc2>
 8017564:	9b03      	ldr	r3, [sp, #12]
 8017566:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017568:	1b5b      	subs	r3, r3, r5
 801756a:	4628      	mov	r0, r5
 801756c:	6013      	str	r3, [r2, #0]
 801756e:	b004      	add	sp, #16
 8017570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017574:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017578:	eb00 0904 	add.w	r9, r0, r4
 801757c:	d1e5      	bne.n	801754a <__cvt+0x6a>
 801757e:	7803      	ldrb	r3, [r0, #0]
 8017580:	2b30      	cmp	r3, #48	@ 0x30
 8017582:	d10a      	bne.n	801759a <__cvt+0xba>
 8017584:	2200      	movs	r2, #0
 8017586:	2300      	movs	r3, #0
 8017588:	4630      	mov	r0, r6
 801758a:	4639      	mov	r1, r7
 801758c:	f7e9 fac4 	bl	8000b18 <__aeabi_dcmpeq>
 8017590:	b918      	cbnz	r0, 801759a <__cvt+0xba>
 8017592:	f1c4 0401 	rsb	r4, r4, #1
 8017596:	f8ca 4000 	str.w	r4, [sl]
 801759a:	f8da 3000 	ldr.w	r3, [sl]
 801759e:	4499      	add	r9, r3
 80175a0:	e7d3      	b.n	801754a <__cvt+0x6a>
 80175a2:	1c59      	adds	r1, r3, #1
 80175a4:	9103      	str	r1, [sp, #12]
 80175a6:	701a      	strb	r2, [r3, #0]
 80175a8:	e7d9      	b.n	801755e <__cvt+0x7e>

080175aa <__exponent>:
 80175aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80175ac:	2900      	cmp	r1, #0
 80175ae:	bfba      	itte	lt
 80175b0:	4249      	neglt	r1, r1
 80175b2:	232d      	movlt	r3, #45	@ 0x2d
 80175b4:	232b      	movge	r3, #43	@ 0x2b
 80175b6:	2909      	cmp	r1, #9
 80175b8:	7002      	strb	r2, [r0, #0]
 80175ba:	7043      	strb	r3, [r0, #1]
 80175bc:	dd29      	ble.n	8017612 <__exponent+0x68>
 80175be:	f10d 0307 	add.w	r3, sp, #7
 80175c2:	461d      	mov	r5, r3
 80175c4:	270a      	movs	r7, #10
 80175c6:	461a      	mov	r2, r3
 80175c8:	fbb1 f6f7 	udiv	r6, r1, r7
 80175cc:	fb07 1416 	mls	r4, r7, r6, r1
 80175d0:	3430      	adds	r4, #48	@ 0x30
 80175d2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80175d6:	460c      	mov	r4, r1
 80175d8:	2c63      	cmp	r4, #99	@ 0x63
 80175da:	f103 33ff 	add.w	r3, r3, #4294967295
 80175de:	4631      	mov	r1, r6
 80175e0:	dcf1      	bgt.n	80175c6 <__exponent+0x1c>
 80175e2:	3130      	adds	r1, #48	@ 0x30
 80175e4:	1e94      	subs	r4, r2, #2
 80175e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80175ea:	1c41      	adds	r1, r0, #1
 80175ec:	4623      	mov	r3, r4
 80175ee:	42ab      	cmp	r3, r5
 80175f0:	d30a      	bcc.n	8017608 <__exponent+0x5e>
 80175f2:	f10d 0309 	add.w	r3, sp, #9
 80175f6:	1a9b      	subs	r3, r3, r2
 80175f8:	42ac      	cmp	r4, r5
 80175fa:	bf88      	it	hi
 80175fc:	2300      	movhi	r3, #0
 80175fe:	3302      	adds	r3, #2
 8017600:	4403      	add	r3, r0
 8017602:	1a18      	subs	r0, r3, r0
 8017604:	b003      	add	sp, #12
 8017606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017608:	f813 6b01 	ldrb.w	r6, [r3], #1
 801760c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8017610:	e7ed      	b.n	80175ee <__exponent+0x44>
 8017612:	2330      	movs	r3, #48	@ 0x30
 8017614:	3130      	adds	r1, #48	@ 0x30
 8017616:	7083      	strb	r3, [r0, #2]
 8017618:	70c1      	strb	r1, [r0, #3]
 801761a:	1d03      	adds	r3, r0, #4
 801761c:	e7f1      	b.n	8017602 <__exponent+0x58>
	...

08017620 <_printf_float>:
 8017620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017624:	b08d      	sub	sp, #52	@ 0x34
 8017626:	460c      	mov	r4, r1
 8017628:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801762c:	4616      	mov	r6, r2
 801762e:	461f      	mov	r7, r3
 8017630:	4605      	mov	r5, r0
 8017632:	f000 fd2b 	bl	801808c <_localeconv_r>
 8017636:	6803      	ldr	r3, [r0, #0]
 8017638:	9304      	str	r3, [sp, #16]
 801763a:	4618      	mov	r0, r3
 801763c:	f7e8 fe40 	bl	80002c0 <strlen>
 8017640:	2300      	movs	r3, #0
 8017642:	930a      	str	r3, [sp, #40]	@ 0x28
 8017644:	f8d8 3000 	ldr.w	r3, [r8]
 8017648:	9005      	str	r0, [sp, #20]
 801764a:	3307      	adds	r3, #7
 801764c:	f023 0307 	bic.w	r3, r3, #7
 8017650:	f103 0208 	add.w	r2, r3, #8
 8017654:	f894 a018 	ldrb.w	sl, [r4, #24]
 8017658:	f8d4 b000 	ldr.w	fp, [r4]
 801765c:	f8c8 2000 	str.w	r2, [r8]
 8017660:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017664:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8017668:	9307      	str	r3, [sp, #28]
 801766a:	f8cd 8018 	str.w	r8, [sp, #24]
 801766e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8017672:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017676:	4b9c      	ldr	r3, [pc, #624]	@ (80178e8 <_printf_float+0x2c8>)
 8017678:	f04f 32ff 	mov.w	r2, #4294967295
 801767c:	f7e9 fa7e 	bl	8000b7c <__aeabi_dcmpun>
 8017680:	bb70      	cbnz	r0, 80176e0 <_printf_float+0xc0>
 8017682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017686:	4b98      	ldr	r3, [pc, #608]	@ (80178e8 <_printf_float+0x2c8>)
 8017688:	f04f 32ff 	mov.w	r2, #4294967295
 801768c:	f7e9 fa58 	bl	8000b40 <__aeabi_dcmple>
 8017690:	bb30      	cbnz	r0, 80176e0 <_printf_float+0xc0>
 8017692:	2200      	movs	r2, #0
 8017694:	2300      	movs	r3, #0
 8017696:	4640      	mov	r0, r8
 8017698:	4649      	mov	r1, r9
 801769a:	f7e9 fa47 	bl	8000b2c <__aeabi_dcmplt>
 801769e:	b110      	cbz	r0, 80176a6 <_printf_float+0x86>
 80176a0:	232d      	movs	r3, #45	@ 0x2d
 80176a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80176a6:	4a91      	ldr	r2, [pc, #580]	@ (80178ec <_printf_float+0x2cc>)
 80176a8:	4b91      	ldr	r3, [pc, #580]	@ (80178f0 <_printf_float+0x2d0>)
 80176aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80176ae:	bf8c      	ite	hi
 80176b0:	4690      	movhi	r8, r2
 80176b2:	4698      	movls	r8, r3
 80176b4:	2303      	movs	r3, #3
 80176b6:	6123      	str	r3, [r4, #16]
 80176b8:	f02b 0304 	bic.w	r3, fp, #4
 80176bc:	6023      	str	r3, [r4, #0]
 80176be:	f04f 0900 	mov.w	r9, #0
 80176c2:	9700      	str	r7, [sp, #0]
 80176c4:	4633      	mov	r3, r6
 80176c6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80176c8:	4621      	mov	r1, r4
 80176ca:	4628      	mov	r0, r5
 80176cc:	f000 f9d2 	bl	8017a74 <_printf_common>
 80176d0:	3001      	adds	r0, #1
 80176d2:	f040 808d 	bne.w	80177f0 <_printf_float+0x1d0>
 80176d6:	f04f 30ff 	mov.w	r0, #4294967295
 80176da:	b00d      	add	sp, #52	@ 0x34
 80176dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176e0:	4642      	mov	r2, r8
 80176e2:	464b      	mov	r3, r9
 80176e4:	4640      	mov	r0, r8
 80176e6:	4649      	mov	r1, r9
 80176e8:	f7e9 fa48 	bl	8000b7c <__aeabi_dcmpun>
 80176ec:	b140      	cbz	r0, 8017700 <_printf_float+0xe0>
 80176ee:	464b      	mov	r3, r9
 80176f0:	2b00      	cmp	r3, #0
 80176f2:	bfbc      	itt	lt
 80176f4:	232d      	movlt	r3, #45	@ 0x2d
 80176f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80176fa:	4a7e      	ldr	r2, [pc, #504]	@ (80178f4 <_printf_float+0x2d4>)
 80176fc:	4b7e      	ldr	r3, [pc, #504]	@ (80178f8 <_printf_float+0x2d8>)
 80176fe:	e7d4      	b.n	80176aa <_printf_float+0x8a>
 8017700:	6863      	ldr	r3, [r4, #4]
 8017702:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8017706:	9206      	str	r2, [sp, #24]
 8017708:	1c5a      	adds	r2, r3, #1
 801770a:	d13b      	bne.n	8017784 <_printf_float+0x164>
 801770c:	2306      	movs	r3, #6
 801770e:	6063      	str	r3, [r4, #4]
 8017710:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8017714:	2300      	movs	r3, #0
 8017716:	6022      	str	r2, [r4, #0]
 8017718:	9303      	str	r3, [sp, #12]
 801771a:	ab0a      	add	r3, sp, #40	@ 0x28
 801771c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8017720:	ab09      	add	r3, sp, #36	@ 0x24
 8017722:	9300      	str	r3, [sp, #0]
 8017724:	6861      	ldr	r1, [r4, #4]
 8017726:	ec49 8b10 	vmov	d0, r8, r9
 801772a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801772e:	4628      	mov	r0, r5
 8017730:	f7ff fed6 	bl	80174e0 <__cvt>
 8017734:	9b06      	ldr	r3, [sp, #24]
 8017736:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017738:	2b47      	cmp	r3, #71	@ 0x47
 801773a:	4680      	mov	r8, r0
 801773c:	d129      	bne.n	8017792 <_printf_float+0x172>
 801773e:	1cc8      	adds	r0, r1, #3
 8017740:	db02      	blt.n	8017748 <_printf_float+0x128>
 8017742:	6863      	ldr	r3, [r4, #4]
 8017744:	4299      	cmp	r1, r3
 8017746:	dd41      	ble.n	80177cc <_printf_float+0x1ac>
 8017748:	f1aa 0a02 	sub.w	sl, sl, #2
 801774c:	fa5f fa8a 	uxtb.w	sl, sl
 8017750:	3901      	subs	r1, #1
 8017752:	4652      	mov	r2, sl
 8017754:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8017758:	9109      	str	r1, [sp, #36]	@ 0x24
 801775a:	f7ff ff26 	bl	80175aa <__exponent>
 801775e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017760:	1813      	adds	r3, r2, r0
 8017762:	2a01      	cmp	r2, #1
 8017764:	4681      	mov	r9, r0
 8017766:	6123      	str	r3, [r4, #16]
 8017768:	dc02      	bgt.n	8017770 <_printf_float+0x150>
 801776a:	6822      	ldr	r2, [r4, #0]
 801776c:	07d2      	lsls	r2, r2, #31
 801776e:	d501      	bpl.n	8017774 <_printf_float+0x154>
 8017770:	3301      	adds	r3, #1
 8017772:	6123      	str	r3, [r4, #16]
 8017774:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8017778:	2b00      	cmp	r3, #0
 801777a:	d0a2      	beq.n	80176c2 <_printf_float+0xa2>
 801777c:	232d      	movs	r3, #45	@ 0x2d
 801777e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017782:	e79e      	b.n	80176c2 <_printf_float+0xa2>
 8017784:	9a06      	ldr	r2, [sp, #24]
 8017786:	2a47      	cmp	r2, #71	@ 0x47
 8017788:	d1c2      	bne.n	8017710 <_printf_float+0xf0>
 801778a:	2b00      	cmp	r3, #0
 801778c:	d1c0      	bne.n	8017710 <_printf_float+0xf0>
 801778e:	2301      	movs	r3, #1
 8017790:	e7bd      	b.n	801770e <_printf_float+0xee>
 8017792:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017796:	d9db      	bls.n	8017750 <_printf_float+0x130>
 8017798:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801779c:	d118      	bne.n	80177d0 <_printf_float+0x1b0>
 801779e:	2900      	cmp	r1, #0
 80177a0:	6863      	ldr	r3, [r4, #4]
 80177a2:	dd0b      	ble.n	80177bc <_printf_float+0x19c>
 80177a4:	6121      	str	r1, [r4, #16]
 80177a6:	b913      	cbnz	r3, 80177ae <_printf_float+0x18e>
 80177a8:	6822      	ldr	r2, [r4, #0]
 80177aa:	07d0      	lsls	r0, r2, #31
 80177ac:	d502      	bpl.n	80177b4 <_printf_float+0x194>
 80177ae:	3301      	adds	r3, #1
 80177b0:	440b      	add	r3, r1
 80177b2:	6123      	str	r3, [r4, #16]
 80177b4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80177b6:	f04f 0900 	mov.w	r9, #0
 80177ba:	e7db      	b.n	8017774 <_printf_float+0x154>
 80177bc:	b913      	cbnz	r3, 80177c4 <_printf_float+0x1a4>
 80177be:	6822      	ldr	r2, [r4, #0]
 80177c0:	07d2      	lsls	r2, r2, #31
 80177c2:	d501      	bpl.n	80177c8 <_printf_float+0x1a8>
 80177c4:	3302      	adds	r3, #2
 80177c6:	e7f4      	b.n	80177b2 <_printf_float+0x192>
 80177c8:	2301      	movs	r3, #1
 80177ca:	e7f2      	b.n	80177b2 <_printf_float+0x192>
 80177cc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80177d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80177d2:	4299      	cmp	r1, r3
 80177d4:	db05      	blt.n	80177e2 <_printf_float+0x1c2>
 80177d6:	6823      	ldr	r3, [r4, #0]
 80177d8:	6121      	str	r1, [r4, #16]
 80177da:	07d8      	lsls	r0, r3, #31
 80177dc:	d5ea      	bpl.n	80177b4 <_printf_float+0x194>
 80177de:	1c4b      	adds	r3, r1, #1
 80177e0:	e7e7      	b.n	80177b2 <_printf_float+0x192>
 80177e2:	2900      	cmp	r1, #0
 80177e4:	bfd4      	ite	le
 80177e6:	f1c1 0202 	rsble	r2, r1, #2
 80177ea:	2201      	movgt	r2, #1
 80177ec:	4413      	add	r3, r2
 80177ee:	e7e0      	b.n	80177b2 <_printf_float+0x192>
 80177f0:	6823      	ldr	r3, [r4, #0]
 80177f2:	055a      	lsls	r2, r3, #21
 80177f4:	d407      	bmi.n	8017806 <_printf_float+0x1e6>
 80177f6:	6923      	ldr	r3, [r4, #16]
 80177f8:	4642      	mov	r2, r8
 80177fa:	4631      	mov	r1, r6
 80177fc:	4628      	mov	r0, r5
 80177fe:	47b8      	blx	r7
 8017800:	3001      	adds	r0, #1
 8017802:	d12b      	bne.n	801785c <_printf_float+0x23c>
 8017804:	e767      	b.n	80176d6 <_printf_float+0xb6>
 8017806:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801780a:	f240 80dd 	bls.w	80179c8 <_printf_float+0x3a8>
 801780e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017812:	2200      	movs	r2, #0
 8017814:	2300      	movs	r3, #0
 8017816:	f7e9 f97f 	bl	8000b18 <__aeabi_dcmpeq>
 801781a:	2800      	cmp	r0, #0
 801781c:	d033      	beq.n	8017886 <_printf_float+0x266>
 801781e:	4a37      	ldr	r2, [pc, #220]	@ (80178fc <_printf_float+0x2dc>)
 8017820:	2301      	movs	r3, #1
 8017822:	4631      	mov	r1, r6
 8017824:	4628      	mov	r0, r5
 8017826:	47b8      	blx	r7
 8017828:	3001      	adds	r0, #1
 801782a:	f43f af54 	beq.w	80176d6 <_printf_float+0xb6>
 801782e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8017832:	4543      	cmp	r3, r8
 8017834:	db02      	blt.n	801783c <_printf_float+0x21c>
 8017836:	6823      	ldr	r3, [r4, #0]
 8017838:	07d8      	lsls	r0, r3, #31
 801783a:	d50f      	bpl.n	801785c <_printf_float+0x23c>
 801783c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017840:	4631      	mov	r1, r6
 8017842:	4628      	mov	r0, r5
 8017844:	47b8      	blx	r7
 8017846:	3001      	adds	r0, #1
 8017848:	f43f af45 	beq.w	80176d6 <_printf_float+0xb6>
 801784c:	f04f 0900 	mov.w	r9, #0
 8017850:	f108 38ff 	add.w	r8, r8, #4294967295
 8017854:	f104 0a1a 	add.w	sl, r4, #26
 8017858:	45c8      	cmp	r8, r9
 801785a:	dc09      	bgt.n	8017870 <_printf_float+0x250>
 801785c:	6823      	ldr	r3, [r4, #0]
 801785e:	079b      	lsls	r3, r3, #30
 8017860:	f100 8103 	bmi.w	8017a6a <_printf_float+0x44a>
 8017864:	68e0      	ldr	r0, [r4, #12]
 8017866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017868:	4298      	cmp	r0, r3
 801786a:	bfb8      	it	lt
 801786c:	4618      	movlt	r0, r3
 801786e:	e734      	b.n	80176da <_printf_float+0xba>
 8017870:	2301      	movs	r3, #1
 8017872:	4652      	mov	r2, sl
 8017874:	4631      	mov	r1, r6
 8017876:	4628      	mov	r0, r5
 8017878:	47b8      	blx	r7
 801787a:	3001      	adds	r0, #1
 801787c:	f43f af2b 	beq.w	80176d6 <_printf_float+0xb6>
 8017880:	f109 0901 	add.w	r9, r9, #1
 8017884:	e7e8      	b.n	8017858 <_printf_float+0x238>
 8017886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017888:	2b00      	cmp	r3, #0
 801788a:	dc39      	bgt.n	8017900 <_printf_float+0x2e0>
 801788c:	4a1b      	ldr	r2, [pc, #108]	@ (80178fc <_printf_float+0x2dc>)
 801788e:	2301      	movs	r3, #1
 8017890:	4631      	mov	r1, r6
 8017892:	4628      	mov	r0, r5
 8017894:	47b8      	blx	r7
 8017896:	3001      	adds	r0, #1
 8017898:	f43f af1d 	beq.w	80176d6 <_printf_float+0xb6>
 801789c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80178a0:	ea59 0303 	orrs.w	r3, r9, r3
 80178a4:	d102      	bne.n	80178ac <_printf_float+0x28c>
 80178a6:	6823      	ldr	r3, [r4, #0]
 80178a8:	07d9      	lsls	r1, r3, #31
 80178aa:	d5d7      	bpl.n	801785c <_printf_float+0x23c>
 80178ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80178b0:	4631      	mov	r1, r6
 80178b2:	4628      	mov	r0, r5
 80178b4:	47b8      	blx	r7
 80178b6:	3001      	adds	r0, #1
 80178b8:	f43f af0d 	beq.w	80176d6 <_printf_float+0xb6>
 80178bc:	f04f 0a00 	mov.w	sl, #0
 80178c0:	f104 0b1a 	add.w	fp, r4, #26
 80178c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80178c6:	425b      	negs	r3, r3
 80178c8:	4553      	cmp	r3, sl
 80178ca:	dc01      	bgt.n	80178d0 <_printf_float+0x2b0>
 80178cc:	464b      	mov	r3, r9
 80178ce:	e793      	b.n	80177f8 <_printf_float+0x1d8>
 80178d0:	2301      	movs	r3, #1
 80178d2:	465a      	mov	r2, fp
 80178d4:	4631      	mov	r1, r6
 80178d6:	4628      	mov	r0, r5
 80178d8:	47b8      	blx	r7
 80178da:	3001      	adds	r0, #1
 80178dc:	f43f aefb 	beq.w	80176d6 <_printf_float+0xb6>
 80178e0:	f10a 0a01 	add.w	sl, sl, #1
 80178e4:	e7ee      	b.n	80178c4 <_printf_float+0x2a4>
 80178e6:	bf00      	nop
 80178e8:	7fefffff 	.word	0x7fefffff
 80178ec:	0801c60c 	.word	0x0801c60c
 80178f0:	0801c608 	.word	0x0801c608
 80178f4:	0801c614 	.word	0x0801c614
 80178f8:	0801c610 	.word	0x0801c610
 80178fc:	0801c618 	.word	0x0801c618
 8017900:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017902:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017906:	4553      	cmp	r3, sl
 8017908:	bfa8      	it	ge
 801790a:	4653      	movge	r3, sl
 801790c:	2b00      	cmp	r3, #0
 801790e:	4699      	mov	r9, r3
 8017910:	dc36      	bgt.n	8017980 <_printf_float+0x360>
 8017912:	f04f 0b00 	mov.w	fp, #0
 8017916:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801791a:	f104 021a 	add.w	r2, r4, #26
 801791e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017920:	9306      	str	r3, [sp, #24]
 8017922:	eba3 0309 	sub.w	r3, r3, r9
 8017926:	455b      	cmp	r3, fp
 8017928:	dc31      	bgt.n	801798e <_printf_float+0x36e>
 801792a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801792c:	459a      	cmp	sl, r3
 801792e:	dc3a      	bgt.n	80179a6 <_printf_float+0x386>
 8017930:	6823      	ldr	r3, [r4, #0]
 8017932:	07da      	lsls	r2, r3, #31
 8017934:	d437      	bmi.n	80179a6 <_printf_float+0x386>
 8017936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017938:	ebaa 0903 	sub.w	r9, sl, r3
 801793c:	9b06      	ldr	r3, [sp, #24]
 801793e:	ebaa 0303 	sub.w	r3, sl, r3
 8017942:	4599      	cmp	r9, r3
 8017944:	bfa8      	it	ge
 8017946:	4699      	movge	r9, r3
 8017948:	f1b9 0f00 	cmp.w	r9, #0
 801794c:	dc33      	bgt.n	80179b6 <_printf_float+0x396>
 801794e:	f04f 0800 	mov.w	r8, #0
 8017952:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017956:	f104 0b1a 	add.w	fp, r4, #26
 801795a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801795c:	ebaa 0303 	sub.w	r3, sl, r3
 8017960:	eba3 0309 	sub.w	r3, r3, r9
 8017964:	4543      	cmp	r3, r8
 8017966:	f77f af79 	ble.w	801785c <_printf_float+0x23c>
 801796a:	2301      	movs	r3, #1
 801796c:	465a      	mov	r2, fp
 801796e:	4631      	mov	r1, r6
 8017970:	4628      	mov	r0, r5
 8017972:	47b8      	blx	r7
 8017974:	3001      	adds	r0, #1
 8017976:	f43f aeae 	beq.w	80176d6 <_printf_float+0xb6>
 801797a:	f108 0801 	add.w	r8, r8, #1
 801797e:	e7ec      	b.n	801795a <_printf_float+0x33a>
 8017980:	4642      	mov	r2, r8
 8017982:	4631      	mov	r1, r6
 8017984:	4628      	mov	r0, r5
 8017986:	47b8      	blx	r7
 8017988:	3001      	adds	r0, #1
 801798a:	d1c2      	bne.n	8017912 <_printf_float+0x2f2>
 801798c:	e6a3      	b.n	80176d6 <_printf_float+0xb6>
 801798e:	2301      	movs	r3, #1
 8017990:	4631      	mov	r1, r6
 8017992:	4628      	mov	r0, r5
 8017994:	9206      	str	r2, [sp, #24]
 8017996:	47b8      	blx	r7
 8017998:	3001      	adds	r0, #1
 801799a:	f43f ae9c 	beq.w	80176d6 <_printf_float+0xb6>
 801799e:	9a06      	ldr	r2, [sp, #24]
 80179a0:	f10b 0b01 	add.w	fp, fp, #1
 80179a4:	e7bb      	b.n	801791e <_printf_float+0x2fe>
 80179a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80179aa:	4631      	mov	r1, r6
 80179ac:	4628      	mov	r0, r5
 80179ae:	47b8      	blx	r7
 80179b0:	3001      	adds	r0, #1
 80179b2:	d1c0      	bne.n	8017936 <_printf_float+0x316>
 80179b4:	e68f      	b.n	80176d6 <_printf_float+0xb6>
 80179b6:	9a06      	ldr	r2, [sp, #24]
 80179b8:	464b      	mov	r3, r9
 80179ba:	4442      	add	r2, r8
 80179bc:	4631      	mov	r1, r6
 80179be:	4628      	mov	r0, r5
 80179c0:	47b8      	blx	r7
 80179c2:	3001      	adds	r0, #1
 80179c4:	d1c3      	bne.n	801794e <_printf_float+0x32e>
 80179c6:	e686      	b.n	80176d6 <_printf_float+0xb6>
 80179c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80179cc:	f1ba 0f01 	cmp.w	sl, #1
 80179d0:	dc01      	bgt.n	80179d6 <_printf_float+0x3b6>
 80179d2:	07db      	lsls	r3, r3, #31
 80179d4:	d536      	bpl.n	8017a44 <_printf_float+0x424>
 80179d6:	2301      	movs	r3, #1
 80179d8:	4642      	mov	r2, r8
 80179da:	4631      	mov	r1, r6
 80179dc:	4628      	mov	r0, r5
 80179de:	47b8      	blx	r7
 80179e0:	3001      	adds	r0, #1
 80179e2:	f43f ae78 	beq.w	80176d6 <_printf_float+0xb6>
 80179e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80179ea:	4631      	mov	r1, r6
 80179ec:	4628      	mov	r0, r5
 80179ee:	47b8      	blx	r7
 80179f0:	3001      	adds	r0, #1
 80179f2:	f43f ae70 	beq.w	80176d6 <_printf_float+0xb6>
 80179f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80179fa:	2200      	movs	r2, #0
 80179fc:	2300      	movs	r3, #0
 80179fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017a02:	f7e9 f889 	bl	8000b18 <__aeabi_dcmpeq>
 8017a06:	b9c0      	cbnz	r0, 8017a3a <_printf_float+0x41a>
 8017a08:	4653      	mov	r3, sl
 8017a0a:	f108 0201 	add.w	r2, r8, #1
 8017a0e:	4631      	mov	r1, r6
 8017a10:	4628      	mov	r0, r5
 8017a12:	47b8      	blx	r7
 8017a14:	3001      	adds	r0, #1
 8017a16:	d10c      	bne.n	8017a32 <_printf_float+0x412>
 8017a18:	e65d      	b.n	80176d6 <_printf_float+0xb6>
 8017a1a:	2301      	movs	r3, #1
 8017a1c:	465a      	mov	r2, fp
 8017a1e:	4631      	mov	r1, r6
 8017a20:	4628      	mov	r0, r5
 8017a22:	47b8      	blx	r7
 8017a24:	3001      	adds	r0, #1
 8017a26:	f43f ae56 	beq.w	80176d6 <_printf_float+0xb6>
 8017a2a:	f108 0801 	add.w	r8, r8, #1
 8017a2e:	45d0      	cmp	r8, sl
 8017a30:	dbf3      	blt.n	8017a1a <_printf_float+0x3fa>
 8017a32:	464b      	mov	r3, r9
 8017a34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8017a38:	e6df      	b.n	80177fa <_printf_float+0x1da>
 8017a3a:	f04f 0800 	mov.w	r8, #0
 8017a3e:	f104 0b1a 	add.w	fp, r4, #26
 8017a42:	e7f4      	b.n	8017a2e <_printf_float+0x40e>
 8017a44:	2301      	movs	r3, #1
 8017a46:	4642      	mov	r2, r8
 8017a48:	e7e1      	b.n	8017a0e <_printf_float+0x3ee>
 8017a4a:	2301      	movs	r3, #1
 8017a4c:	464a      	mov	r2, r9
 8017a4e:	4631      	mov	r1, r6
 8017a50:	4628      	mov	r0, r5
 8017a52:	47b8      	blx	r7
 8017a54:	3001      	adds	r0, #1
 8017a56:	f43f ae3e 	beq.w	80176d6 <_printf_float+0xb6>
 8017a5a:	f108 0801 	add.w	r8, r8, #1
 8017a5e:	68e3      	ldr	r3, [r4, #12]
 8017a60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017a62:	1a5b      	subs	r3, r3, r1
 8017a64:	4543      	cmp	r3, r8
 8017a66:	dcf0      	bgt.n	8017a4a <_printf_float+0x42a>
 8017a68:	e6fc      	b.n	8017864 <_printf_float+0x244>
 8017a6a:	f04f 0800 	mov.w	r8, #0
 8017a6e:	f104 0919 	add.w	r9, r4, #25
 8017a72:	e7f4      	b.n	8017a5e <_printf_float+0x43e>

08017a74 <_printf_common>:
 8017a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017a78:	4616      	mov	r6, r2
 8017a7a:	4698      	mov	r8, r3
 8017a7c:	688a      	ldr	r2, [r1, #8]
 8017a7e:	690b      	ldr	r3, [r1, #16]
 8017a80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8017a84:	4293      	cmp	r3, r2
 8017a86:	bfb8      	it	lt
 8017a88:	4613      	movlt	r3, r2
 8017a8a:	6033      	str	r3, [r6, #0]
 8017a8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8017a90:	4607      	mov	r7, r0
 8017a92:	460c      	mov	r4, r1
 8017a94:	b10a      	cbz	r2, 8017a9a <_printf_common+0x26>
 8017a96:	3301      	adds	r3, #1
 8017a98:	6033      	str	r3, [r6, #0]
 8017a9a:	6823      	ldr	r3, [r4, #0]
 8017a9c:	0699      	lsls	r1, r3, #26
 8017a9e:	bf42      	ittt	mi
 8017aa0:	6833      	ldrmi	r3, [r6, #0]
 8017aa2:	3302      	addmi	r3, #2
 8017aa4:	6033      	strmi	r3, [r6, #0]
 8017aa6:	6825      	ldr	r5, [r4, #0]
 8017aa8:	f015 0506 	ands.w	r5, r5, #6
 8017aac:	d106      	bne.n	8017abc <_printf_common+0x48>
 8017aae:	f104 0a19 	add.w	sl, r4, #25
 8017ab2:	68e3      	ldr	r3, [r4, #12]
 8017ab4:	6832      	ldr	r2, [r6, #0]
 8017ab6:	1a9b      	subs	r3, r3, r2
 8017ab8:	42ab      	cmp	r3, r5
 8017aba:	dc26      	bgt.n	8017b0a <_printf_common+0x96>
 8017abc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017ac0:	6822      	ldr	r2, [r4, #0]
 8017ac2:	3b00      	subs	r3, #0
 8017ac4:	bf18      	it	ne
 8017ac6:	2301      	movne	r3, #1
 8017ac8:	0692      	lsls	r2, r2, #26
 8017aca:	d42b      	bmi.n	8017b24 <_printf_common+0xb0>
 8017acc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017ad0:	4641      	mov	r1, r8
 8017ad2:	4638      	mov	r0, r7
 8017ad4:	47c8      	blx	r9
 8017ad6:	3001      	adds	r0, #1
 8017ad8:	d01e      	beq.n	8017b18 <_printf_common+0xa4>
 8017ada:	6823      	ldr	r3, [r4, #0]
 8017adc:	6922      	ldr	r2, [r4, #16]
 8017ade:	f003 0306 	and.w	r3, r3, #6
 8017ae2:	2b04      	cmp	r3, #4
 8017ae4:	bf02      	ittt	eq
 8017ae6:	68e5      	ldreq	r5, [r4, #12]
 8017ae8:	6833      	ldreq	r3, [r6, #0]
 8017aea:	1aed      	subeq	r5, r5, r3
 8017aec:	68a3      	ldr	r3, [r4, #8]
 8017aee:	bf0c      	ite	eq
 8017af0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017af4:	2500      	movne	r5, #0
 8017af6:	4293      	cmp	r3, r2
 8017af8:	bfc4      	itt	gt
 8017afa:	1a9b      	subgt	r3, r3, r2
 8017afc:	18ed      	addgt	r5, r5, r3
 8017afe:	2600      	movs	r6, #0
 8017b00:	341a      	adds	r4, #26
 8017b02:	42b5      	cmp	r5, r6
 8017b04:	d11a      	bne.n	8017b3c <_printf_common+0xc8>
 8017b06:	2000      	movs	r0, #0
 8017b08:	e008      	b.n	8017b1c <_printf_common+0xa8>
 8017b0a:	2301      	movs	r3, #1
 8017b0c:	4652      	mov	r2, sl
 8017b0e:	4641      	mov	r1, r8
 8017b10:	4638      	mov	r0, r7
 8017b12:	47c8      	blx	r9
 8017b14:	3001      	adds	r0, #1
 8017b16:	d103      	bne.n	8017b20 <_printf_common+0xac>
 8017b18:	f04f 30ff 	mov.w	r0, #4294967295
 8017b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017b20:	3501      	adds	r5, #1
 8017b22:	e7c6      	b.n	8017ab2 <_printf_common+0x3e>
 8017b24:	18e1      	adds	r1, r4, r3
 8017b26:	1c5a      	adds	r2, r3, #1
 8017b28:	2030      	movs	r0, #48	@ 0x30
 8017b2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017b2e:	4422      	add	r2, r4
 8017b30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017b34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017b38:	3302      	adds	r3, #2
 8017b3a:	e7c7      	b.n	8017acc <_printf_common+0x58>
 8017b3c:	2301      	movs	r3, #1
 8017b3e:	4622      	mov	r2, r4
 8017b40:	4641      	mov	r1, r8
 8017b42:	4638      	mov	r0, r7
 8017b44:	47c8      	blx	r9
 8017b46:	3001      	adds	r0, #1
 8017b48:	d0e6      	beq.n	8017b18 <_printf_common+0xa4>
 8017b4a:	3601      	adds	r6, #1
 8017b4c:	e7d9      	b.n	8017b02 <_printf_common+0x8e>
	...

08017b50 <_printf_i>:
 8017b50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017b54:	7e0f      	ldrb	r7, [r1, #24]
 8017b56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017b58:	2f78      	cmp	r7, #120	@ 0x78
 8017b5a:	4691      	mov	r9, r2
 8017b5c:	4680      	mov	r8, r0
 8017b5e:	460c      	mov	r4, r1
 8017b60:	469a      	mov	sl, r3
 8017b62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017b66:	d807      	bhi.n	8017b78 <_printf_i+0x28>
 8017b68:	2f62      	cmp	r7, #98	@ 0x62
 8017b6a:	d80a      	bhi.n	8017b82 <_printf_i+0x32>
 8017b6c:	2f00      	cmp	r7, #0
 8017b6e:	f000 80d1 	beq.w	8017d14 <_printf_i+0x1c4>
 8017b72:	2f58      	cmp	r7, #88	@ 0x58
 8017b74:	f000 80b8 	beq.w	8017ce8 <_printf_i+0x198>
 8017b78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017b7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017b80:	e03a      	b.n	8017bf8 <_printf_i+0xa8>
 8017b82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017b86:	2b15      	cmp	r3, #21
 8017b88:	d8f6      	bhi.n	8017b78 <_printf_i+0x28>
 8017b8a:	a101      	add	r1, pc, #4	@ (adr r1, 8017b90 <_printf_i+0x40>)
 8017b8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017b90:	08017be9 	.word	0x08017be9
 8017b94:	08017bfd 	.word	0x08017bfd
 8017b98:	08017b79 	.word	0x08017b79
 8017b9c:	08017b79 	.word	0x08017b79
 8017ba0:	08017b79 	.word	0x08017b79
 8017ba4:	08017b79 	.word	0x08017b79
 8017ba8:	08017bfd 	.word	0x08017bfd
 8017bac:	08017b79 	.word	0x08017b79
 8017bb0:	08017b79 	.word	0x08017b79
 8017bb4:	08017b79 	.word	0x08017b79
 8017bb8:	08017b79 	.word	0x08017b79
 8017bbc:	08017cfb 	.word	0x08017cfb
 8017bc0:	08017c27 	.word	0x08017c27
 8017bc4:	08017cb5 	.word	0x08017cb5
 8017bc8:	08017b79 	.word	0x08017b79
 8017bcc:	08017b79 	.word	0x08017b79
 8017bd0:	08017d1d 	.word	0x08017d1d
 8017bd4:	08017b79 	.word	0x08017b79
 8017bd8:	08017c27 	.word	0x08017c27
 8017bdc:	08017b79 	.word	0x08017b79
 8017be0:	08017b79 	.word	0x08017b79
 8017be4:	08017cbd 	.word	0x08017cbd
 8017be8:	6833      	ldr	r3, [r6, #0]
 8017bea:	1d1a      	adds	r2, r3, #4
 8017bec:	681b      	ldr	r3, [r3, #0]
 8017bee:	6032      	str	r2, [r6, #0]
 8017bf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017bf4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017bf8:	2301      	movs	r3, #1
 8017bfa:	e09c      	b.n	8017d36 <_printf_i+0x1e6>
 8017bfc:	6833      	ldr	r3, [r6, #0]
 8017bfe:	6820      	ldr	r0, [r4, #0]
 8017c00:	1d19      	adds	r1, r3, #4
 8017c02:	6031      	str	r1, [r6, #0]
 8017c04:	0606      	lsls	r6, r0, #24
 8017c06:	d501      	bpl.n	8017c0c <_printf_i+0xbc>
 8017c08:	681d      	ldr	r5, [r3, #0]
 8017c0a:	e003      	b.n	8017c14 <_printf_i+0xc4>
 8017c0c:	0645      	lsls	r5, r0, #25
 8017c0e:	d5fb      	bpl.n	8017c08 <_printf_i+0xb8>
 8017c10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017c14:	2d00      	cmp	r5, #0
 8017c16:	da03      	bge.n	8017c20 <_printf_i+0xd0>
 8017c18:	232d      	movs	r3, #45	@ 0x2d
 8017c1a:	426d      	negs	r5, r5
 8017c1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017c20:	4858      	ldr	r0, [pc, #352]	@ (8017d84 <_printf_i+0x234>)
 8017c22:	230a      	movs	r3, #10
 8017c24:	e011      	b.n	8017c4a <_printf_i+0xfa>
 8017c26:	6821      	ldr	r1, [r4, #0]
 8017c28:	6833      	ldr	r3, [r6, #0]
 8017c2a:	0608      	lsls	r0, r1, #24
 8017c2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8017c30:	d402      	bmi.n	8017c38 <_printf_i+0xe8>
 8017c32:	0649      	lsls	r1, r1, #25
 8017c34:	bf48      	it	mi
 8017c36:	b2ad      	uxthmi	r5, r5
 8017c38:	2f6f      	cmp	r7, #111	@ 0x6f
 8017c3a:	4852      	ldr	r0, [pc, #328]	@ (8017d84 <_printf_i+0x234>)
 8017c3c:	6033      	str	r3, [r6, #0]
 8017c3e:	bf14      	ite	ne
 8017c40:	230a      	movne	r3, #10
 8017c42:	2308      	moveq	r3, #8
 8017c44:	2100      	movs	r1, #0
 8017c46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017c4a:	6866      	ldr	r6, [r4, #4]
 8017c4c:	60a6      	str	r6, [r4, #8]
 8017c4e:	2e00      	cmp	r6, #0
 8017c50:	db05      	blt.n	8017c5e <_printf_i+0x10e>
 8017c52:	6821      	ldr	r1, [r4, #0]
 8017c54:	432e      	orrs	r6, r5
 8017c56:	f021 0104 	bic.w	r1, r1, #4
 8017c5a:	6021      	str	r1, [r4, #0]
 8017c5c:	d04b      	beq.n	8017cf6 <_printf_i+0x1a6>
 8017c5e:	4616      	mov	r6, r2
 8017c60:	fbb5 f1f3 	udiv	r1, r5, r3
 8017c64:	fb03 5711 	mls	r7, r3, r1, r5
 8017c68:	5dc7      	ldrb	r7, [r0, r7]
 8017c6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017c6e:	462f      	mov	r7, r5
 8017c70:	42bb      	cmp	r3, r7
 8017c72:	460d      	mov	r5, r1
 8017c74:	d9f4      	bls.n	8017c60 <_printf_i+0x110>
 8017c76:	2b08      	cmp	r3, #8
 8017c78:	d10b      	bne.n	8017c92 <_printf_i+0x142>
 8017c7a:	6823      	ldr	r3, [r4, #0]
 8017c7c:	07df      	lsls	r7, r3, #31
 8017c7e:	d508      	bpl.n	8017c92 <_printf_i+0x142>
 8017c80:	6923      	ldr	r3, [r4, #16]
 8017c82:	6861      	ldr	r1, [r4, #4]
 8017c84:	4299      	cmp	r1, r3
 8017c86:	bfde      	ittt	le
 8017c88:	2330      	movle	r3, #48	@ 0x30
 8017c8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017c8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017c92:	1b92      	subs	r2, r2, r6
 8017c94:	6122      	str	r2, [r4, #16]
 8017c96:	f8cd a000 	str.w	sl, [sp]
 8017c9a:	464b      	mov	r3, r9
 8017c9c:	aa03      	add	r2, sp, #12
 8017c9e:	4621      	mov	r1, r4
 8017ca0:	4640      	mov	r0, r8
 8017ca2:	f7ff fee7 	bl	8017a74 <_printf_common>
 8017ca6:	3001      	adds	r0, #1
 8017ca8:	d14a      	bne.n	8017d40 <_printf_i+0x1f0>
 8017caa:	f04f 30ff 	mov.w	r0, #4294967295
 8017cae:	b004      	add	sp, #16
 8017cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017cb4:	6823      	ldr	r3, [r4, #0]
 8017cb6:	f043 0320 	orr.w	r3, r3, #32
 8017cba:	6023      	str	r3, [r4, #0]
 8017cbc:	4832      	ldr	r0, [pc, #200]	@ (8017d88 <_printf_i+0x238>)
 8017cbe:	2778      	movs	r7, #120	@ 0x78
 8017cc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017cc4:	6823      	ldr	r3, [r4, #0]
 8017cc6:	6831      	ldr	r1, [r6, #0]
 8017cc8:	061f      	lsls	r7, r3, #24
 8017cca:	f851 5b04 	ldr.w	r5, [r1], #4
 8017cce:	d402      	bmi.n	8017cd6 <_printf_i+0x186>
 8017cd0:	065f      	lsls	r7, r3, #25
 8017cd2:	bf48      	it	mi
 8017cd4:	b2ad      	uxthmi	r5, r5
 8017cd6:	6031      	str	r1, [r6, #0]
 8017cd8:	07d9      	lsls	r1, r3, #31
 8017cda:	bf44      	itt	mi
 8017cdc:	f043 0320 	orrmi.w	r3, r3, #32
 8017ce0:	6023      	strmi	r3, [r4, #0]
 8017ce2:	b11d      	cbz	r5, 8017cec <_printf_i+0x19c>
 8017ce4:	2310      	movs	r3, #16
 8017ce6:	e7ad      	b.n	8017c44 <_printf_i+0xf4>
 8017ce8:	4826      	ldr	r0, [pc, #152]	@ (8017d84 <_printf_i+0x234>)
 8017cea:	e7e9      	b.n	8017cc0 <_printf_i+0x170>
 8017cec:	6823      	ldr	r3, [r4, #0]
 8017cee:	f023 0320 	bic.w	r3, r3, #32
 8017cf2:	6023      	str	r3, [r4, #0]
 8017cf4:	e7f6      	b.n	8017ce4 <_printf_i+0x194>
 8017cf6:	4616      	mov	r6, r2
 8017cf8:	e7bd      	b.n	8017c76 <_printf_i+0x126>
 8017cfa:	6833      	ldr	r3, [r6, #0]
 8017cfc:	6825      	ldr	r5, [r4, #0]
 8017cfe:	6961      	ldr	r1, [r4, #20]
 8017d00:	1d18      	adds	r0, r3, #4
 8017d02:	6030      	str	r0, [r6, #0]
 8017d04:	062e      	lsls	r6, r5, #24
 8017d06:	681b      	ldr	r3, [r3, #0]
 8017d08:	d501      	bpl.n	8017d0e <_printf_i+0x1be>
 8017d0a:	6019      	str	r1, [r3, #0]
 8017d0c:	e002      	b.n	8017d14 <_printf_i+0x1c4>
 8017d0e:	0668      	lsls	r0, r5, #25
 8017d10:	d5fb      	bpl.n	8017d0a <_printf_i+0x1ba>
 8017d12:	8019      	strh	r1, [r3, #0]
 8017d14:	2300      	movs	r3, #0
 8017d16:	6123      	str	r3, [r4, #16]
 8017d18:	4616      	mov	r6, r2
 8017d1a:	e7bc      	b.n	8017c96 <_printf_i+0x146>
 8017d1c:	6833      	ldr	r3, [r6, #0]
 8017d1e:	1d1a      	adds	r2, r3, #4
 8017d20:	6032      	str	r2, [r6, #0]
 8017d22:	681e      	ldr	r6, [r3, #0]
 8017d24:	6862      	ldr	r2, [r4, #4]
 8017d26:	2100      	movs	r1, #0
 8017d28:	4630      	mov	r0, r6
 8017d2a:	f7e8 fa79 	bl	8000220 <memchr>
 8017d2e:	b108      	cbz	r0, 8017d34 <_printf_i+0x1e4>
 8017d30:	1b80      	subs	r0, r0, r6
 8017d32:	6060      	str	r0, [r4, #4]
 8017d34:	6863      	ldr	r3, [r4, #4]
 8017d36:	6123      	str	r3, [r4, #16]
 8017d38:	2300      	movs	r3, #0
 8017d3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017d3e:	e7aa      	b.n	8017c96 <_printf_i+0x146>
 8017d40:	6923      	ldr	r3, [r4, #16]
 8017d42:	4632      	mov	r2, r6
 8017d44:	4649      	mov	r1, r9
 8017d46:	4640      	mov	r0, r8
 8017d48:	47d0      	blx	sl
 8017d4a:	3001      	adds	r0, #1
 8017d4c:	d0ad      	beq.n	8017caa <_printf_i+0x15a>
 8017d4e:	6823      	ldr	r3, [r4, #0]
 8017d50:	079b      	lsls	r3, r3, #30
 8017d52:	d413      	bmi.n	8017d7c <_printf_i+0x22c>
 8017d54:	68e0      	ldr	r0, [r4, #12]
 8017d56:	9b03      	ldr	r3, [sp, #12]
 8017d58:	4298      	cmp	r0, r3
 8017d5a:	bfb8      	it	lt
 8017d5c:	4618      	movlt	r0, r3
 8017d5e:	e7a6      	b.n	8017cae <_printf_i+0x15e>
 8017d60:	2301      	movs	r3, #1
 8017d62:	4632      	mov	r2, r6
 8017d64:	4649      	mov	r1, r9
 8017d66:	4640      	mov	r0, r8
 8017d68:	47d0      	blx	sl
 8017d6a:	3001      	adds	r0, #1
 8017d6c:	d09d      	beq.n	8017caa <_printf_i+0x15a>
 8017d6e:	3501      	adds	r5, #1
 8017d70:	68e3      	ldr	r3, [r4, #12]
 8017d72:	9903      	ldr	r1, [sp, #12]
 8017d74:	1a5b      	subs	r3, r3, r1
 8017d76:	42ab      	cmp	r3, r5
 8017d78:	dcf2      	bgt.n	8017d60 <_printf_i+0x210>
 8017d7a:	e7eb      	b.n	8017d54 <_printf_i+0x204>
 8017d7c:	2500      	movs	r5, #0
 8017d7e:	f104 0619 	add.w	r6, r4, #25
 8017d82:	e7f5      	b.n	8017d70 <_printf_i+0x220>
 8017d84:	0801c61a 	.word	0x0801c61a
 8017d88:	0801c62b 	.word	0x0801c62b

08017d8c <std>:
 8017d8c:	2300      	movs	r3, #0
 8017d8e:	b510      	push	{r4, lr}
 8017d90:	4604      	mov	r4, r0
 8017d92:	e9c0 3300 	strd	r3, r3, [r0]
 8017d96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017d9a:	6083      	str	r3, [r0, #8]
 8017d9c:	8181      	strh	r1, [r0, #12]
 8017d9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8017da0:	81c2      	strh	r2, [r0, #14]
 8017da2:	6183      	str	r3, [r0, #24]
 8017da4:	4619      	mov	r1, r3
 8017da6:	2208      	movs	r2, #8
 8017da8:	305c      	adds	r0, #92	@ 0x5c
 8017daa:	f000 f966 	bl	801807a <memset>
 8017dae:	4b0d      	ldr	r3, [pc, #52]	@ (8017de4 <std+0x58>)
 8017db0:	6263      	str	r3, [r4, #36]	@ 0x24
 8017db2:	4b0d      	ldr	r3, [pc, #52]	@ (8017de8 <std+0x5c>)
 8017db4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8017db6:	4b0d      	ldr	r3, [pc, #52]	@ (8017dec <std+0x60>)
 8017db8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8017dba:	4b0d      	ldr	r3, [pc, #52]	@ (8017df0 <std+0x64>)
 8017dbc:	6323      	str	r3, [r4, #48]	@ 0x30
 8017dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8017df4 <std+0x68>)
 8017dc0:	6224      	str	r4, [r4, #32]
 8017dc2:	429c      	cmp	r4, r3
 8017dc4:	d006      	beq.n	8017dd4 <std+0x48>
 8017dc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8017dca:	4294      	cmp	r4, r2
 8017dcc:	d002      	beq.n	8017dd4 <std+0x48>
 8017dce:	33d0      	adds	r3, #208	@ 0xd0
 8017dd0:	429c      	cmp	r4, r3
 8017dd2:	d105      	bne.n	8017de0 <std+0x54>
 8017dd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8017dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017ddc:	f000 b9ca 	b.w	8018174 <__retarget_lock_init_recursive>
 8017de0:	bd10      	pop	{r4, pc}
 8017de2:	bf00      	nop
 8017de4:	08017fc1 	.word	0x08017fc1
 8017de8:	08017fe3 	.word	0x08017fe3
 8017dec:	0801801b 	.word	0x0801801b
 8017df0:	0801803f 	.word	0x0801803f
 8017df4:	20003d0c 	.word	0x20003d0c

08017df8 <stdio_exit_handler>:
 8017df8:	4a02      	ldr	r2, [pc, #8]	@ (8017e04 <stdio_exit_handler+0xc>)
 8017dfa:	4903      	ldr	r1, [pc, #12]	@ (8017e08 <stdio_exit_handler+0x10>)
 8017dfc:	4803      	ldr	r0, [pc, #12]	@ (8017e0c <stdio_exit_handler+0x14>)
 8017dfe:	f000 b869 	b.w	8017ed4 <_fwalk_sglue>
 8017e02:	bf00      	nop
 8017e04:	200001a0 	.word	0x200001a0
 8017e08:	08019af5 	.word	0x08019af5
 8017e0c:	200001b0 	.word	0x200001b0

08017e10 <cleanup_stdio>:
 8017e10:	6841      	ldr	r1, [r0, #4]
 8017e12:	4b0c      	ldr	r3, [pc, #48]	@ (8017e44 <cleanup_stdio+0x34>)
 8017e14:	4299      	cmp	r1, r3
 8017e16:	b510      	push	{r4, lr}
 8017e18:	4604      	mov	r4, r0
 8017e1a:	d001      	beq.n	8017e20 <cleanup_stdio+0x10>
 8017e1c:	f001 fe6a 	bl	8019af4 <_fflush_r>
 8017e20:	68a1      	ldr	r1, [r4, #8]
 8017e22:	4b09      	ldr	r3, [pc, #36]	@ (8017e48 <cleanup_stdio+0x38>)
 8017e24:	4299      	cmp	r1, r3
 8017e26:	d002      	beq.n	8017e2e <cleanup_stdio+0x1e>
 8017e28:	4620      	mov	r0, r4
 8017e2a:	f001 fe63 	bl	8019af4 <_fflush_r>
 8017e2e:	68e1      	ldr	r1, [r4, #12]
 8017e30:	4b06      	ldr	r3, [pc, #24]	@ (8017e4c <cleanup_stdio+0x3c>)
 8017e32:	4299      	cmp	r1, r3
 8017e34:	d004      	beq.n	8017e40 <cleanup_stdio+0x30>
 8017e36:	4620      	mov	r0, r4
 8017e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017e3c:	f001 be5a 	b.w	8019af4 <_fflush_r>
 8017e40:	bd10      	pop	{r4, pc}
 8017e42:	bf00      	nop
 8017e44:	20003d0c 	.word	0x20003d0c
 8017e48:	20003d74 	.word	0x20003d74
 8017e4c:	20003ddc 	.word	0x20003ddc

08017e50 <global_stdio_init.part.0>:
 8017e50:	b510      	push	{r4, lr}
 8017e52:	4b0b      	ldr	r3, [pc, #44]	@ (8017e80 <global_stdio_init.part.0+0x30>)
 8017e54:	4c0b      	ldr	r4, [pc, #44]	@ (8017e84 <global_stdio_init.part.0+0x34>)
 8017e56:	4a0c      	ldr	r2, [pc, #48]	@ (8017e88 <global_stdio_init.part.0+0x38>)
 8017e58:	601a      	str	r2, [r3, #0]
 8017e5a:	4620      	mov	r0, r4
 8017e5c:	2200      	movs	r2, #0
 8017e5e:	2104      	movs	r1, #4
 8017e60:	f7ff ff94 	bl	8017d8c <std>
 8017e64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8017e68:	2201      	movs	r2, #1
 8017e6a:	2109      	movs	r1, #9
 8017e6c:	f7ff ff8e 	bl	8017d8c <std>
 8017e70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017e74:	2202      	movs	r2, #2
 8017e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017e7a:	2112      	movs	r1, #18
 8017e7c:	f7ff bf86 	b.w	8017d8c <std>
 8017e80:	20003e44 	.word	0x20003e44
 8017e84:	20003d0c 	.word	0x20003d0c
 8017e88:	08017df9 	.word	0x08017df9

08017e8c <__sfp_lock_acquire>:
 8017e8c:	4801      	ldr	r0, [pc, #4]	@ (8017e94 <__sfp_lock_acquire+0x8>)
 8017e8e:	f000 b972 	b.w	8018176 <__retarget_lock_acquire_recursive>
 8017e92:	bf00      	nop
 8017e94:	20003e4d 	.word	0x20003e4d

08017e98 <__sfp_lock_release>:
 8017e98:	4801      	ldr	r0, [pc, #4]	@ (8017ea0 <__sfp_lock_release+0x8>)
 8017e9a:	f000 b96d 	b.w	8018178 <__retarget_lock_release_recursive>
 8017e9e:	bf00      	nop
 8017ea0:	20003e4d 	.word	0x20003e4d

08017ea4 <__sinit>:
 8017ea4:	b510      	push	{r4, lr}
 8017ea6:	4604      	mov	r4, r0
 8017ea8:	f7ff fff0 	bl	8017e8c <__sfp_lock_acquire>
 8017eac:	6a23      	ldr	r3, [r4, #32]
 8017eae:	b11b      	cbz	r3, 8017eb8 <__sinit+0x14>
 8017eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017eb4:	f7ff bff0 	b.w	8017e98 <__sfp_lock_release>
 8017eb8:	4b04      	ldr	r3, [pc, #16]	@ (8017ecc <__sinit+0x28>)
 8017eba:	6223      	str	r3, [r4, #32]
 8017ebc:	4b04      	ldr	r3, [pc, #16]	@ (8017ed0 <__sinit+0x2c>)
 8017ebe:	681b      	ldr	r3, [r3, #0]
 8017ec0:	2b00      	cmp	r3, #0
 8017ec2:	d1f5      	bne.n	8017eb0 <__sinit+0xc>
 8017ec4:	f7ff ffc4 	bl	8017e50 <global_stdio_init.part.0>
 8017ec8:	e7f2      	b.n	8017eb0 <__sinit+0xc>
 8017eca:	bf00      	nop
 8017ecc:	08017e11 	.word	0x08017e11
 8017ed0:	20003e44 	.word	0x20003e44

08017ed4 <_fwalk_sglue>:
 8017ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017ed8:	4607      	mov	r7, r0
 8017eda:	4688      	mov	r8, r1
 8017edc:	4614      	mov	r4, r2
 8017ede:	2600      	movs	r6, #0
 8017ee0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017ee4:	f1b9 0901 	subs.w	r9, r9, #1
 8017ee8:	d505      	bpl.n	8017ef6 <_fwalk_sglue+0x22>
 8017eea:	6824      	ldr	r4, [r4, #0]
 8017eec:	2c00      	cmp	r4, #0
 8017eee:	d1f7      	bne.n	8017ee0 <_fwalk_sglue+0xc>
 8017ef0:	4630      	mov	r0, r6
 8017ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017ef6:	89ab      	ldrh	r3, [r5, #12]
 8017ef8:	2b01      	cmp	r3, #1
 8017efa:	d907      	bls.n	8017f0c <_fwalk_sglue+0x38>
 8017efc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017f00:	3301      	adds	r3, #1
 8017f02:	d003      	beq.n	8017f0c <_fwalk_sglue+0x38>
 8017f04:	4629      	mov	r1, r5
 8017f06:	4638      	mov	r0, r7
 8017f08:	47c0      	blx	r8
 8017f0a:	4306      	orrs	r6, r0
 8017f0c:	3568      	adds	r5, #104	@ 0x68
 8017f0e:	e7e9      	b.n	8017ee4 <_fwalk_sglue+0x10>

08017f10 <sniprintf>:
 8017f10:	b40c      	push	{r2, r3}
 8017f12:	b530      	push	{r4, r5, lr}
 8017f14:	4b18      	ldr	r3, [pc, #96]	@ (8017f78 <sniprintf+0x68>)
 8017f16:	1e0c      	subs	r4, r1, #0
 8017f18:	681d      	ldr	r5, [r3, #0]
 8017f1a:	b09d      	sub	sp, #116	@ 0x74
 8017f1c:	da08      	bge.n	8017f30 <sniprintf+0x20>
 8017f1e:	238b      	movs	r3, #139	@ 0x8b
 8017f20:	602b      	str	r3, [r5, #0]
 8017f22:	f04f 30ff 	mov.w	r0, #4294967295
 8017f26:	b01d      	add	sp, #116	@ 0x74
 8017f28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017f2c:	b002      	add	sp, #8
 8017f2e:	4770      	bx	lr
 8017f30:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017f34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017f38:	f04f 0300 	mov.w	r3, #0
 8017f3c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017f3e:	bf14      	ite	ne
 8017f40:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017f44:	4623      	moveq	r3, r4
 8017f46:	9304      	str	r3, [sp, #16]
 8017f48:	9307      	str	r3, [sp, #28]
 8017f4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017f4e:	9002      	str	r0, [sp, #8]
 8017f50:	9006      	str	r0, [sp, #24]
 8017f52:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017f56:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017f58:	ab21      	add	r3, sp, #132	@ 0x84
 8017f5a:	a902      	add	r1, sp, #8
 8017f5c:	4628      	mov	r0, r5
 8017f5e:	9301      	str	r3, [sp, #4]
 8017f60:	f001 fc48 	bl	80197f4 <_svfiprintf_r>
 8017f64:	1c43      	adds	r3, r0, #1
 8017f66:	bfbc      	itt	lt
 8017f68:	238b      	movlt	r3, #139	@ 0x8b
 8017f6a:	602b      	strlt	r3, [r5, #0]
 8017f6c:	2c00      	cmp	r4, #0
 8017f6e:	d0da      	beq.n	8017f26 <sniprintf+0x16>
 8017f70:	9b02      	ldr	r3, [sp, #8]
 8017f72:	2200      	movs	r2, #0
 8017f74:	701a      	strb	r2, [r3, #0]
 8017f76:	e7d6      	b.n	8017f26 <sniprintf+0x16>
 8017f78:	200001ac 	.word	0x200001ac

08017f7c <siprintf>:
 8017f7c:	b40e      	push	{r1, r2, r3}
 8017f7e:	b510      	push	{r4, lr}
 8017f80:	b09d      	sub	sp, #116	@ 0x74
 8017f82:	ab1f      	add	r3, sp, #124	@ 0x7c
 8017f84:	9002      	str	r0, [sp, #8]
 8017f86:	9006      	str	r0, [sp, #24]
 8017f88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017f8c:	480a      	ldr	r0, [pc, #40]	@ (8017fb8 <siprintf+0x3c>)
 8017f8e:	9107      	str	r1, [sp, #28]
 8017f90:	9104      	str	r1, [sp, #16]
 8017f92:	490a      	ldr	r1, [pc, #40]	@ (8017fbc <siprintf+0x40>)
 8017f94:	f853 2b04 	ldr.w	r2, [r3], #4
 8017f98:	9105      	str	r1, [sp, #20]
 8017f9a:	2400      	movs	r4, #0
 8017f9c:	a902      	add	r1, sp, #8
 8017f9e:	6800      	ldr	r0, [r0, #0]
 8017fa0:	9301      	str	r3, [sp, #4]
 8017fa2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8017fa4:	f001 fc26 	bl	80197f4 <_svfiprintf_r>
 8017fa8:	9b02      	ldr	r3, [sp, #8]
 8017faa:	701c      	strb	r4, [r3, #0]
 8017fac:	b01d      	add	sp, #116	@ 0x74
 8017fae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017fb2:	b003      	add	sp, #12
 8017fb4:	4770      	bx	lr
 8017fb6:	bf00      	nop
 8017fb8:	200001ac 	.word	0x200001ac
 8017fbc:	ffff0208 	.word	0xffff0208

08017fc0 <__sread>:
 8017fc0:	b510      	push	{r4, lr}
 8017fc2:	460c      	mov	r4, r1
 8017fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017fc8:	f000 f886 	bl	80180d8 <_read_r>
 8017fcc:	2800      	cmp	r0, #0
 8017fce:	bfab      	itete	ge
 8017fd0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017fd2:	89a3      	ldrhlt	r3, [r4, #12]
 8017fd4:	181b      	addge	r3, r3, r0
 8017fd6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8017fda:	bfac      	ite	ge
 8017fdc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017fde:	81a3      	strhlt	r3, [r4, #12]
 8017fe0:	bd10      	pop	{r4, pc}

08017fe2 <__swrite>:
 8017fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017fe6:	461f      	mov	r7, r3
 8017fe8:	898b      	ldrh	r3, [r1, #12]
 8017fea:	05db      	lsls	r3, r3, #23
 8017fec:	4605      	mov	r5, r0
 8017fee:	460c      	mov	r4, r1
 8017ff0:	4616      	mov	r6, r2
 8017ff2:	d505      	bpl.n	8018000 <__swrite+0x1e>
 8017ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017ff8:	2302      	movs	r3, #2
 8017ffa:	2200      	movs	r2, #0
 8017ffc:	f000 f85a 	bl	80180b4 <_lseek_r>
 8018000:	89a3      	ldrh	r3, [r4, #12]
 8018002:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018006:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801800a:	81a3      	strh	r3, [r4, #12]
 801800c:	4632      	mov	r2, r6
 801800e:	463b      	mov	r3, r7
 8018010:	4628      	mov	r0, r5
 8018012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018016:	f000 b871 	b.w	80180fc <_write_r>

0801801a <__sseek>:
 801801a:	b510      	push	{r4, lr}
 801801c:	460c      	mov	r4, r1
 801801e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018022:	f000 f847 	bl	80180b4 <_lseek_r>
 8018026:	1c43      	adds	r3, r0, #1
 8018028:	89a3      	ldrh	r3, [r4, #12]
 801802a:	bf15      	itete	ne
 801802c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801802e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018032:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018036:	81a3      	strheq	r3, [r4, #12]
 8018038:	bf18      	it	ne
 801803a:	81a3      	strhne	r3, [r4, #12]
 801803c:	bd10      	pop	{r4, pc}

0801803e <__sclose>:
 801803e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018042:	f000 b827 	b.w	8018094 <_close_r>

08018046 <memmove>:
 8018046:	4288      	cmp	r0, r1
 8018048:	b510      	push	{r4, lr}
 801804a:	eb01 0402 	add.w	r4, r1, r2
 801804e:	d902      	bls.n	8018056 <memmove+0x10>
 8018050:	4284      	cmp	r4, r0
 8018052:	4623      	mov	r3, r4
 8018054:	d807      	bhi.n	8018066 <memmove+0x20>
 8018056:	1e43      	subs	r3, r0, #1
 8018058:	42a1      	cmp	r1, r4
 801805a:	d008      	beq.n	801806e <memmove+0x28>
 801805c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018060:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018064:	e7f8      	b.n	8018058 <memmove+0x12>
 8018066:	4402      	add	r2, r0
 8018068:	4601      	mov	r1, r0
 801806a:	428a      	cmp	r2, r1
 801806c:	d100      	bne.n	8018070 <memmove+0x2a>
 801806e:	bd10      	pop	{r4, pc}
 8018070:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018074:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018078:	e7f7      	b.n	801806a <memmove+0x24>

0801807a <memset>:
 801807a:	4402      	add	r2, r0
 801807c:	4603      	mov	r3, r0
 801807e:	4293      	cmp	r3, r2
 8018080:	d100      	bne.n	8018084 <memset+0xa>
 8018082:	4770      	bx	lr
 8018084:	f803 1b01 	strb.w	r1, [r3], #1
 8018088:	e7f9      	b.n	801807e <memset+0x4>
	...

0801808c <_localeconv_r>:
 801808c:	4800      	ldr	r0, [pc, #0]	@ (8018090 <_localeconv_r+0x4>)
 801808e:	4770      	bx	lr
 8018090:	200002ec 	.word	0x200002ec

08018094 <_close_r>:
 8018094:	b538      	push	{r3, r4, r5, lr}
 8018096:	4d06      	ldr	r5, [pc, #24]	@ (80180b0 <_close_r+0x1c>)
 8018098:	2300      	movs	r3, #0
 801809a:	4604      	mov	r4, r0
 801809c:	4608      	mov	r0, r1
 801809e:	602b      	str	r3, [r5, #0]
 80180a0:	f7ec fc46 	bl	8004930 <_close>
 80180a4:	1c43      	adds	r3, r0, #1
 80180a6:	d102      	bne.n	80180ae <_close_r+0x1a>
 80180a8:	682b      	ldr	r3, [r5, #0]
 80180aa:	b103      	cbz	r3, 80180ae <_close_r+0x1a>
 80180ac:	6023      	str	r3, [r4, #0]
 80180ae:	bd38      	pop	{r3, r4, r5, pc}
 80180b0:	20003e48 	.word	0x20003e48

080180b4 <_lseek_r>:
 80180b4:	b538      	push	{r3, r4, r5, lr}
 80180b6:	4d07      	ldr	r5, [pc, #28]	@ (80180d4 <_lseek_r+0x20>)
 80180b8:	4604      	mov	r4, r0
 80180ba:	4608      	mov	r0, r1
 80180bc:	4611      	mov	r1, r2
 80180be:	2200      	movs	r2, #0
 80180c0:	602a      	str	r2, [r5, #0]
 80180c2:	461a      	mov	r2, r3
 80180c4:	f7ec fc5b 	bl	800497e <_lseek>
 80180c8:	1c43      	adds	r3, r0, #1
 80180ca:	d102      	bne.n	80180d2 <_lseek_r+0x1e>
 80180cc:	682b      	ldr	r3, [r5, #0]
 80180ce:	b103      	cbz	r3, 80180d2 <_lseek_r+0x1e>
 80180d0:	6023      	str	r3, [r4, #0]
 80180d2:	bd38      	pop	{r3, r4, r5, pc}
 80180d4:	20003e48 	.word	0x20003e48

080180d8 <_read_r>:
 80180d8:	b538      	push	{r3, r4, r5, lr}
 80180da:	4d07      	ldr	r5, [pc, #28]	@ (80180f8 <_read_r+0x20>)
 80180dc:	4604      	mov	r4, r0
 80180de:	4608      	mov	r0, r1
 80180e0:	4611      	mov	r1, r2
 80180e2:	2200      	movs	r2, #0
 80180e4:	602a      	str	r2, [r5, #0]
 80180e6:	461a      	mov	r2, r3
 80180e8:	f7ec fbe9 	bl	80048be <_read>
 80180ec:	1c43      	adds	r3, r0, #1
 80180ee:	d102      	bne.n	80180f6 <_read_r+0x1e>
 80180f0:	682b      	ldr	r3, [r5, #0]
 80180f2:	b103      	cbz	r3, 80180f6 <_read_r+0x1e>
 80180f4:	6023      	str	r3, [r4, #0]
 80180f6:	bd38      	pop	{r3, r4, r5, pc}
 80180f8:	20003e48 	.word	0x20003e48

080180fc <_write_r>:
 80180fc:	b538      	push	{r3, r4, r5, lr}
 80180fe:	4d07      	ldr	r5, [pc, #28]	@ (801811c <_write_r+0x20>)
 8018100:	4604      	mov	r4, r0
 8018102:	4608      	mov	r0, r1
 8018104:	4611      	mov	r1, r2
 8018106:	2200      	movs	r2, #0
 8018108:	602a      	str	r2, [r5, #0]
 801810a:	461a      	mov	r2, r3
 801810c:	f7ec fbf4 	bl	80048f8 <_write>
 8018110:	1c43      	adds	r3, r0, #1
 8018112:	d102      	bne.n	801811a <_write_r+0x1e>
 8018114:	682b      	ldr	r3, [r5, #0]
 8018116:	b103      	cbz	r3, 801811a <_write_r+0x1e>
 8018118:	6023      	str	r3, [r4, #0]
 801811a:	bd38      	pop	{r3, r4, r5, pc}
 801811c:	20003e48 	.word	0x20003e48

08018120 <__errno>:
 8018120:	4b01      	ldr	r3, [pc, #4]	@ (8018128 <__errno+0x8>)
 8018122:	6818      	ldr	r0, [r3, #0]
 8018124:	4770      	bx	lr
 8018126:	bf00      	nop
 8018128:	200001ac 	.word	0x200001ac

0801812c <__libc_init_array>:
 801812c:	b570      	push	{r4, r5, r6, lr}
 801812e:	4d0d      	ldr	r5, [pc, #52]	@ (8018164 <__libc_init_array+0x38>)
 8018130:	4c0d      	ldr	r4, [pc, #52]	@ (8018168 <__libc_init_array+0x3c>)
 8018132:	1b64      	subs	r4, r4, r5
 8018134:	10a4      	asrs	r4, r4, #2
 8018136:	2600      	movs	r6, #0
 8018138:	42a6      	cmp	r6, r4
 801813a:	d109      	bne.n	8018150 <__libc_init_array+0x24>
 801813c:	4d0b      	ldr	r5, [pc, #44]	@ (801816c <__libc_init_array+0x40>)
 801813e:	4c0c      	ldr	r4, [pc, #48]	@ (8018170 <__libc_init_array+0x44>)
 8018140:	f002 f84e 	bl	801a1e0 <_init>
 8018144:	1b64      	subs	r4, r4, r5
 8018146:	10a4      	asrs	r4, r4, #2
 8018148:	2600      	movs	r6, #0
 801814a:	42a6      	cmp	r6, r4
 801814c:	d105      	bne.n	801815a <__libc_init_array+0x2e>
 801814e:	bd70      	pop	{r4, r5, r6, pc}
 8018150:	f855 3b04 	ldr.w	r3, [r5], #4
 8018154:	4798      	blx	r3
 8018156:	3601      	adds	r6, #1
 8018158:	e7ee      	b.n	8018138 <__libc_init_array+0xc>
 801815a:	f855 3b04 	ldr.w	r3, [r5], #4
 801815e:	4798      	blx	r3
 8018160:	3601      	adds	r6, #1
 8018162:	e7f2      	b.n	801814a <__libc_init_array+0x1e>
 8018164:	0801c984 	.word	0x0801c984
 8018168:	0801c984 	.word	0x0801c984
 801816c:	0801c984 	.word	0x0801c984
 8018170:	0801c988 	.word	0x0801c988

08018174 <__retarget_lock_init_recursive>:
 8018174:	4770      	bx	lr

08018176 <__retarget_lock_acquire_recursive>:
 8018176:	4770      	bx	lr

08018178 <__retarget_lock_release_recursive>:
 8018178:	4770      	bx	lr

0801817a <memcpy>:
 801817a:	440a      	add	r2, r1
 801817c:	4291      	cmp	r1, r2
 801817e:	f100 33ff 	add.w	r3, r0, #4294967295
 8018182:	d100      	bne.n	8018186 <memcpy+0xc>
 8018184:	4770      	bx	lr
 8018186:	b510      	push	{r4, lr}
 8018188:	f811 4b01 	ldrb.w	r4, [r1], #1
 801818c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018190:	4291      	cmp	r1, r2
 8018192:	d1f9      	bne.n	8018188 <memcpy+0xe>
 8018194:	bd10      	pop	{r4, pc}

08018196 <quorem>:
 8018196:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801819a:	6903      	ldr	r3, [r0, #16]
 801819c:	690c      	ldr	r4, [r1, #16]
 801819e:	42a3      	cmp	r3, r4
 80181a0:	4607      	mov	r7, r0
 80181a2:	db7e      	blt.n	80182a2 <quorem+0x10c>
 80181a4:	3c01      	subs	r4, #1
 80181a6:	f101 0814 	add.w	r8, r1, #20
 80181aa:	00a3      	lsls	r3, r4, #2
 80181ac:	f100 0514 	add.w	r5, r0, #20
 80181b0:	9300      	str	r3, [sp, #0]
 80181b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80181b6:	9301      	str	r3, [sp, #4]
 80181b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80181bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80181c0:	3301      	adds	r3, #1
 80181c2:	429a      	cmp	r2, r3
 80181c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80181c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80181cc:	d32e      	bcc.n	801822c <quorem+0x96>
 80181ce:	f04f 0a00 	mov.w	sl, #0
 80181d2:	46c4      	mov	ip, r8
 80181d4:	46ae      	mov	lr, r5
 80181d6:	46d3      	mov	fp, sl
 80181d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80181dc:	b298      	uxth	r0, r3
 80181de:	fb06 a000 	mla	r0, r6, r0, sl
 80181e2:	0c02      	lsrs	r2, r0, #16
 80181e4:	0c1b      	lsrs	r3, r3, #16
 80181e6:	fb06 2303 	mla	r3, r6, r3, r2
 80181ea:	f8de 2000 	ldr.w	r2, [lr]
 80181ee:	b280      	uxth	r0, r0
 80181f0:	b292      	uxth	r2, r2
 80181f2:	1a12      	subs	r2, r2, r0
 80181f4:	445a      	add	r2, fp
 80181f6:	f8de 0000 	ldr.w	r0, [lr]
 80181fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80181fe:	b29b      	uxth	r3, r3
 8018200:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8018204:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8018208:	b292      	uxth	r2, r2
 801820a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801820e:	45e1      	cmp	r9, ip
 8018210:	f84e 2b04 	str.w	r2, [lr], #4
 8018214:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8018218:	d2de      	bcs.n	80181d8 <quorem+0x42>
 801821a:	9b00      	ldr	r3, [sp, #0]
 801821c:	58eb      	ldr	r3, [r5, r3]
 801821e:	b92b      	cbnz	r3, 801822c <quorem+0x96>
 8018220:	9b01      	ldr	r3, [sp, #4]
 8018222:	3b04      	subs	r3, #4
 8018224:	429d      	cmp	r5, r3
 8018226:	461a      	mov	r2, r3
 8018228:	d32f      	bcc.n	801828a <quorem+0xf4>
 801822a:	613c      	str	r4, [r7, #16]
 801822c:	4638      	mov	r0, r7
 801822e:	f001 f97d 	bl	801952c <__mcmp>
 8018232:	2800      	cmp	r0, #0
 8018234:	db25      	blt.n	8018282 <quorem+0xec>
 8018236:	4629      	mov	r1, r5
 8018238:	2000      	movs	r0, #0
 801823a:	f858 2b04 	ldr.w	r2, [r8], #4
 801823e:	f8d1 c000 	ldr.w	ip, [r1]
 8018242:	fa1f fe82 	uxth.w	lr, r2
 8018246:	fa1f f38c 	uxth.w	r3, ip
 801824a:	eba3 030e 	sub.w	r3, r3, lr
 801824e:	4403      	add	r3, r0
 8018250:	0c12      	lsrs	r2, r2, #16
 8018252:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8018256:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801825a:	b29b      	uxth	r3, r3
 801825c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018260:	45c1      	cmp	r9, r8
 8018262:	f841 3b04 	str.w	r3, [r1], #4
 8018266:	ea4f 4022 	mov.w	r0, r2, asr #16
 801826a:	d2e6      	bcs.n	801823a <quorem+0xa4>
 801826c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018270:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018274:	b922      	cbnz	r2, 8018280 <quorem+0xea>
 8018276:	3b04      	subs	r3, #4
 8018278:	429d      	cmp	r5, r3
 801827a:	461a      	mov	r2, r3
 801827c:	d30b      	bcc.n	8018296 <quorem+0x100>
 801827e:	613c      	str	r4, [r7, #16]
 8018280:	3601      	adds	r6, #1
 8018282:	4630      	mov	r0, r6
 8018284:	b003      	add	sp, #12
 8018286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801828a:	6812      	ldr	r2, [r2, #0]
 801828c:	3b04      	subs	r3, #4
 801828e:	2a00      	cmp	r2, #0
 8018290:	d1cb      	bne.n	801822a <quorem+0x94>
 8018292:	3c01      	subs	r4, #1
 8018294:	e7c6      	b.n	8018224 <quorem+0x8e>
 8018296:	6812      	ldr	r2, [r2, #0]
 8018298:	3b04      	subs	r3, #4
 801829a:	2a00      	cmp	r2, #0
 801829c:	d1ef      	bne.n	801827e <quorem+0xe8>
 801829e:	3c01      	subs	r4, #1
 80182a0:	e7ea      	b.n	8018278 <quorem+0xe2>
 80182a2:	2000      	movs	r0, #0
 80182a4:	e7ee      	b.n	8018284 <quorem+0xee>
	...

080182a8 <_dtoa_r>:
 80182a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80182ac:	69c7      	ldr	r7, [r0, #28]
 80182ae:	b097      	sub	sp, #92	@ 0x5c
 80182b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80182b4:	ec55 4b10 	vmov	r4, r5, d0
 80182b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80182ba:	9107      	str	r1, [sp, #28]
 80182bc:	4681      	mov	r9, r0
 80182be:	920c      	str	r2, [sp, #48]	@ 0x30
 80182c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80182c2:	b97f      	cbnz	r7, 80182e4 <_dtoa_r+0x3c>
 80182c4:	2010      	movs	r0, #16
 80182c6:	f000 fe09 	bl	8018edc <malloc>
 80182ca:	4602      	mov	r2, r0
 80182cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80182d0:	b920      	cbnz	r0, 80182dc <_dtoa_r+0x34>
 80182d2:	4ba9      	ldr	r3, [pc, #676]	@ (8018578 <_dtoa_r+0x2d0>)
 80182d4:	21ef      	movs	r1, #239	@ 0xef
 80182d6:	48a9      	ldr	r0, [pc, #676]	@ (801857c <_dtoa_r+0x2d4>)
 80182d8:	f001 fc44 	bl	8019b64 <__assert_func>
 80182dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80182e0:	6007      	str	r7, [r0, #0]
 80182e2:	60c7      	str	r7, [r0, #12]
 80182e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80182e8:	6819      	ldr	r1, [r3, #0]
 80182ea:	b159      	cbz	r1, 8018304 <_dtoa_r+0x5c>
 80182ec:	685a      	ldr	r2, [r3, #4]
 80182ee:	604a      	str	r2, [r1, #4]
 80182f0:	2301      	movs	r3, #1
 80182f2:	4093      	lsls	r3, r2
 80182f4:	608b      	str	r3, [r1, #8]
 80182f6:	4648      	mov	r0, r9
 80182f8:	f000 fee6 	bl	80190c8 <_Bfree>
 80182fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018300:	2200      	movs	r2, #0
 8018302:	601a      	str	r2, [r3, #0]
 8018304:	1e2b      	subs	r3, r5, #0
 8018306:	bfb9      	ittee	lt
 8018308:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801830c:	9305      	strlt	r3, [sp, #20]
 801830e:	2300      	movge	r3, #0
 8018310:	6033      	strge	r3, [r6, #0]
 8018312:	9f05      	ldr	r7, [sp, #20]
 8018314:	4b9a      	ldr	r3, [pc, #616]	@ (8018580 <_dtoa_r+0x2d8>)
 8018316:	bfbc      	itt	lt
 8018318:	2201      	movlt	r2, #1
 801831a:	6032      	strlt	r2, [r6, #0]
 801831c:	43bb      	bics	r3, r7
 801831e:	d112      	bne.n	8018346 <_dtoa_r+0x9e>
 8018320:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018322:	f242 730f 	movw	r3, #9999	@ 0x270f
 8018326:	6013      	str	r3, [r2, #0]
 8018328:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801832c:	4323      	orrs	r3, r4
 801832e:	f000 855a 	beq.w	8018de6 <_dtoa_r+0xb3e>
 8018332:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018334:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8018594 <_dtoa_r+0x2ec>
 8018338:	2b00      	cmp	r3, #0
 801833a:	f000 855c 	beq.w	8018df6 <_dtoa_r+0xb4e>
 801833e:	f10a 0303 	add.w	r3, sl, #3
 8018342:	f000 bd56 	b.w	8018df2 <_dtoa_r+0xb4a>
 8018346:	ed9d 7b04 	vldr	d7, [sp, #16]
 801834a:	2200      	movs	r2, #0
 801834c:	ec51 0b17 	vmov	r0, r1, d7
 8018350:	2300      	movs	r3, #0
 8018352:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8018356:	f7e8 fbdf 	bl	8000b18 <__aeabi_dcmpeq>
 801835a:	4680      	mov	r8, r0
 801835c:	b158      	cbz	r0, 8018376 <_dtoa_r+0xce>
 801835e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018360:	2301      	movs	r3, #1
 8018362:	6013      	str	r3, [r2, #0]
 8018364:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018366:	b113      	cbz	r3, 801836e <_dtoa_r+0xc6>
 8018368:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801836a:	4b86      	ldr	r3, [pc, #536]	@ (8018584 <_dtoa_r+0x2dc>)
 801836c:	6013      	str	r3, [r2, #0]
 801836e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8018598 <_dtoa_r+0x2f0>
 8018372:	f000 bd40 	b.w	8018df6 <_dtoa_r+0xb4e>
 8018376:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801837a:	aa14      	add	r2, sp, #80	@ 0x50
 801837c:	a915      	add	r1, sp, #84	@ 0x54
 801837e:	4648      	mov	r0, r9
 8018380:	f001 f984 	bl	801968c <__d2b>
 8018384:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8018388:	9002      	str	r0, [sp, #8]
 801838a:	2e00      	cmp	r6, #0
 801838c:	d078      	beq.n	8018480 <_dtoa_r+0x1d8>
 801838e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018390:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8018394:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018398:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801839c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80183a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80183a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80183a8:	4619      	mov	r1, r3
 80183aa:	2200      	movs	r2, #0
 80183ac:	4b76      	ldr	r3, [pc, #472]	@ (8018588 <_dtoa_r+0x2e0>)
 80183ae:	f7e7 ff93 	bl	80002d8 <__aeabi_dsub>
 80183b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8018560 <_dtoa_r+0x2b8>)
 80183b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183b8:	f7e8 f946 	bl	8000648 <__aeabi_dmul>
 80183bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8018568 <_dtoa_r+0x2c0>)
 80183be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183c2:	f7e7 ff8b 	bl	80002dc <__adddf3>
 80183c6:	4604      	mov	r4, r0
 80183c8:	4630      	mov	r0, r6
 80183ca:	460d      	mov	r5, r1
 80183cc:	f7e8 f8d2 	bl	8000574 <__aeabi_i2d>
 80183d0:	a367      	add	r3, pc, #412	@ (adr r3, 8018570 <_dtoa_r+0x2c8>)
 80183d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183d6:	f7e8 f937 	bl	8000648 <__aeabi_dmul>
 80183da:	4602      	mov	r2, r0
 80183dc:	460b      	mov	r3, r1
 80183de:	4620      	mov	r0, r4
 80183e0:	4629      	mov	r1, r5
 80183e2:	f7e7 ff7b 	bl	80002dc <__adddf3>
 80183e6:	4604      	mov	r4, r0
 80183e8:	460d      	mov	r5, r1
 80183ea:	f7e8 fbdd 	bl	8000ba8 <__aeabi_d2iz>
 80183ee:	2200      	movs	r2, #0
 80183f0:	4607      	mov	r7, r0
 80183f2:	2300      	movs	r3, #0
 80183f4:	4620      	mov	r0, r4
 80183f6:	4629      	mov	r1, r5
 80183f8:	f7e8 fb98 	bl	8000b2c <__aeabi_dcmplt>
 80183fc:	b140      	cbz	r0, 8018410 <_dtoa_r+0x168>
 80183fe:	4638      	mov	r0, r7
 8018400:	f7e8 f8b8 	bl	8000574 <__aeabi_i2d>
 8018404:	4622      	mov	r2, r4
 8018406:	462b      	mov	r3, r5
 8018408:	f7e8 fb86 	bl	8000b18 <__aeabi_dcmpeq>
 801840c:	b900      	cbnz	r0, 8018410 <_dtoa_r+0x168>
 801840e:	3f01      	subs	r7, #1
 8018410:	2f16      	cmp	r7, #22
 8018412:	d852      	bhi.n	80184ba <_dtoa_r+0x212>
 8018414:	4b5d      	ldr	r3, [pc, #372]	@ (801858c <_dtoa_r+0x2e4>)
 8018416:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801841a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801841e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018422:	f7e8 fb83 	bl	8000b2c <__aeabi_dcmplt>
 8018426:	2800      	cmp	r0, #0
 8018428:	d049      	beq.n	80184be <_dtoa_r+0x216>
 801842a:	3f01      	subs	r7, #1
 801842c:	2300      	movs	r3, #0
 801842e:	9310      	str	r3, [sp, #64]	@ 0x40
 8018430:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018432:	1b9b      	subs	r3, r3, r6
 8018434:	1e5a      	subs	r2, r3, #1
 8018436:	bf45      	ittet	mi
 8018438:	f1c3 0301 	rsbmi	r3, r3, #1
 801843c:	9300      	strmi	r3, [sp, #0]
 801843e:	2300      	movpl	r3, #0
 8018440:	2300      	movmi	r3, #0
 8018442:	9206      	str	r2, [sp, #24]
 8018444:	bf54      	ite	pl
 8018446:	9300      	strpl	r3, [sp, #0]
 8018448:	9306      	strmi	r3, [sp, #24]
 801844a:	2f00      	cmp	r7, #0
 801844c:	db39      	blt.n	80184c2 <_dtoa_r+0x21a>
 801844e:	9b06      	ldr	r3, [sp, #24]
 8018450:	970d      	str	r7, [sp, #52]	@ 0x34
 8018452:	443b      	add	r3, r7
 8018454:	9306      	str	r3, [sp, #24]
 8018456:	2300      	movs	r3, #0
 8018458:	9308      	str	r3, [sp, #32]
 801845a:	9b07      	ldr	r3, [sp, #28]
 801845c:	2b09      	cmp	r3, #9
 801845e:	d863      	bhi.n	8018528 <_dtoa_r+0x280>
 8018460:	2b05      	cmp	r3, #5
 8018462:	bfc4      	itt	gt
 8018464:	3b04      	subgt	r3, #4
 8018466:	9307      	strgt	r3, [sp, #28]
 8018468:	9b07      	ldr	r3, [sp, #28]
 801846a:	f1a3 0302 	sub.w	r3, r3, #2
 801846e:	bfcc      	ite	gt
 8018470:	2400      	movgt	r4, #0
 8018472:	2401      	movle	r4, #1
 8018474:	2b03      	cmp	r3, #3
 8018476:	d863      	bhi.n	8018540 <_dtoa_r+0x298>
 8018478:	e8df f003 	tbb	[pc, r3]
 801847c:	2b375452 	.word	0x2b375452
 8018480:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8018484:	441e      	add	r6, r3
 8018486:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801848a:	2b20      	cmp	r3, #32
 801848c:	bfc1      	itttt	gt
 801848e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8018492:	409f      	lslgt	r7, r3
 8018494:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8018498:	fa24 f303 	lsrgt.w	r3, r4, r3
 801849c:	bfd6      	itet	le
 801849e:	f1c3 0320 	rsble	r3, r3, #32
 80184a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80184a6:	fa04 f003 	lslle.w	r0, r4, r3
 80184aa:	f7e8 f853 	bl	8000554 <__aeabi_ui2d>
 80184ae:	2201      	movs	r2, #1
 80184b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80184b4:	3e01      	subs	r6, #1
 80184b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80184b8:	e776      	b.n	80183a8 <_dtoa_r+0x100>
 80184ba:	2301      	movs	r3, #1
 80184bc:	e7b7      	b.n	801842e <_dtoa_r+0x186>
 80184be:	9010      	str	r0, [sp, #64]	@ 0x40
 80184c0:	e7b6      	b.n	8018430 <_dtoa_r+0x188>
 80184c2:	9b00      	ldr	r3, [sp, #0]
 80184c4:	1bdb      	subs	r3, r3, r7
 80184c6:	9300      	str	r3, [sp, #0]
 80184c8:	427b      	negs	r3, r7
 80184ca:	9308      	str	r3, [sp, #32]
 80184cc:	2300      	movs	r3, #0
 80184ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80184d0:	e7c3      	b.n	801845a <_dtoa_r+0x1b2>
 80184d2:	2301      	movs	r3, #1
 80184d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80184d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80184d8:	eb07 0b03 	add.w	fp, r7, r3
 80184dc:	f10b 0301 	add.w	r3, fp, #1
 80184e0:	2b01      	cmp	r3, #1
 80184e2:	9303      	str	r3, [sp, #12]
 80184e4:	bfb8      	it	lt
 80184e6:	2301      	movlt	r3, #1
 80184e8:	e006      	b.n	80184f8 <_dtoa_r+0x250>
 80184ea:	2301      	movs	r3, #1
 80184ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80184ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	dd28      	ble.n	8018546 <_dtoa_r+0x29e>
 80184f4:	469b      	mov	fp, r3
 80184f6:	9303      	str	r3, [sp, #12]
 80184f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80184fc:	2100      	movs	r1, #0
 80184fe:	2204      	movs	r2, #4
 8018500:	f102 0514 	add.w	r5, r2, #20
 8018504:	429d      	cmp	r5, r3
 8018506:	d926      	bls.n	8018556 <_dtoa_r+0x2ae>
 8018508:	6041      	str	r1, [r0, #4]
 801850a:	4648      	mov	r0, r9
 801850c:	f000 fd9c 	bl	8019048 <_Balloc>
 8018510:	4682      	mov	sl, r0
 8018512:	2800      	cmp	r0, #0
 8018514:	d142      	bne.n	801859c <_dtoa_r+0x2f4>
 8018516:	4b1e      	ldr	r3, [pc, #120]	@ (8018590 <_dtoa_r+0x2e8>)
 8018518:	4602      	mov	r2, r0
 801851a:	f240 11af 	movw	r1, #431	@ 0x1af
 801851e:	e6da      	b.n	80182d6 <_dtoa_r+0x2e>
 8018520:	2300      	movs	r3, #0
 8018522:	e7e3      	b.n	80184ec <_dtoa_r+0x244>
 8018524:	2300      	movs	r3, #0
 8018526:	e7d5      	b.n	80184d4 <_dtoa_r+0x22c>
 8018528:	2401      	movs	r4, #1
 801852a:	2300      	movs	r3, #0
 801852c:	9307      	str	r3, [sp, #28]
 801852e:	9409      	str	r4, [sp, #36]	@ 0x24
 8018530:	f04f 3bff 	mov.w	fp, #4294967295
 8018534:	2200      	movs	r2, #0
 8018536:	f8cd b00c 	str.w	fp, [sp, #12]
 801853a:	2312      	movs	r3, #18
 801853c:	920c      	str	r2, [sp, #48]	@ 0x30
 801853e:	e7db      	b.n	80184f8 <_dtoa_r+0x250>
 8018540:	2301      	movs	r3, #1
 8018542:	9309      	str	r3, [sp, #36]	@ 0x24
 8018544:	e7f4      	b.n	8018530 <_dtoa_r+0x288>
 8018546:	f04f 0b01 	mov.w	fp, #1
 801854a:	f8cd b00c 	str.w	fp, [sp, #12]
 801854e:	465b      	mov	r3, fp
 8018550:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8018554:	e7d0      	b.n	80184f8 <_dtoa_r+0x250>
 8018556:	3101      	adds	r1, #1
 8018558:	0052      	lsls	r2, r2, #1
 801855a:	e7d1      	b.n	8018500 <_dtoa_r+0x258>
 801855c:	f3af 8000 	nop.w
 8018560:	636f4361 	.word	0x636f4361
 8018564:	3fd287a7 	.word	0x3fd287a7
 8018568:	8b60c8b3 	.word	0x8b60c8b3
 801856c:	3fc68a28 	.word	0x3fc68a28
 8018570:	509f79fb 	.word	0x509f79fb
 8018574:	3fd34413 	.word	0x3fd34413
 8018578:	0801c649 	.word	0x0801c649
 801857c:	0801c660 	.word	0x0801c660
 8018580:	7ff00000 	.word	0x7ff00000
 8018584:	0801c619 	.word	0x0801c619
 8018588:	3ff80000 	.word	0x3ff80000
 801858c:	0801c7b0 	.word	0x0801c7b0
 8018590:	0801c6b8 	.word	0x0801c6b8
 8018594:	0801c645 	.word	0x0801c645
 8018598:	0801c618 	.word	0x0801c618
 801859c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80185a0:	6018      	str	r0, [r3, #0]
 80185a2:	9b03      	ldr	r3, [sp, #12]
 80185a4:	2b0e      	cmp	r3, #14
 80185a6:	f200 80a1 	bhi.w	80186ec <_dtoa_r+0x444>
 80185aa:	2c00      	cmp	r4, #0
 80185ac:	f000 809e 	beq.w	80186ec <_dtoa_r+0x444>
 80185b0:	2f00      	cmp	r7, #0
 80185b2:	dd33      	ble.n	801861c <_dtoa_r+0x374>
 80185b4:	4b9c      	ldr	r3, [pc, #624]	@ (8018828 <_dtoa_r+0x580>)
 80185b6:	f007 020f 	and.w	r2, r7, #15
 80185ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80185be:	ed93 7b00 	vldr	d7, [r3]
 80185c2:	05f8      	lsls	r0, r7, #23
 80185c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80185c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80185cc:	d516      	bpl.n	80185fc <_dtoa_r+0x354>
 80185ce:	4b97      	ldr	r3, [pc, #604]	@ (801882c <_dtoa_r+0x584>)
 80185d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80185d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80185d8:	f7e8 f960 	bl	800089c <__aeabi_ddiv>
 80185dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80185e0:	f004 040f 	and.w	r4, r4, #15
 80185e4:	2603      	movs	r6, #3
 80185e6:	4d91      	ldr	r5, [pc, #580]	@ (801882c <_dtoa_r+0x584>)
 80185e8:	b954      	cbnz	r4, 8018600 <_dtoa_r+0x358>
 80185ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80185ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80185f2:	f7e8 f953 	bl	800089c <__aeabi_ddiv>
 80185f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80185fa:	e028      	b.n	801864e <_dtoa_r+0x3a6>
 80185fc:	2602      	movs	r6, #2
 80185fe:	e7f2      	b.n	80185e6 <_dtoa_r+0x33e>
 8018600:	07e1      	lsls	r1, r4, #31
 8018602:	d508      	bpl.n	8018616 <_dtoa_r+0x36e>
 8018604:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018608:	e9d5 2300 	ldrd	r2, r3, [r5]
 801860c:	f7e8 f81c 	bl	8000648 <__aeabi_dmul>
 8018610:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018614:	3601      	adds	r6, #1
 8018616:	1064      	asrs	r4, r4, #1
 8018618:	3508      	adds	r5, #8
 801861a:	e7e5      	b.n	80185e8 <_dtoa_r+0x340>
 801861c:	f000 80af 	beq.w	801877e <_dtoa_r+0x4d6>
 8018620:	427c      	negs	r4, r7
 8018622:	4b81      	ldr	r3, [pc, #516]	@ (8018828 <_dtoa_r+0x580>)
 8018624:	4d81      	ldr	r5, [pc, #516]	@ (801882c <_dtoa_r+0x584>)
 8018626:	f004 020f 	and.w	r2, r4, #15
 801862a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801862e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018632:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018636:	f7e8 f807 	bl	8000648 <__aeabi_dmul>
 801863a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801863e:	1124      	asrs	r4, r4, #4
 8018640:	2300      	movs	r3, #0
 8018642:	2602      	movs	r6, #2
 8018644:	2c00      	cmp	r4, #0
 8018646:	f040 808f 	bne.w	8018768 <_dtoa_r+0x4c0>
 801864a:	2b00      	cmp	r3, #0
 801864c:	d1d3      	bne.n	80185f6 <_dtoa_r+0x34e>
 801864e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018650:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018654:	2b00      	cmp	r3, #0
 8018656:	f000 8094 	beq.w	8018782 <_dtoa_r+0x4da>
 801865a:	4b75      	ldr	r3, [pc, #468]	@ (8018830 <_dtoa_r+0x588>)
 801865c:	2200      	movs	r2, #0
 801865e:	4620      	mov	r0, r4
 8018660:	4629      	mov	r1, r5
 8018662:	f7e8 fa63 	bl	8000b2c <__aeabi_dcmplt>
 8018666:	2800      	cmp	r0, #0
 8018668:	f000 808b 	beq.w	8018782 <_dtoa_r+0x4da>
 801866c:	9b03      	ldr	r3, [sp, #12]
 801866e:	2b00      	cmp	r3, #0
 8018670:	f000 8087 	beq.w	8018782 <_dtoa_r+0x4da>
 8018674:	f1bb 0f00 	cmp.w	fp, #0
 8018678:	dd34      	ble.n	80186e4 <_dtoa_r+0x43c>
 801867a:	4620      	mov	r0, r4
 801867c:	4b6d      	ldr	r3, [pc, #436]	@ (8018834 <_dtoa_r+0x58c>)
 801867e:	2200      	movs	r2, #0
 8018680:	4629      	mov	r1, r5
 8018682:	f7e7 ffe1 	bl	8000648 <__aeabi_dmul>
 8018686:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801868a:	f107 38ff 	add.w	r8, r7, #4294967295
 801868e:	3601      	adds	r6, #1
 8018690:	465c      	mov	r4, fp
 8018692:	4630      	mov	r0, r6
 8018694:	f7e7 ff6e 	bl	8000574 <__aeabi_i2d>
 8018698:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801869c:	f7e7 ffd4 	bl	8000648 <__aeabi_dmul>
 80186a0:	4b65      	ldr	r3, [pc, #404]	@ (8018838 <_dtoa_r+0x590>)
 80186a2:	2200      	movs	r2, #0
 80186a4:	f7e7 fe1a 	bl	80002dc <__adddf3>
 80186a8:	4605      	mov	r5, r0
 80186aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80186ae:	2c00      	cmp	r4, #0
 80186b0:	d16a      	bne.n	8018788 <_dtoa_r+0x4e0>
 80186b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80186b6:	4b61      	ldr	r3, [pc, #388]	@ (801883c <_dtoa_r+0x594>)
 80186b8:	2200      	movs	r2, #0
 80186ba:	f7e7 fe0d 	bl	80002d8 <__aeabi_dsub>
 80186be:	4602      	mov	r2, r0
 80186c0:	460b      	mov	r3, r1
 80186c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80186c6:	462a      	mov	r2, r5
 80186c8:	4633      	mov	r3, r6
 80186ca:	f7e8 fa4d 	bl	8000b68 <__aeabi_dcmpgt>
 80186ce:	2800      	cmp	r0, #0
 80186d0:	f040 8298 	bne.w	8018c04 <_dtoa_r+0x95c>
 80186d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80186d8:	462a      	mov	r2, r5
 80186da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80186de:	f7e8 fa25 	bl	8000b2c <__aeabi_dcmplt>
 80186e2:	bb38      	cbnz	r0, 8018734 <_dtoa_r+0x48c>
 80186e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80186e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80186ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80186ee:	2b00      	cmp	r3, #0
 80186f0:	f2c0 8157 	blt.w	80189a2 <_dtoa_r+0x6fa>
 80186f4:	2f0e      	cmp	r7, #14
 80186f6:	f300 8154 	bgt.w	80189a2 <_dtoa_r+0x6fa>
 80186fa:	4b4b      	ldr	r3, [pc, #300]	@ (8018828 <_dtoa_r+0x580>)
 80186fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018700:	ed93 7b00 	vldr	d7, [r3]
 8018704:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018706:	2b00      	cmp	r3, #0
 8018708:	ed8d 7b00 	vstr	d7, [sp]
 801870c:	f280 80e5 	bge.w	80188da <_dtoa_r+0x632>
 8018710:	9b03      	ldr	r3, [sp, #12]
 8018712:	2b00      	cmp	r3, #0
 8018714:	f300 80e1 	bgt.w	80188da <_dtoa_r+0x632>
 8018718:	d10c      	bne.n	8018734 <_dtoa_r+0x48c>
 801871a:	4b48      	ldr	r3, [pc, #288]	@ (801883c <_dtoa_r+0x594>)
 801871c:	2200      	movs	r2, #0
 801871e:	ec51 0b17 	vmov	r0, r1, d7
 8018722:	f7e7 ff91 	bl	8000648 <__aeabi_dmul>
 8018726:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801872a:	f7e8 fa13 	bl	8000b54 <__aeabi_dcmpge>
 801872e:	2800      	cmp	r0, #0
 8018730:	f000 8266 	beq.w	8018c00 <_dtoa_r+0x958>
 8018734:	2400      	movs	r4, #0
 8018736:	4625      	mov	r5, r4
 8018738:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801873a:	4656      	mov	r6, sl
 801873c:	ea6f 0803 	mvn.w	r8, r3
 8018740:	2700      	movs	r7, #0
 8018742:	4621      	mov	r1, r4
 8018744:	4648      	mov	r0, r9
 8018746:	f000 fcbf 	bl	80190c8 <_Bfree>
 801874a:	2d00      	cmp	r5, #0
 801874c:	f000 80bd 	beq.w	80188ca <_dtoa_r+0x622>
 8018750:	b12f      	cbz	r7, 801875e <_dtoa_r+0x4b6>
 8018752:	42af      	cmp	r7, r5
 8018754:	d003      	beq.n	801875e <_dtoa_r+0x4b6>
 8018756:	4639      	mov	r1, r7
 8018758:	4648      	mov	r0, r9
 801875a:	f000 fcb5 	bl	80190c8 <_Bfree>
 801875e:	4629      	mov	r1, r5
 8018760:	4648      	mov	r0, r9
 8018762:	f000 fcb1 	bl	80190c8 <_Bfree>
 8018766:	e0b0      	b.n	80188ca <_dtoa_r+0x622>
 8018768:	07e2      	lsls	r2, r4, #31
 801876a:	d505      	bpl.n	8018778 <_dtoa_r+0x4d0>
 801876c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018770:	f7e7 ff6a 	bl	8000648 <__aeabi_dmul>
 8018774:	3601      	adds	r6, #1
 8018776:	2301      	movs	r3, #1
 8018778:	1064      	asrs	r4, r4, #1
 801877a:	3508      	adds	r5, #8
 801877c:	e762      	b.n	8018644 <_dtoa_r+0x39c>
 801877e:	2602      	movs	r6, #2
 8018780:	e765      	b.n	801864e <_dtoa_r+0x3a6>
 8018782:	9c03      	ldr	r4, [sp, #12]
 8018784:	46b8      	mov	r8, r7
 8018786:	e784      	b.n	8018692 <_dtoa_r+0x3ea>
 8018788:	4b27      	ldr	r3, [pc, #156]	@ (8018828 <_dtoa_r+0x580>)
 801878a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801878c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018790:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018794:	4454      	add	r4, sl
 8018796:	2900      	cmp	r1, #0
 8018798:	d054      	beq.n	8018844 <_dtoa_r+0x59c>
 801879a:	4929      	ldr	r1, [pc, #164]	@ (8018840 <_dtoa_r+0x598>)
 801879c:	2000      	movs	r0, #0
 801879e:	f7e8 f87d 	bl	800089c <__aeabi_ddiv>
 80187a2:	4633      	mov	r3, r6
 80187a4:	462a      	mov	r2, r5
 80187a6:	f7e7 fd97 	bl	80002d8 <__aeabi_dsub>
 80187aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80187ae:	4656      	mov	r6, sl
 80187b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80187b4:	f7e8 f9f8 	bl	8000ba8 <__aeabi_d2iz>
 80187b8:	4605      	mov	r5, r0
 80187ba:	f7e7 fedb 	bl	8000574 <__aeabi_i2d>
 80187be:	4602      	mov	r2, r0
 80187c0:	460b      	mov	r3, r1
 80187c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80187c6:	f7e7 fd87 	bl	80002d8 <__aeabi_dsub>
 80187ca:	3530      	adds	r5, #48	@ 0x30
 80187cc:	4602      	mov	r2, r0
 80187ce:	460b      	mov	r3, r1
 80187d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80187d4:	f806 5b01 	strb.w	r5, [r6], #1
 80187d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80187dc:	f7e8 f9a6 	bl	8000b2c <__aeabi_dcmplt>
 80187e0:	2800      	cmp	r0, #0
 80187e2:	d172      	bne.n	80188ca <_dtoa_r+0x622>
 80187e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80187e8:	4911      	ldr	r1, [pc, #68]	@ (8018830 <_dtoa_r+0x588>)
 80187ea:	2000      	movs	r0, #0
 80187ec:	f7e7 fd74 	bl	80002d8 <__aeabi_dsub>
 80187f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80187f4:	f7e8 f99a 	bl	8000b2c <__aeabi_dcmplt>
 80187f8:	2800      	cmp	r0, #0
 80187fa:	f040 80b4 	bne.w	8018966 <_dtoa_r+0x6be>
 80187fe:	42a6      	cmp	r6, r4
 8018800:	f43f af70 	beq.w	80186e4 <_dtoa_r+0x43c>
 8018804:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018808:	4b0a      	ldr	r3, [pc, #40]	@ (8018834 <_dtoa_r+0x58c>)
 801880a:	2200      	movs	r2, #0
 801880c:	f7e7 ff1c 	bl	8000648 <__aeabi_dmul>
 8018810:	4b08      	ldr	r3, [pc, #32]	@ (8018834 <_dtoa_r+0x58c>)
 8018812:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018816:	2200      	movs	r2, #0
 8018818:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801881c:	f7e7 ff14 	bl	8000648 <__aeabi_dmul>
 8018820:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018824:	e7c4      	b.n	80187b0 <_dtoa_r+0x508>
 8018826:	bf00      	nop
 8018828:	0801c7b0 	.word	0x0801c7b0
 801882c:	0801c788 	.word	0x0801c788
 8018830:	3ff00000 	.word	0x3ff00000
 8018834:	40240000 	.word	0x40240000
 8018838:	401c0000 	.word	0x401c0000
 801883c:	40140000 	.word	0x40140000
 8018840:	3fe00000 	.word	0x3fe00000
 8018844:	4631      	mov	r1, r6
 8018846:	4628      	mov	r0, r5
 8018848:	f7e7 fefe 	bl	8000648 <__aeabi_dmul>
 801884c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018850:	9413      	str	r4, [sp, #76]	@ 0x4c
 8018852:	4656      	mov	r6, sl
 8018854:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018858:	f7e8 f9a6 	bl	8000ba8 <__aeabi_d2iz>
 801885c:	4605      	mov	r5, r0
 801885e:	f7e7 fe89 	bl	8000574 <__aeabi_i2d>
 8018862:	4602      	mov	r2, r0
 8018864:	460b      	mov	r3, r1
 8018866:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801886a:	f7e7 fd35 	bl	80002d8 <__aeabi_dsub>
 801886e:	3530      	adds	r5, #48	@ 0x30
 8018870:	f806 5b01 	strb.w	r5, [r6], #1
 8018874:	4602      	mov	r2, r0
 8018876:	460b      	mov	r3, r1
 8018878:	42a6      	cmp	r6, r4
 801887a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801887e:	f04f 0200 	mov.w	r2, #0
 8018882:	d124      	bne.n	80188ce <_dtoa_r+0x626>
 8018884:	4baf      	ldr	r3, [pc, #700]	@ (8018b44 <_dtoa_r+0x89c>)
 8018886:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801888a:	f7e7 fd27 	bl	80002dc <__adddf3>
 801888e:	4602      	mov	r2, r0
 8018890:	460b      	mov	r3, r1
 8018892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018896:	f7e8 f967 	bl	8000b68 <__aeabi_dcmpgt>
 801889a:	2800      	cmp	r0, #0
 801889c:	d163      	bne.n	8018966 <_dtoa_r+0x6be>
 801889e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80188a2:	49a8      	ldr	r1, [pc, #672]	@ (8018b44 <_dtoa_r+0x89c>)
 80188a4:	2000      	movs	r0, #0
 80188a6:	f7e7 fd17 	bl	80002d8 <__aeabi_dsub>
 80188aa:	4602      	mov	r2, r0
 80188ac:	460b      	mov	r3, r1
 80188ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80188b2:	f7e8 f93b 	bl	8000b2c <__aeabi_dcmplt>
 80188b6:	2800      	cmp	r0, #0
 80188b8:	f43f af14 	beq.w	80186e4 <_dtoa_r+0x43c>
 80188bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80188be:	1e73      	subs	r3, r6, #1
 80188c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80188c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80188c6:	2b30      	cmp	r3, #48	@ 0x30
 80188c8:	d0f8      	beq.n	80188bc <_dtoa_r+0x614>
 80188ca:	4647      	mov	r7, r8
 80188cc:	e03b      	b.n	8018946 <_dtoa_r+0x69e>
 80188ce:	4b9e      	ldr	r3, [pc, #632]	@ (8018b48 <_dtoa_r+0x8a0>)
 80188d0:	f7e7 feba 	bl	8000648 <__aeabi_dmul>
 80188d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80188d8:	e7bc      	b.n	8018854 <_dtoa_r+0x5ac>
 80188da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80188de:	4656      	mov	r6, sl
 80188e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80188e4:	4620      	mov	r0, r4
 80188e6:	4629      	mov	r1, r5
 80188e8:	f7e7 ffd8 	bl	800089c <__aeabi_ddiv>
 80188ec:	f7e8 f95c 	bl	8000ba8 <__aeabi_d2iz>
 80188f0:	4680      	mov	r8, r0
 80188f2:	f7e7 fe3f 	bl	8000574 <__aeabi_i2d>
 80188f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80188fa:	f7e7 fea5 	bl	8000648 <__aeabi_dmul>
 80188fe:	4602      	mov	r2, r0
 8018900:	460b      	mov	r3, r1
 8018902:	4620      	mov	r0, r4
 8018904:	4629      	mov	r1, r5
 8018906:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801890a:	f7e7 fce5 	bl	80002d8 <__aeabi_dsub>
 801890e:	f806 4b01 	strb.w	r4, [r6], #1
 8018912:	9d03      	ldr	r5, [sp, #12]
 8018914:	eba6 040a 	sub.w	r4, r6, sl
 8018918:	42a5      	cmp	r5, r4
 801891a:	4602      	mov	r2, r0
 801891c:	460b      	mov	r3, r1
 801891e:	d133      	bne.n	8018988 <_dtoa_r+0x6e0>
 8018920:	f7e7 fcdc 	bl	80002dc <__adddf3>
 8018924:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018928:	4604      	mov	r4, r0
 801892a:	460d      	mov	r5, r1
 801892c:	f7e8 f91c 	bl	8000b68 <__aeabi_dcmpgt>
 8018930:	b9c0      	cbnz	r0, 8018964 <_dtoa_r+0x6bc>
 8018932:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018936:	4620      	mov	r0, r4
 8018938:	4629      	mov	r1, r5
 801893a:	f7e8 f8ed 	bl	8000b18 <__aeabi_dcmpeq>
 801893e:	b110      	cbz	r0, 8018946 <_dtoa_r+0x69e>
 8018940:	f018 0f01 	tst.w	r8, #1
 8018944:	d10e      	bne.n	8018964 <_dtoa_r+0x6bc>
 8018946:	9902      	ldr	r1, [sp, #8]
 8018948:	4648      	mov	r0, r9
 801894a:	f000 fbbd 	bl	80190c8 <_Bfree>
 801894e:	2300      	movs	r3, #0
 8018950:	7033      	strb	r3, [r6, #0]
 8018952:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018954:	3701      	adds	r7, #1
 8018956:	601f      	str	r7, [r3, #0]
 8018958:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801895a:	2b00      	cmp	r3, #0
 801895c:	f000 824b 	beq.w	8018df6 <_dtoa_r+0xb4e>
 8018960:	601e      	str	r6, [r3, #0]
 8018962:	e248      	b.n	8018df6 <_dtoa_r+0xb4e>
 8018964:	46b8      	mov	r8, r7
 8018966:	4633      	mov	r3, r6
 8018968:	461e      	mov	r6, r3
 801896a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801896e:	2a39      	cmp	r2, #57	@ 0x39
 8018970:	d106      	bne.n	8018980 <_dtoa_r+0x6d8>
 8018972:	459a      	cmp	sl, r3
 8018974:	d1f8      	bne.n	8018968 <_dtoa_r+0x6c0>
 8018976:	2230      	movs	r2, #48	@ 0x30
 8018978:	f108 0801 	add.w	r8, r8, #1
 801897c:	f88a 2000 	strb.w	r2, [sl]
 8018980:	781a      	ldrb	r2, [r3, #0]
 8018982:	3201      	adds	r2, #1
 8018984:	701a      	strb	r2, [r3, #0]
 8018986:	e7a0      	b.n	80188ca <_dtoa_r+0x622>
 8018988:	4b6f      	ldr	r3, [pc, #444]	@ (8018b48 <_dtoa_r+0x8a0>)
 801898a:	2200      	movs	r2, #0
 801898c:	f7e7 fe5c 	bl	8000648 <__aeabi_dmul>
 8018990:	2200      	movs	r2, #0
 8018992:	2300      	movs	r3, #0
 8018994:	4604      	mov	r4, r0
 8018996:	460d      	mov	r5, r1
 8018998:	f7e8 f8be 	bl	8000b18 <__aeabi_dcmpeq>
 801899c:	2800      	cmp	r0, #0
 801899e:	d09f      	beq.n	80188e0 <_dtoa_r+0x638>
 80189a0:	e7d1      	b.n	8018946 <_dtoa_r+0x69e>
 80189a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80189a4:	2a00      	cmp	r2, #0
 80189a6:	f000 80ea 	beq.w	8018b7e <_dtoa_r+0x8d6>
 80189aa:	9a07      	ldr	r2, [sp, #28]
 80189ac:	2a01      	cmp	r2, #1
 80189ae:	f300 80cd 	bgt.w	8018b4c <_dtoa_r+0x8a4>
 80189b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80189b4:	2a00      	cmp	r2, #0
 80189b6:	f000 80c1 	beq.w	8018b3c <_dtoa_r+0x894>
 80189ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80189be:	9c08      	ldr	r4, [sp, #32]
 80189c0:	9e00      	ldr	r6, [sp, #0]
 80189c2:	9a00      	ldr	r2, [sp, #0]
 80189c4:	441a      	add	r2, r3
 80189c6:	9200      	str	r2, [sp, #0]
 80189c8:	9a06      	ldr	r2, [sp, #24]
 80189ca:	2101      	movs	r1, #1
 80189cc:	441a      	add	r2, r3
 80189ce:	4648      	mov	r0, r9
 80189d0:	9206      	str	r2, [sp, #24]
 80189d2:	f000 fc2d 	bl	8019230 <__i2b>
 80189d6:	4605      	mov	r5, r0
 80189d8:	b166      	cbz	r6, 80189f4 <_dtoa_r+0x74c>
 80189da:	9b06      	ldr	r3, [sp, #24]
 80189dc:	2b00      	cmp	r3, #0
 80189de:	dd09      	ble.n	80189f4 <_dtoa_r+0x74c>
 80189e0:	42b3      	cmp	r3, r6
 80189e2:	9a00      	ldr	r2, [sp, #0]
 80189e4:	bfa8      	it	ge
 80189e6:	4633      	movge	r3, r6
 80189e8:	1ad2      	subs	r2, r2, r3
 80189ea:	9200      	str	r2, [sp, #0]
 80189ec:	9a06      	ldr	r2, [sp, #24]
 80189ee:	1af6      	subs	r6, r6, r3
 80189f0:	1ad3      	subs	r3, r2, r3
 80189f2:	9306      	str	r3, [sp, #24]
 80189f4:	9b08      	ldr	r3, [sp, #32]
 80189f6:	b30b      	cbz	r3, 8018a3c <_dtoa_r+0x794>
 80189f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80189fa:	2b00      	cmp	r3, #0
 80189fc:	f000 80c6 	beq.w	8018b8c <_dtoa_r+0x8e4>
 8018a00:	2c00      	cmp	r4, #0
 8018a02:	f000 80c0 	beq.w	8018b86 <_dtoa_r+0x8de>
 8018a06:	4629      	mov	r1, r5
 8018a08:	4622      	mov	r2, r4
 8018a0a:	4648      	mov	r0, r9
 8018a0c:	f000 fcc8 	bl	80193a0 <__pow5mult>
 8018a10:	9a02      	ldr	r2, [sp, #8]
 8018a12:	4601      	mov	r1, r0
 8018a14:	4605      	mov	r5, r0
 8018a16:	4648      	mov	r0, r9
 8018a18:	f000 fc20 	bl	801925c <__multiply>
 8018a1c:	9902      	ldr	r1, [sp, #8]
 8018a1e:	4680      	mov	r8, r0
 8018a20:	4648      	mov	r0, r9
 8018a22:	f000 fb51 	bl	80190c8 <_Bfree>
 8018a26:	9b08      	ldr	r3, [sp, #32]
 8018a28:	1b1b      	subs	r3, r3, r4
 8018a2a:	9308      	str	r3, [sp, #32]
 8018a2c:	f000 80b1 	beq.w	8018b92 <_dtoa_r+0x8ea>
 8018a30:	9a08      	ldr	r2, [sp, #32]
 8018a32:	4641      	mov	r1, r8
 8018a34:	4648      	mov	r0, r9
 8018a36:	f000 fcb3 	bl	80193a0 <__pow5mult>
 8018a3a:	9002      	str	r0, [sp, #8]
 8018a3c:	2101      	movs	r1, #1
 8018a3e:	4648      	mov	r0, r9
 8018a40:	f000 fbf6 	bl	8019230 <__i2b>
 8018a44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018a46:	4604      	mov	r4, r0
 8018a48:	2b00      	cmp	r3, #0
 8018a4a:	f000 81d8 	beq.w	8018dfe <_dtoa_r+0xb56>
 8018a4e:	461a      	mov	r2, r3
 8018a50:	4601      	mov	r1, r0
 8018a52:	4648      	mov	r0, r9
 8018a54:	f000 fca4 	bl	80193a0 <__pow5mult>
 8018a58:	9b07      	ldr	r3, [sp, #28]
 8018a5a:	2b01      	cmp	r3, #1
 8018a5c:	4604      	mov	r4, r0
 8018a5e:	f300 809f 	bgt.w	8018ba0 <_dtoa_r+0x8f8>
 8018a62:	9b04      	ldr	r3, [sp, #16]
 8018a64:	2b00      	cmp	r3, #0
 8018a66:	f040 8097 	bne.w	8018b98 <_dtoa_r+0x8f0>
 8018a6a:	9b05      	ldr	r3, [sp, #20]
 8018a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018a70:	2b00      	cmp	r3, #0
 8018a72:	f040 8093 	bne.w	8018b9c <_dtoa_r+0x8f4>
 8018a76:	9b05      	ldr	r3, [sp, #20]
 8018a78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018a7c:	0d1b      	lsrs	r3, r3, #20
 8018a7e:	051b      	lsls	r3, r3, #20
 8018a80:	b133      	cbz	r3, 8018a90 <_dtoa_r+0x7e8>
 8018a82:	9b00      	ldr	r3, [sp, #0]
 8018a84:	3301      	adds	r3, #1
 8018a86:	9300      	str	r3, [sp, #0]
 8018a88:	9b06      	ldr	r3, [sp, #24]
 8018a8a:	3301      	adds	r3, #1
 8018a8c:	9306      	str	r3, [sp, #24]
 8018a8e:	2301      	movs	r3, #1
 8018a90:	9308      	str	r3, [sp, #32]
 8018a92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018a94:	2b00      	cmp	r3, #0
 8018a96:	f000 81b8 	beq.w	8018e0a <_dtoa_r+0xb62>
 8018a9a:	6923      	ldr	r3, [r4, #16]
 8018a9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018aa0:	6918      	ldr	r0, [r3, #16]
 8018aa2:	f000 fb79 	bl	8019198 <__hi0bits>
 8018aa6:	f1c0 0020 	rsb	r0, r0, #32
 8018aaa:	9b06      	ldr	r3, [sp, #24]
 8018aac:	4418      	add	r0, r3
 8018aae:	f010 001f 	ands.w	r0, r0, #31
 8018ab2:	f000 8082 	beq.w	8018bba <_dtoa_r+0x912>
 8018ab6:	f1c0 0320 	rsb	r3, r0, #32
 8018aba:	2b04      	cmp	r3, #4
 8018abc:	dd73      	ble.n	8018ba6 <_dtoa_r+0x8fe>
 8018abe:	9b00      	ldr	r3, [sp, #0]
 8018ac0:	f1c0 001c 	rsb	r0, r0, #28
 8018ac4:	4403      	add	r3, r0
 8018ac6:	9300      	str	r3, [sp, #0]
 8018ac8:	9b06      	ldr	r3, [sp, #24]
 8018aca:	4403      	add	r3, r0
 8018acc:	4406      	add	r6, r0
 8018ace:	9306      	str	r3, [sp, #24]
 8018ad0:	9b00      	ldr	r3, [sp, #0]
 8018ad2:	2b00      	cmp	r3, #0
 8018ad4:	dd05      	ble.n	8018ae2 <_dtoa_r+0x83a>
 8018ad6:	9902      	ldr	r1, [sp, #8]
 8018ad8:	461a      	mov	r2, r3
 8018ada:	4648      	mov	r0, r9
 8018adc:	f000 fcba 	bl	8019454 <__lshift>
 8018ae0:	9002      	str	r0, [sp, #8]
 8018ae2:	9b06      	ldr	r3, [sp, #24]
 8018ae4:	2b00      	cmp	r3, #0
 8018ae6:	dd05      	ble.n	8018af4 <_dtoa_r+0x84c>
 8018ae8:	4621      	mov	r1, r4
 8018aea:	461a      	mov	r2, r3
 8018aec:	4648      	mov	r0, r9
 8018aee:	f000 fcb1 	bl	8019454 <__lshift>
 8018af2:	4604      	mov	r4, r0
 8018af4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018af6:	2b00      	cmp	r3, #0
 8018af8:	d061      	beq.n	8018bbe <_dtoa_r+0x916>
 8018afa:	9802      	ldr	r0, [sp, #8]
 8018afc:	4621      	mov	r1, r4
 8018afe:	f000 fd15 	bl	801952c <__mcmp>
 8018b02:	2800      	cmp	r0, #0
 8018b04:	da5b      	bge.n	8018bbe <_dtoa_r+0x916>
 8018b06:	2300      	movs	r3, #0
 8018b08:	9902      	ldr	r1, [sp, #8]
 8018b0a:	220a      	movs	r2, #10
 8018b0c:	4648      	mov	r0, r9
 8018b0e:	f000 fafd 	bl	801910c <__multadd>
 8018b12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018b14:	9002      	str	r0, [sp, #8]
 8018b16:	f107 38ff 	add.w	r8, r7, #4294967295
 8018b1a:	2b00      	cmp	r3, #0
 8018b1c:	f000 8177 	beq.w	8018e0e <_dtoa_r+0xb66>
 8018b20:	4629      	mov	r1, r5
 8018b22:	2300      	movs	r3, #0
 8018b24:	220a      	movs	r2, #10
 8018b26:	4648      	mov	r0, r9
 8018b28:	f000 faf0 	bl	801910c <__multadd>
 8018b2c:	f1bb 0f00 	cmp.w	fp, #0
 8018b30:	4605      	mov	r5, r0
 8018b32:	dc6f      	bgt.n	8018c14 <_dtoa_r+0x96c>
 8018b34:	9b07      	ldr	r3, [sp, #28]
 8018b36:	2b02      	cmp	r3, #2
 8018b38:	dc49      	bgt.n	8018bce <_dtoa_r+0x926>
 8018b3a:	e06b      	b.n	8018c14 <_dtoa_r+0x96c>
 8018b3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018b3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8018b42:	e73c      	b.n	80189be <_dtoa_r+0x716>
 8018b44:	3fe00000 	.word	0x3fe00000
 8018b48:	40240000 	.word	0x40240000
 8018b4c:	9b03      	ldr	r3, [sp, #12]
 8018b4e:	1e5c      	subs	r4, r3, #1
 8018b50:	9b08      	ldr	r3, [sp, #32]
 8018b52:	42a3      	cmp	r3, r4
 8018b54:	db09      	blt.n	8018b6a <_dtoa_r+0x8c2>
 8018b56:	1b1c      	subs	r4, r3, r4
 8018b58:	9b03      	ldr	r3, [sp, #12]
 8018b5a:	2b00      	cmp	r3, #0
 8018b5c:	f6bf af30 	bge.w	80189c0 <_dtoa_r+0x718>
 8018b60:	9b00      	ldr	r3, [sp, #0]
 8018b62:	9a03      	ldr	r2, [sp, #12]
 8018b64:	1a9e      	subs	r6, r3, r2
 8018b66:	2300      	movs	r3, #0
 8018b68:	e72b      	b.n	80189c2 <_dtoa_r+0x71a>
 8018b6a:	9b08      	ldr	r3, [sp, #32]
 8018b6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018b6e:	9408      	str	r4, [sp, #32]
 8018b70:	1ae3      	subs	r3, r4, r3
 8018b72:	441a      	add	r2, r3
 8018b74:	9e00      	ldr	r6, [sp, #0]
 8018b76:	9b03      	ldr	r3, [sp, #12]
 8018b78:	920d      	str	r2, [sp, #52]	@ 0x34
 8018b7a:	2400      	movs	r4, #0
 8018b7c:	e721      	b.n	80189c2 <_dtoa_r+0x71a>
 8018b7e:	9c08      	ldr	r4, [sp, #32]
 8018b80:	9e00      	ldr	r6, [sp, #0]
 8018b82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8018b84:	e728      	b.n	80189d8 <_dtoa_r+0x730>
 8018b86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8018b8a:	e751      	b.n	8018a30 <_dtoa_r+0x788>
 8018b8c:	9a08      	ldr	r2, [sp, #32]
 8018b8e:	9902      	ldr	r1, [sp, #8]
 8018b90:	e750      	b.n	8018a34 <_dtoa_r+0x78c>
 8018b92:	f8cd 8008 	str.w	r8, [sp, #8]
 8018b96:	e751      	b.n	8018a3c <_dtoa_r+0x794>
 8018b98:	2300      	movs	r3, #0
 8018b9a:	e779      	b.n	8018a90 <_dtoa_r+0x7e8>
 8018b9c:	9b04      	ldr	r3, [sp, #16]
 8018b9e:	e777      	b.n	8018a90 <_dtoa_r+0x7e8>
 8018ba0:	2300      	movs	r3, #0
 8018ba2:	9308      	str	r3, [sp, #32]
 8018ba4:	e779      	b.n	8018a9a <_dtoa_r+0x7f2>
 8018ba6:	d093      	beq.n	8018ad0 <_dtoa_r+0x828>
 8018ba8:	9a00      	ldr	r2, [sp, #0]
 8018baa:	331c      	adds	r3, #28
 8018bac:	441a      	add	r2, r3
 8018bae:	9200      	str	r2, [sp, #0]
 8018bb0:	9a06      	ldr	r2, [sp, #24]
 8018bb2:	441a      	add	r2, r3
 8018bb4:	441e      	add	r6, r3
 8018bb6:	9206      	str	r2, [sp, #24]
 8018bb8:	e78a      	b.n	8018ad0 <_dtoa_r+0x828>
 8018bba:	4603      	mov	r3, r0
 8018bbc:	e7f4      	b.n	8018ba8 <_dtoa_r+0x900>
 8018bbe:	9b03      	ldr	r3, [sp, #12]
 8018bc0:	2b00      	cmp	r3, #0
 8018bc2:	46b8      	mov	r8, r7
 8018bc4:	dc20      	bgt.n	8018c08 <_dtoa_r+0x960>
 8018bc6:	469b      	mov	fp, r3
 8018bc8:	9b07      	ldr	r3, [sp, #28]
 8018bca:	2b02      	cmp	r3, #2
 8018bcc:	dd1e      	ble.n	8018c0c <_dtoa_r+0x964>
 8018bce:	f1bb 0f00 	cmp.w	fp, #0
 8018bd2:	f47f adb1 	bne.w	8018738 <_dtoa_r+0x490>
 8018bd6:	4621      	mov	r1, r4
 8018bd8:	465b      	mov	r3, fp
 8018bda:	2205      	movs	r2, #5
 8018bdc:	4648      	mov	r0, r9
 8018bde:	f000 fa95 	bl	801910c <__multadd>
 8018be2:	4601      	mov	r1, r0
 8018be4:	4604      	mov	r4, r0
 8018be6:	9802      	ldr	r0, [sp, #8]
 8018be8:	f000 fca0 	bl	801952c <__mcmp>
 8018bec:	2800      	cmp	r0, #0
 8018bee:	f77f ada3 	ble.w	8018738 <_dtoa_r+0x490>
 8018bf2:	4656      	mov	r6, sl
 8018bf4:	2331      	movs	r3, #49	@ 0x31
 8018bf6:	f806 3b01 	strb.w	r3, [r6], #1
 8018bfa:	f108 0801 	add.w	r8, r8, #1
 8018bfe:	e59f      	b.n	8018740 <_dtoa_r+0x498>
 8018c00:	9c03      	ldr	r4, [sp, #12]
 8018c02:	46b8      	mov	r8, r7
 8018c04:	4625      	mov	r5, r4
 8018c06:	e7f4      	b.n	8018bf2 <_dtoa_r+0x94a>
 8018c08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8018c0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c0e:	2b00      	cmp	r3, #0
 8018c10:	f000 8101 	beq.w	8018e16 <_dtoa_r+0xb6e>
 8018c14:	2e00      	cmp	r6, #0
 8018c16:	dd05      	ble.n	8018c24 <_dtoa_r+0x97c>
 8018c18:	4629      	mov	r1, r5
 8018c1a:	4632      	mov	r2, r6
 8018c1c:	4648      	mov	r0, r9
 8018c1e:	f000 fc19 	bl	8019454 <__lshift>
 8018c22:	4605      	mov	r5, r0
 8018c24:	9b08      	ldr	r3, [sp, #32]
 8018c26:	2b00      	cmp	r3, #0
 8018c28:	d05c      	beq.n	8018ce4 <_dtoa_r+0xa3c>
 8018c2a:	6869      	ldr	r1, [r5, #4]
 8018c2c:	4648      	mov	r0, r9
 8018c2e:	f000 fa0b 	bl	8019048 <_Balloc>
 8018c32:	4606      	mov	r6, r0
 8018c34:	b928      	cbnz	r0, 8018c42 <_dtoa_r+0x99a>
 8018c36:	4b82      	ldr	r3, [pc, #520]	@ (8018e40 <_dtoa_r+0xb98>)
 8018c38:	4602      	mov	r2, r0
 8018c3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8018c3e:	f7ff bb4a 	b.w	80182d6 <_dtoa_r+0x2e>
 8018c42:	692a      	ldr	r2, [r5, #16]
 8018c44:	3202      	adds	r2, #2
 8018c46:	0092      	lsls	r2, r2, #2
 8018c48:	f105 010c 	add.w	r1, r5, #12
 8018c4c:	300c      	adds	r0, #12
 8018c4e:	f7ff fa94 	bl	801817a <memcpy>
 8018c52:	2201      	movs	r2, #1
 8018c54:	4631      	mov	r1, r6
 8018c56:	4648      	mov	r0, r9
 8018c58:	f000 fbfc 	bl	8019454 <__lshift>
 8018c5c:	f10a 0301 	add.w	r3, sl, #1
 8018c60:	9300      	str	r3, [sp, #0]
 8018c62:	eb0a 030b 	add.w	r3, sl, fp
 8018c66:	9308      	str	r3, [sp, #32]
 8018c68:	9b04      	ldr	r3, [sp, #16]
 8018c6a:	f003 0301 	and.w	r3, r3, #1
 8018c6e:	462f      	mov	r7, r5
 8018c70:	9306      	str	r3, [sp, #24]
 8018c72:	4605      	mov	r5, r0
 8018c74:	9b00      	ldr	r3, [sp, #0]
 8018c76:	9802      	ldr	r0, [sp, #8]
 8018c78:	4621      	mov	r1, r4
 8018c7a:	f103 3bff 	add.w	fp, r3, #4294967295
 8018c7e:	f7ff fa8a 	bl	8018196 <quorem>
 8018c82:	4603      	mov	r3, r0
 8018c84:	3330      	adds	r3, #48	@ 0x30
 8018c86:	9003      	str	r0, [sp, #12]
 8018c88:	4639      	mov	r1, r7
 8018c8a:	9802      	ldr	r0, [sp, #8]
 8018c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c8e:	f000 fc4d 	bl	801952c <__mcmp>
 8018c92:	462a      	mov	r2, r5
 8018c94:	9004      	str	r0, [sp, #16]
 8018c96:	4621      	mov	r1, r4
 8018c98:	4648      	mov	r0, r9
 8018c9a:	f000 fc63 	bl	8019564 <__mdiff>
 8018c9e:	68c2      	ldr	r2, [r0, #12]
 8018ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018ca2:	4606      	mov	r6, r0
 8018ca4:	bb02      	cbnz	r2, 8018ce8 <_dtoa_r+0xa40>
 8018ca6:	4601      	mov	r1, r0
 8018ca8:	9802      	ldr	r0, [sp, #8]
 8018caa:	f000 fc3f 	bl	801952c <__mcmp>
 8018cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018cb0:	4602      	mov	r2, r0
 8018cb2:	4631      	mov	r1, r6
 8018cb4:	4648      	mov	r0, r9
 8018cb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8018cb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8018cba:	f000 fa05 	bl	80190c8 <_Bfree>
 8018cbe:	9b07      	ldr	r3, [sp, #28]
 8018cc0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8018cc2:	9e00      	ldr	r6, [sp, #0]
 8018cc4:	ea42 0103 	orr.w	r1, r2, r3
 8018cc8:	9b06      	ldr	r3, [sp, #24]
 8018cca:	4319      	orrs	r1, r3
 8018ccc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018cce:	d10d      	bne.n	8018cec <_dtoa_r+0xa44>
 8018cd0:	2b39      	cmp	r3, #57	@ 0x39
 8018cd2:	d027      	beq.n	8018d24 <_dtoa_r+0xa7c>
 8018cd4:	9a04      	ldr	r2, [sp, #16]
 8018cd6:	2a00      	cmp	r2, #0
 8018cd8:	dd01      	ble.n	8018cde <_dtoa_r+0xa36>
 8018cda:	9b03      	ldr	r3, [sp, #12]
 8018cdc:	3331      	adds	r3, #49	@ 0x31
 8018cde:	f88b 3000 	strb.w	r3, [fp]
 8018ce2:	e52e      	b.n	8018742 <_dtoa_r+0x49a>
 8018ce4:	4628      	mov	r0, r5
 8018ce6:	e7b9      	b.n	8018c5c <_dtoa_r+0x9b4>
 8018ce8:	2201      	movs	r2, #1
 8018cea:	e7e2      	b.n	8018cb2 <_dtoa_r+0xa0a>
 8018cec:	9904      	ldr	r1, [sp, #16]
 8018cee:	2900      	cmp	r1, #0
 8018cf0:	db04      	blt.n	8018cfc <_dtoa_r+0xa54>
 8018cf2:	9807      	ldr	r0, [sp, #28]
 8018cf4:	4301      	orrs	r1, r0
 8018cf6:	9806      	ldr	r0, [sp, #24]
 8018cf8:	4301      	orrs	r1, r0
 8018cfa:	d120      	bne.n	8018d3e <_dtoa_r+0xa96>
 8018cfc:	2a00      	cmp	r2, #0
 8018cfe:	ddee      	ble.n	8018cde <_dtoa_r+0xa36>
 8018d00:	9902      	ldr	r1, [sp, #8]
 8018d02:	9300      	str	r3, [sp, #0]
 8018d04:	2201      	movs	r2, #1
 8018d06:	4648      	mov	r0, r9
 8018d08:	f000 fba4 	bl	8019454 <__lshift>
 8018d0c:	4621      	mov	r1, r4
 8018d0e:	9002      	str	r0, [sp, #8]
 8018d10:	f000 fc0c 	bl	801952c <__mcmp>
 8018d14:	2800      	cmp	r0, #0
 8018d16:	9b00      	ldr	r3, [sp, #0]
 8018d18:	dc02      	bgt.n	8018d20 <_dtoa_r+0xa78>
 8018d1a:	d1e0      	bne.n	8018cde <_dtoa_r+0xa36>
 8018d1c:	07da      	lsls	r2, r3, #31
 8018d1e:	d5de      	bpl.n	8018cde <_dtoa_r+0xa36>
 8018d20:	2b39      	cmp	r3, #57	@ 0x39
 8018d22:	d1da      	bne.n	8018cda <_dtoa_r+0xa32>
 8018d24:	2339      	movs	r3, #57	@ 0x39
 8018d26:	f88b 3000 	strb.w	r3, [fp]
 8018d2a:	4633      	mov	r3, r6
 8018d2c:	461e      	mov	r6, r3
 8018d2e:	3b01      	subs	r3, #1
 8018d30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8018d34:	2a39      	cmp	r2, #57	@ 0x39
 8018d36:	d04e      	beq.n	8018dd6 <_dtoa_r+0xb2e>
 8018d38:	3201      	adds	r2, #1
 8018d3a:	701a      	strb	r2, [r3, #0]
 8018d3c:	e501      	b.n	8018742 <_dtoa_r+0x49a>
 8018d3e:	2a00      	cmp	r2, #0
 8018d40:	dd03      	ble.n	8018d4a <_dtoa_r+0xaa2>
 8018d42:	2b39      	cmp	r3, #57	@ 0x39
 8018d44:	d0ee      	beq.n	8018d24 <_dtoa_r+0xa7c>
 8018d46:	3301      	adds	r3, #1
 8018d48:	e7c9      	b.n	8018cde <_dtoa_r+0xa36>
 8018d4a:	9a00      	ldr	r2, [sp, #0]
 8018d4c:	9908      	ldr	r1, [sp, #32]
 8018d4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8018d52:	428a      	cmp	r2, r1
 8018d54:	d028      	beq.n	8018da8 <_dtoa_r+0xb00>
 8018d56:	9902      	ldr	r1, [sp, #8]
 8018d58:	2300      	movs	r3, #0
 8018d5a:	220a      	movs	r2, #10
 8018d5c:	4648      	mov	r0, r9
 8018d5e:	f000 f9d5 	bl	801910c <__multadd>
 8018d62:	42af      	cmp	r7, r5
 8018d64:	9002      	str	r0, [sp, #8]
 8018d66:	f04f 0300 	mov.w	r3, #0
 8018d6a:	f04f 020a 	mov.w	r2, #10
 8018d6e:	4639      	mov	r1, r7
 8018d70:	4648      	mov	r0, r9
 8018d72:	d107      	bne.n	8018d84 <_dtoa_r+0xadc>
 8018d74:	f000 f9ca 	bl	801910c <__multadd>
 8018d78:	4607      	mov	r7, r0
 8018d7a:	4605      	mov	r5, r0
 8018d7c:	9b00      	ldr	r3, [sp, #0]
 8018d7e:	3301      	adds	r3, #1
 8018d80:	9300      	str	r3, [sp, #0]
 8018d82:	e777      	b.n	8018c74 <_dtoa_r+0x9cc>
 8018d84:	f000 f9c2 	bl	801910c <__multadd>
 8018d88:	4629      	mov	r1, r5
 8018d8a:	4607      	mov	r7, r0
 8018d8c:	2300      	movs	r3, #0
 8018d8e:	220a      	movs	r2, #10
 8018d90:	4648      	mov	r0, r9
 8018d92:	f000 f9bb 	bl	801910c <__multadd>
 8018d96:	4605      	mov	r5, r0
 8018d98:	e7f0      	b.n	8018d7c <_dtoa_r+0xad4>
 8018d9a:	f1bb 0f00 	cmp.w	fp, #0
 8018d9e:	bfcc      	ite	gt
 8018da0:	465e      	movgt	r6, fp
 8018da2:	2601      	movle	r6, #1
 8018da4:	4456      	add	r6, sl
 8018da6:	2700      	movs	r7, #0
 8018da8:	9902      	ldr	r1, [sp, #8]
 8018daa:	9300      	str	r3, [sp, #0]
 8018dac:	2201      	movs	r2, #1
 8018dae:	4648      	mov	r0, r9
 8018db0:	f000 fb50 	bl	8019454 <__lshift>
 8018db4:	4621      	mov	r1, r4
 8018db6:	9002      	str	r0, [sp, #8]
 8018db8:	f000 fbb8 	bl	801952c <__mcmp>
 8018dbc:	2800      	cmp	r0, #0
 8018dbe:	dcb4      	bgt.n	8018d2a <_dtoa_r+0xa82>
 8018dc0:	d102      	bne.n	8018dc8 <_dtoa_r+0xb20>
 8018dc2:	9b00      	ldr	r3, [sp, #0]
 8018dc4:	07db      	lsls	r3, r3, #31
 8018dc6:	d4b0      	bmi.n	8018d2a <_dtoa_r+0xa82>
 8018dc8:	4633      	mov	r3, r6
 8018dca:	461e      	mov	r6, r3
 8018dcc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018dd0:	2a30      	cmp	r2, #48	@ 0x30
 8018dd2:	d0fa      	beq.n	8018dca <_dtoa_r+0xb22>
 8018dd4:	e4b5      	b.n	8018742 <_dtoa_r+0x49a>
 8018dd6:	459a      	cmp	sl, r3
 8018dd8:	d1a8      	bne.n	8018d2c <_dtoa_r+0xa84>
 8018dda:	2331      	movs	r3, #49	@ 0x31
 8018ddc:	f108 0801 	add.w	r8, r8, #1
 8018de0:	f88a 3000 	strb.w	r3, [sl]
 8018de4:	e4ad      	b.n	8018742 <_dtoa_r+0x49a>
 8018de6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018de8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8018e44 <_dtoa_r+0xb9c>
 8018dec:	b11b      	cbz	r3, 8018df6 <_dtoa_r+0xb4e>
 8018dee:	f10a 0308 	add.w	r3, sl, #8
 8018df2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8018df4:	6013      	str	r3, [r2, #0]
 8018df6:	4650      	mov	r0, sl
 8018df8:	b017      	add	sp, #92	@ 0x5c
 8018dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018dfe:	9b07      	ldr	r3, [sp, #28]
 8018e00:	2b01      	cmp	r3, #1
 8018e02:	f77f ae2e 	ble.w	8018a62 <_dtoa_r+0x7ba>
 8018e06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018e08:	9308      	str	r3, [sp, #32]
 8018e0a:	2001      	movs	r0, #1
 8018e0c:	e64d      	b.n	8018aaa <_dtoa_r+0x802>
 8018e0e:	f1bb 0f00 	cmp.w	fp, #0
 8018e12:	f77f aed9 	ble.w	8018bc8 <_dtoa_r+0x920>
 8018e16:	4656      	mov	r6, sl
 8018e18:	9802      	ldr	r0, [sp, #8]
 8018e1a:	4621      	mov	r1, r4
 8018e1c:	f7ff f9bb 	bl	8018196 <quorem>
 8018e20:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8018e24:	f806 3b01 	strb.w	r3, [r6], #1
 8018e28:	eba6 020a 	sub.w	r2, r6, sl
 8018e2c:	4593      	cmp	fp, r2
 8018e2e:	ddb4      	ble.n	8018d9a <_dtoa_r+0xaf2>
 8018e30:	9902      	ldr	r1, [sp, #8]
 8018e32:	2300      	movs	r3, #0
 8018e34:	220a      	movs	r2, #10
 8018e36:	4648      	mov	r0, r9
 8018e38:	f000 f968 	bl	801910c <__multadd>
 8018e3c:	9002      	str	r0, [sp, #8]
 8018e3e:	e7eb      	b.n	8018e18 <_dtoa_r+0xb70>
 8018e40:	0801c6b8 	.word	0x0801c6b8
 8018e44:	0801c63c 	.word	0x0801c63c

08018e48 <_free_r>:
 8018e48:	b538      	push	{r3, r4, r5, lr}
 8018e4a:	4605      	mov	r5, r0
 8018e4c:	2900      	cmp	r1, #0
 8018e4e:	d041      	beq.n	8018ed4 <_free_r+0x8c>
 8018e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018e54:	1f0c      	subs	r4, r1, #4
 8018e56:	2b00      	cmp	r3, #0
 8018e58:	bfb8      	it	lt
 8018e5a:	18e4      	addlt	r4, r4, r3
 8018e5c:	f000 f8e8 	bl	8019030 <__malloc_lock>
 8018e60:	4a1d      	ldr	r2, [pc, #116]	@ (8018ed8 <_free_r+0x90>)
 8018e62:	6813      	ldr	r3, [r2, #0]
 8018e64:	b933      	cbnz	r3, 8018e74 <_free_r+0x2c>
 8018e66:	6063      	str	r3, [r4, #4]
 8018e68:	6014      	str	r4, [r2, #0]
 8018e6a:	4628      	mov	r0, r5
 8018e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018e70:	f000 b8e4 	b.w	801903c <__malloc_unlock>
 8018e74:	42a3      	cmp	r3, r4
 8018e76:	d908      	bls.n	8018e8a <_free_r+0x42>
 8018e78:	6820      	ldr	r0, [r4, #0]
 8018e7a:	1821      	adds	r1, r4, r0
 8018e7c:	428b      	cmp	r3, r1
 8018e7e:	bf01      	itttt	eq
 8018e80:	6819      	ldreq	r1, [r3, #0]
 8018e82:	685b      	ldreq	r3, [r3, #4]
 8018e84:	1809      	addeq	r1, r1, r0
 8018e86:	6021      	streq	r1, [r4, #0]
 8018e88:	e7ed      	b.n	8018e66 <_free_r+0x1e>
 8018e8a:	461a      	mov	r2, r3
 8018e8c:	685b      	ldr	r3, [r3, #4]
 8018e8e:	b10b      	cbz	r3, 8018e94 <_free_r+0x4c>
 8018e90:	42a3      	cmp	r3, r4
 8018e92:	d9fa      	bls.n	8018e8a <_free_r+0x42>
 8018e94:	6811      	ldr	r1, [r2, #0]
 8018e96:	1850      	adds	r0, r2, r1
 8018e98:	42a0      	cmp	r0, r4
 8018e9a:	d10b      	bne.n	8018eb4 <_free_r+0x6c>
 8018e9c:	6820      	ldr	r0, [r4, #0]
 8018e9e:	4401      	add	r1, r0
 8018ea0:	1850      	adds	r0, r2, r1
 8018ea2:	4283      	cmp	r3, r0
 8018ea4:	6011      	str	r1, [r2, #0]
 8018ea6:	d1e0      	bne.n	8018e6a <_free_r+0x22>
 8018ea8:	6818      	ldr	r0, [r3, #0]
 8018eaa:	685b      	ldr	r3, [r3, #4]
 8018eac:	6053      	str	r3, [r2, #4]
 8018eae:	4408      	add	r0, r1
 8018eb0:	6010      	str	r0, [r2, #0]
 8018eb2:	e7da      	b.n	8018e6a <_free_r+0x22>
 8018eb4:	d902      	bls.n	8018ebc <_free_r+0x74>
 8018eb6:	230c      	movs	r3, #12
 8018eb8:	602b      	str	r3, [r5, #0]
 8018eba:	e7d6      	b.n	8018e6a <_free_r+0x22>
 8018ebc:	6820      	ldr	r0, [r4, #0]
 8018ebe:	1821      	adds	r1, r4, r0
 8018ec0:	428b      	cmp	r3, r1
 8018ec2:	bf04      	itt	eq
 8018ec4:	6819      	ldreq	r1, [r3, #0]
 8018ec6:	685b      	ldreq	r3, [r3, #4]
 8018ec8:	6063      	str	r3, [r4, #4]
 8018eca:	bf04      	itt	eq
 8018ecc:	1809      	addeq	r1, r1, r0
 8018ece:	6021      	streq	r1, [r4, #0]
 8018ed0:	6054      	str	r4, [r2, #4]
 8018ed2:	e7ca      	b.n	8018e6a <_free_r+0x22>
 8018ed4:	bd38      	pop	{r3, r4, r5, pc}
 8018ed6:	bf00      	nop
 8018ed8:	20003e54 	.word	0x20003e54

08018edc <malloc>:
 8018edc:	4b02      	ldr	r3, [pc, #8]	@ (8018ee8 <malloc+0xc>)
 8018ede:	4601      	mov	r1, r0
 8018ee0:	6818      	ldr	r0, [r3, #0]
 8018ee2:	f000 b825 	b.w	8018f30 <_malloc_r>
 8018ee6:	bf00      	nop
 8018ee8:	200001ac 	.word	0x200001ac

08018eec <sbrk_aligned>:
 8018eec:	b570      	push	{r4, r5, r6, lr}
 8018eee:	4e0f      	ldr	r6, [pc, #60]	@ (8018f2c <sbrk_aligned+0x40>)
 8018ef0:	460c      	mov	r4, r1
 8018ef2:	6831      	ldr	r1, [r6, #0]
 8018ef4:	4605      	mov	r5, r0
 8018ef6:	b911      	cbnz	r1, 8018efe <sbrk_aligned+0x12>
 8018ef8:	f000 fe24 	bl	8019b44 <_sbrk_r>
 8018efc:	6030      	str	r0, [r6, #0]
 8018efe:	4621      	mov	r1, r4
 8018f00:	4628      	mov	r0, r5
 8018f02:	f000 fe1f 	bl	8019b44 <_sbrk_r>
 8018f06:	1c43      	adds	r3, r0, #1
 8018f08:	d103      	bne.n	8018f12 <sbrk_aligned+0x26>
 8018f0a:	f04f 34ff 	mov.w	r4, #4294967295
 8018f0e:	4620      	mov	r0, r4
 8018f10:	bd70      	pop	{r4, r5, r6, pc}
 8018f12:	1cc4      	adds	r4, r0, #3
 8018f14:	f024 0403 	bic.w	r4, r4, #3
 8018f18:	42a0      	cmp	r0, r4
 8018f1a:	d0f8      	beq.n	8018f0e <sbrk_aligned+0x22>
 8018f1c:	1a21      	subs	r1, r4, r0
 8018f1e:	4628      	mov	r0, r5
 8018f20:	f000 fe10 	bl	8019b44 <_sbrk_r>
 8018f24:	3001      	adds	r0, #1
 8018f26:	d1f2      	bne.n	8018f0e <sbrk_aligned+0x22>
 8018f28:	e7ef      	b.n	8018f0a <sbrk_aligned+0x1e>
 8018f2a:	bf00      	nop
 8018f2c:	20003e50 	.word	0x20003e50

08018f30 <_malloc_r>:
 8018f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018f34:	1ccd      	adds	r5, r1, #3
 8018f36:	f025 0503 	bic.w	r5, r5, #3
 8018f3a:	3508      	adds	r5, #8
 8018f3c:	2d0c      	cmp	r5, #12
 8018f3e:	bf38      	it	cc
 8018f40:	250c      	movcc	r5, #12
 8018f42:	2d00      	cmp	r5, #0
 8018f44:	4606      	mov	r6, r0
 8018f46:	db01      	blt.n	8018f4c <_malloc_r+0x1c>
 8018f48:	42a9      	cmp	r1, r5
 8018f4a:	d904      	bls.n	8018f56 <_malloc_r+0x26>
 8018f4c:	230c      	movs	r3, #12
 8018f4e:	6033      	str	r3, [r6, #0]
 8018f50:	2000      	movs	r0, #0
 8018f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018f56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801902c <_malloc_r+0xfc>
 8018f5a:	f000 f869 	bl	8019030 <__malloc_lock>
 8018f5e:	f8d8 3000 	ldr.w	r3, [r8]
 8018f62:	461c      	mov	r4, r3
 8018f64:	bb44      	cbnz	r4, 8018fb8 <_malloc_r+0x88>
 8018f66:	4629      	mov	r1, r5
 8018f68:	4630      	mov	r0, r6
 8018f6a:	f7ff ffbf 	bl	8018eec <sbrk_aligned>
 8018f6e:	1c43      	adds	r3, r0, #1
 8018f70:	4604      	mov	r4, r0
 8018f72:	d158      	bne.n	8019026 <_malloc_r+0xf6>
 8018f74:	f8d8 4000 	ldr.w	r4, [r8]
 8018f78:	4627      	mov	r7, r4
 8018f7a:	2f00      	cmp	r7, #0
 8018f7c:	d143      	bne.n	8019006 <_malloc_r+0xd6>
 8018f7e:	2c00      	cmp	r4, #0
 8018f80:	d04b      	beq.n	801901a <_malloc_r+0xea>
 8018f82:	6823      	ldr	r3, [r4, #0]
 8018f84:	4639      	mov	r1, r7
 8018f86:	4630      	mov	r0, r6
 8018f88:	eb04 0903 	add.w	r9, r4, r3
 8018f8c:	f000 fdda 	bl	8019b44 <_sbrk_r>
 8018f90:	4581      	cmp	r9, r0
 8018f92:	d142      	bne.n	801901a <_malloc_r+0xea>
 8018f94:	6821      	ldr	r1, [r4, #0]
 8018f96:	1a6d      	subs	r5, r5, r1
 8018f98:	4629      	mov	r1, r5
 8018f9a:	4630      	mov	r0, r6
 8018f9c:	f7ff ffa6 	bl	8018eec <sbrk_aligned>
 8018fa0:	3001      	adds	r0, #1
 8018fa2:	d03a      	beq.n	801901a <_malloc_r+0xea>
 8018fa4:	6823      	ldr	r3, [r4, #0]
 8018fa6:	442b      	add	r3, r5
 8018fa8:	6023      	str	r3, [r4, #0]
 8018faa:	f8d8 3000 	ldr.w	r3, [r8]
 8018fae:	685a      	ldr	r2, [r3, #4]
 8018fb0:	bb62      	cbnz	r2, 801900c <_malloc_r+0xdc>
 8018fb2:	f8c8 7000 	str.w	r7, [r8]
 8018fb6:	e00f      	b.n	8018fd8 <_malloc_r+0xa8>
 8018fb8:	6822      	ldr	r2, [r4, #0]
 8018fba:	1b52      	subs	r2, r2, r5
 8018fbc:	d420      	bmi.n	8019000 <_malloc_r+0xd0>
 8018fbe:	2a0b      	cmp	r2, #11
 8018fc0:	d917      	bls.n	8018ff2 <_malloc_r+0xc2>
 8018fc2:	1961      	adds	r1, r4, r5
 8018fc4:	42a3      	cmp	r3, r4
 8018fc6:	6025      	str	r5, [r4, #0]
 8018fc8:	bf18      	it	ne
 8018fca:	6059      	strne	r1, [r3, #4]
 8018fcc:	6863      	ldr	r3, [r4, #4]
 8018fce:	bf08      	it	eq
 8018fd0:	f8c8 1000 	streq.w	r1, [r8]
 8018fd4:	5162      	str	r2, [r4, r5]
 8018fd6:	604b      	str	r3, [r1, #4]
 8018fd8:	4630      	mov	r0, r6
 8018fda:	f000 f82f 	bl	801903c <__malloc_unlock>
 8018fde:	f104 000b 	add.w	r0, r4, #11
 8018fe2:	1d23      	adds	r3, r4, #4
 8018fe4:	f020 0007 	bic.w	r0, r0, #7
 8018fe8:	1ac2      	subs	r2, r0, r3
 8018fea:	bf1c      	itt	ne
 8018fec:	1a1b      	subne	r3, r3, r0
 8018fee:	50a3      	strne	r3, [r4, r2]
 8018ff0:	e7af      	b.n	8018f52 <_malloc_r+0x22>
 8018ff2:	6862      	ldr	r2, [r4, #4]
 8018ff4:	42a3      	cmp	r3, r4
 8018ff6:	bf0c      	ite	eq
 8018ff8:	f8c8 2000 	streq.w	r2, [r8]
 8018ffc:	605a      	strne	r2, [r3, #4]
 8018ffe:	e7eb      	b.n	8018fd8 <_malloc_r+0xa8>
 8019000:	4623      	mov	r3, r4
 8019002:	6864      	ldr	r4, [r4, #4]
 8019004:	e7ae      	b.n	8018f64 <_malloc_r+0x34>
 8019006:	463c      	mov	r4, r7
 8019008:	687f      	ldr	r7, [r7, #4]
 801900a:	e7b6      	b.n	8018f7a <_malloc_r+0x4a>
 801900c:	461a      	mov	r2, r3
 801900e:	685b      	ldr	r3, [r3, #4]
 8019010:	42a3      	cmp	r3, r4
 8019012:	d1fb      	bne.n	801900c <_malloc_r+0xdc>
 8019014:	2300      	movs	r3, #0
 8019016:	6053      	str	r3, [r2, #4]
 8019018:	e7de      	b.n	8018fd8 <_malloc_r+0xa8>
 801901a:	230c      	movs	r3, #12
 801901c:	6033      	str	r3, [r6, #0]
 801901e:	4630      	mov	r0, r6
 8019020:	f000 f80c 	bl	801903c <__malloc_unlock>
 8019024:	e794      	b.n	8018f50 <_malloc_r+0x20>
 8019026:	6005      	str	r5, [r0, #0]
 8019028:	e7d6      	b.n	8018fd8 <_malloc_r+0xa8>
 801902a:	bf00      	nop
 801902c:	20003e54 	.word	0x20003e54

08019030 <__malloc_lock>:
 8019030:	4801      	ldr	r0, [pc, #4]	@ (8019038 <__malloc_lock+0x8>)
 8019032:	f7ff b8a0 	b.w	8018176 <__retarget_lock_acquire_recursive>
 8019036:	bf00      	nop
 8019038:	20003e4c 	.word	0x20003e4c

0801903c <__malloc_unlock>:
 801903c:	4801      	ldr	r0, [pc, #4]	@ (8019044 <__malloc_unlock+0x8>)
 801903e:	f7ff b89b 	b.w	8018178 <__retarget_lock_release_recursive>
 8019042:	bf00      	nop
 8019044:	20003e4c 	.word	0x20003e4c

08019048 <_Balloc>:
 8019048:	b570      	push	{r4, r5, r6, lr}
 801904a:	69c6      	ldr	r6, [r0, #28]
 801904c:	4604      	mov	r4, r0
 801904e:	460d      	mov	r5, r1
 8019050:	b976      	cbnz	r6, 8019070 <_Balloc+0x28>
 8019052:	2010      	movs	r0, #16
 8019054:	f7ff ff42 	bl	8018edc <malloc>
 8019058:	4602      	mov	r2, r0
 801905a:	61e0      	str	r0, [r4, #28]
 801905c:	b920      	cbnz	r0, 8019068 <_Balloc+0x20>
 801905e:	4b18      	ldr	r3, [pc, #96]	@ (80190c0 <_Balloc+0x78>)
 8019060:	4818      	ldr	r0, [pc, #96]	@ (80190c4 <_Balloc+0x7c>)
 8019062:	216b      	movs	r1, #107	@ 0x6b
 8019064:	f000 fd7e 	bl	8019b64 <__assert_func>
 8019068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801906c:	6006      	str	r6, [r0, #0]
 801906e:	60c6      	str	r6, [r0, #12]
 8019070:	69e6      	ldr	r6, [r4, #28]
 8019072:	68f3      	ldr	r3, [r6, #12]
 8019074:	b183      	cbz	r3, 8019098 <_Balloc+0x50>
 8019076:	69e3      	ldr	r3, [r4, #28]
 8019078:	68db      	ldr	r3, [r3, #12]
 801907a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801907e:	b9b8      	cbnz	r0, 80190b0 <_Balloc+0x68>
 8019080:	2101      	movs	r1, #1
 8019082:	fa01 f605 	lsl.w	r6, r1, r5
 8019086:	1d72      	adds	r2, r6, #5
 8019088:	0092      	lsls	r2, r2, #2
 801908a:	4620      	mov	r0, r4
 801908c:	f000 fd88 	bl	8019ba0 <_calloc_r>
 8019090:	b160      	cbz	r0, 80190ac <_Balloc+0x64>
 8019092:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8019096:	e00e      	b.n	80190b6 <_Balloc+0x6e>
 8019098:	2221      	movs	r2, #33	@ 0x21
 801909a:	2104      	movs	r1, #4
 801909c:	4620      	mov	r0, r4
 801909e:	f000 fd7f 	bl	8019ba0 <_calloc_r>
 80190a2:	69e3      	ldr	r3, [r4, #28]
 80190a4:	60f0      	str	r0, [r6, #12]
 80190a6:	68db      	ldr	r3, [r3, #12]
 80190a8:	2b00      	cmp	r3, #0
 80190aa:	d1e4      	bne.n	8019076 <_Balloc+0x2e>
 80190ac:	2000      	movs	r0, #0
 80190ae:	bd70      	pop	{r4, r5, r6, pc}
 80190b0:	6802      	ldr	r2, [r0, #0]
 80190b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80190b6:	2300      	movs	r3, #0
 80190b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80190bc:	e7f7      	b.n	80190ae <_Balloc+0x66>
 80190be:	bf00      	nop
 80190c0:	0801c649 	.word	0x0801c649
 80190c4:	0801c6c9 	.word	0x0801c6c9

080190c8 <_Bfree>:
 80190c8:	b570      	push	{r4, r5, r6, lr}
 80190ca:	69c6      	ldr	r6, [r0, #28]
 80190cc:	4605      	mov	r5, r0
 80190ce:	460c      	mov	r4, r1
 80190d0:	b976      	cbnz	r6, 80190f0 <_Bfree+0x28>
 80190d2:	2010      	movs	r0, #16
 80190d4:	f7ff ff02 	bl	8018edc <malloc>
 80190d8:	4602      	mov	r2, r0
 80190da:	61e8      	str	r0, [r5, #28]
 80190dc:	b920      	cbnz	r0, 80190e8 <_Bfree+0x20>
 80190de:	4b09      	ldr	r3, [pc, #36]	@ (8019104 <_Bfree+0x3c>)
 80190e0:	4809      	ldr	r0, [pc, #36]	@ (8019108 <_Bfree+0x40>)
 80190e2:	218f      	movs	r1, #143	@ 0x8f
 80190e4:	f000 fd3e 	bl	8019b64 <__assert_func>
 80190e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80190ec:	6006      	str	r6, [r0, #0]
 80190ee:	60c6      	str	r6, [r0, #12]
 80190f0:	b13c      	cbz	r4, 8019102 <_Bfree+0x3a>
 80190f2:	69eb      	ldr	r3, [r5, #28]
 80190f4:	6862      	ldr	r2, [r4, #4]
 80190f6:	68db      	ldr	r3, [r3, #12]
 80190f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80190fc:	6021      	str	r1, [r4, #0]
 80190fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8019102:	bd70      	pop	{r4, r5, r6, pc}
 8019104:	0801c649 	.word	0x0801c649
 8019108:	0801c6c9 	.word	0x0801c6c9

0801910c <__multadd>:
 801910c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019110:	690d      	ldr	r5, [r1, #16]
 8019112:	4607      	mov	r7, r0
 8019114:	460c      	mov	r4, r1
 8019116:	461e      	mov	r6, r3
 8019118:	f101 0c14 	add.w	ip, r1, #20
 801911c:	2000      	movs	r0, #0
 801911e:	f8dc 3000 	ldr.w	r3, [ip]
 8019122:	b299      	uxth	r1, r3
 8019124:	fb02 6101 	mla	r1, r2, r1, r6
 8019128:	0c1e      	lsrs	r6, r3, #16
 801912a:	0c0b      	lsrs	r3, r1, #16
 801912c:	fb02 3306 	mla	r3, r2, r6, r3
 8019130:	b289      	uxth	r1, r1
 8019132:	3001      	adds	r0, #1
 8019134:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019138:	4285      	cmp	r5, r0
 801913a:	f84c 1b04 	str.w	r1, [ip], #4
 801913e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8019142:	dcec      	bgt.n	801911e <__multadd+0x12>
 8019144:	b30e      	cbz	r6, 801918a <__multadd+0x7e>
 8019146:	68a3      	ldr	r3, [r4, #8]
 8019148:	42ab      	cmp	r3, r5
 801914a:	dc19      	bgt.n	8019180 <__multadd+0x74>
 801914c:	6861      	ldr	r1, [r4, #4]
 801914e:	4638      	mov	r0, r7
 8019150:	3101      	adds	r1, #1
 8019152:	f7ff ff79 	bl	8019048 <_Balloc>
 8019156:	4680      	mov	r8, r0
 8019158:	b928      	cbnz	r0, 8019166 <__multadd+0x5a>
 801915a:	4602      	mov	r2, r0
 801915c:	4b0c      	ldr	r3, [pc, #48]	@ (8019190 <__multadd+0x84>)
 801915e:	480d      	ldr	r0, [pc, #52]	@ (8019194 <__multadd+0x88>)
 8019160:	21ba      	movs	r1, #186	@ 0xba
 8019162:	f000 fcff 	bl	8019b64 <__assert_func>
 8019166:	6922      	ldr	r2, [r4, #16]
 8019168:	3202      	adds	r2, #2
 801916a:	f104 010c 	add.w	r1, r4, #12
 801916e:	0092      	lsls	r2, r2, #2
 8019170:	300c      	adds	r0, #12
 8019172:	f7ff f802 	bl	801817a <memcpy>
 8019176:	4621      	mov	r1, r4
 8019178:	4638      	mov	r0, r7
 801917a:	f7ff ffa5 	bl	80190c8 <_Bfree>
 801917e:	4644      	mov	r4, r8
 8019180:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8019184:	3501      	adds	r5, #1
 8019186:	615e      	str	r6, [r3, #20]
 8019188:	6125      	str	r5, [r4, #16]
 801918a:	4620      	mov	r0, r4
 801918c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019190:	0801c6b8 	.word	0x0801c6b8
 8019194:	0801c6c9 	.word	0x0801c6c9

08019198 <__hi0bits>:
 8019198:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801919c:	4603      	mov	r3, r0
 801919e:	bf36      	itet	cc
 80191a0:	0403      	lslcc	r3, r0, #16
 80191a2:	2000      	movcs	r0, #0
 80191a4:	2010      	movcc	r0, #16
 80191a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80191aa:	bf3c      	itt	cc
 80191ac:	021b      	lslcc	r3, r3, #8
 80191ae:	3008      	addcc	r0, #8
 80191b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80191b4:	bf3c      	itt	cc
 80191b6:	011b      	lslcc	r3, r3, #4
 80191b8:	3004      	addcc	r0, #4
 80191ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80191be:	bf3c      	itt	cc
 80191c0:	009b      	lslcc	r3, r3, #2
 80191c2:	3002      	addcc	r0, #2
 80191c4:	2b00      	cmp	r3, #0
 80191c6:	db05      	blt.n	80191d4 <__hi0bits+0x3c>
 80191c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80191cc:	f100 0001 	add.w	r0, r0, #1
 80191d0:	bf08      	it	eq
 80191d2:	2020      	moveq	r0, #32
 80191d4:	4770      	bx	lr

080191d6 <__lo0bits>:
 80191d6:	6803      	ldr	r3, [r0, #0]
 80191d8:	4602      	mov	r2, r0
 80191da:	f013 0007 	ands.w	r0, r3, #7
 80191de:	d00b      	beq.n	80191f8 <__lo0bits+0x22>
 80191e0:	07d9      	lsls	r1, r3, #31
 80191e2:	d421      	bmi.n	8019228 <__lo0bits+0x52>
 80191e4:	0798      	lsls	r0, r3, #30
 80191e6:	bf49      	itett	mi
 80191e8:	085b      	lsrmi	r3, r3, #1
 80191ea:	089b      	lsrpl	r3, r3, #2
 80191ec:	2001      	movmi	r0, #1
 80191ee:	6013      	strmi	r3, [r2, #0]
 80191f0:	bf5c      	itt	pl
 80191f2:	6013      	strpl	r3, [r2, #0]
 80191f4:	2002      	movpl	r0, #2
 80191f6:	4770      	bx	lr
 80191f8:	b299      	uxth	r1, r3
 80191fa:	b909      	cbnz	r1, 8019200 <__lo0bits+0x2a>
 80191fc:	0c1b      	lsrs	r3, r3, #16
 80191fe:	2010      	movs	r0, #16
 8019200:	b2d9      	uxtb	r1, r3
 8019202:	b909      	cbnz	r1, 8019208 <__lo0bits+0x32>
 8019204:	3008      	adds	r0, #8
 8019206:	0a1b      	lsrs	r3, r3, #8
 8019208:	0719      	lsls	r1, r3, #28
 801920a:	bf04      	itt	eq
 801920c:	091b      	lsreq	r3, r3, #4
 801920e:	3004      	addeq	r0, #4
 8019210:	0799      	lsls	r1, r3, #30
 8019212:	bf04      	itt	eq
 8019214:	089b      	lsreq	r3, r3, #2
 8019216:	3002      	addeq	r0, #2
 8019218:	07d9      	lsls	r1, r3, #31
 801921a:	d403      	bmi.n	8019224 <__lo0bits+0x4e>
 801921c:	085b      	lsrs	r3, r3, #1
 801921e:	f100 0001 	add.w	r0, r0, #1
 8019222:	d003      	beq.n	801922c <__lo0bits+0x56>
 8019224:	6013      	str	r3, [r2, #0]
 8019226:	4770      	bx	lr
 8019228:	2000      	movs	r0, #0
 801922a:	4770      	bx	lr
 801922c:	2020      	movs	r0, #32
 801922e:	4770      	bx	lr

08019230 <__i2b>:
 8019230:	b510      	push	{r4, lr}
 8019232:	460c      	mov	r4, r1
 8019234:	2101      	movs	r1, #1
 8019236:	f7ff ff07 	bl	8019048 <_Balloc>
 801923a:	4602      	mov	r2, r0
 801923c:	b928      	cbnz	r0, 801924a <__i2b+0x1a>
 801923e:	4b05      	ldr	r3, [pc, #20]	@ (8019254 <__i2b+0x24>)
 8019240:	4805      	ldr	r0, [pc, #20]	@ (8019258 <__i2b+0x28>)
 8019242:	f240 1145 	movw	r1, #325	@ 0x145
 8019246:	f000 fc8d 	bl	8019b64 <__assert_func>
 801924a:	2301      	movs	r3, #1
 801924c:	6144      	str	r4, [r0, #20]
 801924e:	6103      	str	r3, [r0, #16]
 8019250:	bd10      	pop	{r4, pc}
 8019252:	bf00      	nop
 8019254:	0801c6b8 	.word	0x0801c6b8
 8019258:	0801c6c9 	.word	0x0801c6c9

0801925c <__multiply>:
 801925c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019260:	4617      	mov	r7, r2
 8019262:	690a      	ldr	r2, [r1, #16]
 8019264:	693b      	ldr	r3, [r7, #16]
 8019266:	429a      	cmp	r2, r3
 8019268:	bfa8      	it	ge
 801926a:	463b      	movge	r3, r7
 801926c:	4689      	mov	r9, r1
 801926e:	bfa4      	itt	ge
 8019270:	460f      	movge	r7, r1
 8019272:	4699      	movge	r9, r3
 8019274:	693d      	ldr	r5, [r7, #16]
 8019276:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801927a:	68bb      	ldr	r3, [r7, #8]
 801927c:	6879      	ldr	r1, [r7, #4]
 801927e:	eb05 060a 	add.w	r6, r5, sl
 8019282:	42b3      	cmp	r3, r6
 8019284:	b085      	sub	sp, #20
 8019286:	bfb8      	it	lt
 8019288:	3101      	addlt	r1, #1
 801928a:	f7ff fedd 	bl	8019048 <_Balloc>
 801928e:	b930      	cbnz	r0, 801929e <__multiply+0x42>
 8019290:	4602      	mov	r2, r0
 8019292:	4b41      	ldr	r3, [pc, #260]	@ (8019398 <__multiply+0x13c>)
 8019294:	4841      	ldr	r0, [pc, #260]	@ (801939c <__multiply+0x140>)
 8019296:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801929a:	f000 fc63 	bl	8019b64 <__assert_func>
 801929e:	f100 0414 	add.w	r4, r0, #20
 80192a2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80192a6:	4623      	mov	r3, r4
 80192a8:	2200      	movs	r2, #0
 80192aa:	4573      	cmp	r3, lr
 80192ac:	d320      	bcc.n	80192f0 <__multiply+0x94>
 80192ae:	f107 0814 	add.w	r8, r7, #20
 80192b2:	f109 0114 	add.w	r1, r9, #20
 80192b6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80192ba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80192be:	9302      	str	r3, [sp, #8]
 80192c0:	1beb      	subs	r3, r5, r7
 80192c2:	3b15      	subs	r3, #21
 80192c4:	f023 0303 	bic.w	r3, r3, #3
 80192c8:	3304      	adds	r3, #4
 80192ca:	3715      	adds	r7, #21
 80192cc:	42bd      	cmp	r5, r7
 80192ce:	bf38      	it	cc
 80192d0:	2304      	movcc	r3, #4
 80192d2:	9301      	str	r3, [sp, #4]
 80192d4:	9b02      	ldr	r3, [sp, #8]
 80192d6:	9103      	str	r1, [sp, #12]
 80192d8:	428b      	cmp	r3, r1
 80192da:	d80c      	bhi.n	80192f6 <__multiply+0x9a>
 80192dc:	2e00      	cmp	r6, #0
 80192de:	dd03      	ble.n	80192e8 <__multiply+0x8c>
 80192e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80192e4:	2b00      	cmp	r3, #0
 80192e6:	d055      	beq.n	8019394 <__multiply+0x138>
 80192e8:	6106      	str	r6, [r0, #16]
 80192ea:	b005      	add	sp, #20
 80192ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80192f0:	f843 2b04 	str.w	r2, [r3], #4
 80192f4:	e7d9      	b.n	80192aa <__multiply+0x4e>
 80192f6:	f8b1 a000 	ldrh.w	sl, [r1]
 80192fa:	f1ba 0f00 	cmp.w	sl, #0
 80192fe:	d01f      	beq.n	8019340 <__multiply+0xe4>
 8019300:	46c4      	mov	ip, r8
 8019302:	46a1      	mov	r9, r4
 8019304:	2700      	movs	r7, #0
 8019306:	f85c 2b04 	ldr.w	r2, [ip], #4
 801930a:	f8d9 3000 	ldr.w	r3, [r9]
 801930e:	fa1f fb82 	uxth.w	fp, r2
 8019312:	b29b      	uxth	r3, r3
 8019314:	fb0a 330b 	mla	r3, sl, fp, r3
 8019318:	443b      	add	r3, r7
 801931a:	f8d9 7000 	ldr.w	r7, [r9]
 801931e:	0c12      	lsrs	r2, r2, #16
 8019320:	0c3f      	lsrs	r7, r7, #16
 8019322:	fb0a 7202 	mla	r2, sl, r2, r7
 8019326:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801932a:	b29b      	uxth	r3, r3
 801932c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019330:	4565      	cmp	r5, ip
 8019332:	f849 3b04 	str.w	r3, [r9], #4
 8019336:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801933a:	d8e4      	bhi.n	8019306 <__multiply+0xaa>
 801933c:	9b01      	ldr	r3, [sp, #4]
 801933e:	50e7      	str	r7, [r4, r3]
 8019340:	9b03      	ldr	r3, [sp, #12]
 8019342:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8019346:	3104      	adds	r1, #4
 8019348:	f1b9 0f00 	cmp.w	r9, #0
 801934c:	d020      	beq.n	8019390 <__multiply+0x134>
 801934e:	6823      	ldr	r3, [r4, #0]
 8019350:	4647      	mov	r7, r8
 8019352:	46a4      	mov	ip, r4
 8019354:	f04f 0a00 	mov.w	sl, #0
 8019358:	f8b7 b000 	ldrh.w	fp, [r7]
 801935c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8019360:	fb09 220b 	mla	r2, r9, fp, r2
 8019364:	4452      	add	r2, sl
 8019366:	b29b      	uxth	r3, r3
 8019368:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801936c:	f84c 3b04 	str.w	r3, [ip], #4
 8019370:	f857 3b04 	ldr.w	r3, [r7], #4
 8019374:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019378:	f8bc 3000 	ldrh.w	r3, [ip]
 801937c:	fb09 330a 	mla	r3, r9, sl, r3
 8019380:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8019384:	42bd      	cmp	r5, r7
 8019386:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801938a:	d8e5      	bhi.n	8019358 <__multiply+0xfc>
 801938c:	9a01      	ldr	r2, [sp, #4]
 801938e:	50a3      	str	r3, [r4, r2]
 8019390:	3404      	adds	r4, #4
 8019392:	e79f      	b.n	80192d4 <__multiply+0x78>
 8019394:	3e01      	subs	r6, #1
 8019396:	e7a1      	b.n	80192dc <__multiply+0x80>
 8019398:	0801c6b8 	.word	0x0801c6b8
 801939c:	0801c6c9 	.word	0x0801c6c9

080193a0 <__pow5mult>:
 80193a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80193a4:	4615      	mov	r5, r2
 80193a6:	f012 0203 	ands.w	r2, r2, #3
 80193aa:	4607      	mov	r7, r0
 80193ac:	460e      	mov	r6, r1
 80193ae:	d007      	beq.n	80193c0 <__pow5mult+0x20>
 80193b0:	4c25      	ldr	r4, [pc, #148]	@ (8019448 <__pow5mult+0xa8>)
 80193b2:	3a01      	subs	r2, #1
 80193b4:	2300      	movs	r3, #0
 80193b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80193ba:	f7ff fea7 	bl	801910c <__multadd>
 80193be:	4606      	mov	r6, r0
 80193c0:	10ad      	asrs	r5, r5, #2
 80193c2:	d03d      	beq.n	8019440 <__pow5mult+0xa0>
 80193c4:	69fc      	ldr	r4, [r7, #28]
 80193c6:	b97c      	cbnz	r4, 80193e8 <__pow5mult+0x48>
 80193c8:	2010      	movs	r0, #16
 80193ca:	f7ff fd87 	bl	8018edc <malloc>
 80193ce:	4602      	mov	r2, r0
 80193d0:	61f8      	str	r0, [r7, #28]
 80193d2:	b928      	cbnz	r0, 80193e0 <__pow5mult+0x40>
 80193d4:	4b1d      	ldr	r3, [pc, #116]	@ (801944c <__pow5mult+0xac>)
 80193d6:	481e      	ldr	r0, [pc, #120]	@ (8019450 <__pow5mult+0xb0>)
 80193d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80193dc:	f000 fbc2 	bl	8019b64 <__assert_func>
 80193e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80193e4:	6004      	str	r4, [r0, #0]
 80193e6:	60c4      	str	r4, [r0, #12]
 80193e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80193ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80193f0:	b94c      	cbnz	r4, 8019406 <__pow5mult+0x66>
 80193f2:	f240 2171 	movw	r1, #625	@ 0x271
 80193f6:	4638      	mov	r0, r7
 80193f8:	f7ff ff1a 	bl	8019230 <__i2b>
 80193fc:	2300      	movs	r3, #0
 80193fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8019402:	4604      	mov	r4, r0
 8019404:	6003      	str	r3, [r0, #0]
 8019406:	f04f 0900 	mov.w	r9, #0
 801940a:	07eb      	lsls	r3, r5, #31
 801940c:	d50a      	bpl.n	8019424 <__pow5mult+0x84>
 801940e:	4631      	mov	r1, r6
 8019410:	4622      	mov	r2, r4
 8019412:	4638      	mov	r0, r7
 8019414:	f7ff ff22 	bl	801925c <__multiply>
 8019418:	4631      	mov	r1, r6
 801941a:	4680      	mov	r8, r0
 801941c:	4638      	mov	r0, r7
 801941e:	f7ff fe53 	bl	80190c8 <_Bfree>
 8019422:	4646      	mov	r6, r8
 8019424:	106d      	asrs	r5, r5, #1
 8019426:	d00b      	beq.n	8019440 <__pow5mult+0xa0>
 8019428:	6820      	ldr	r0, [r4, #0]
 801942a:	b938      	cbnz	r0, 801943c <__pow5mult+0x9c>
 801942c:	4622      	mov	r2, r4
 801942e:	4621      	mov	r1, r4
 8019430:	4638      	mov	r0, r7
 8019432:	f7ff ff13 	bl	801925c <__multiply>
 8019436:	6020      	str	r0, [r4, #0]
 8019438:	f8c0 9000 	str.w	r9, [r0]
 801943c:	4604      	mov	r4, r0
 801943e:	e7e4      	b.n	801940a <__pow5mult+0x6a>
 8019440:	4630      	mov	r0, r6
 8019442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019446:	bf00      	nop
 8019448:	0801c77c 	.word	0x0801c77c
 801944c:	0801c649 	.word	0x0801c649
 8019450:	0801c6c9 	.word	0x0801c6c9

08019454 <__lshift>:
 8019454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019458:	460c      	mov	r4, r1
 801945a:	6849      	ldr	r1, [r1, #4]
 801945c:	6923      	ldr	r3, [r4, #16]
 801945e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019462:	68a3      	ldr	r3, [r4, #8]
 8019464:	4607      	mov	r7, r0
 8019466:	4691      	mov	r9, r2
 8019468:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801946c:	f108 0601 	add.w	r6, r8, #1
 8019470:	42b3      	cmp	r3, r6
 8019472:	db0b      	blt.n	801948c <__lshift+0x38>
 8019474:	4638      	mov	r0, r7
 8019476:	f7ff fde7 	bl	8019048 <_Balloc>
 801947a:	4605      	mov	r5, r0
 801947c:	b948      	cbnz	r0, 8019492 <__lshift+0x3e>
 801947e:	4602      	mov	r2, r0
 8019480:	4b28      	ldr	r3, [pc, #160]	@ (8019524 <__lshift+0xd0>)
 8019482:	4829      	ldr	r0, [pc, #164]	@ (8019528 <__lshift+0xd4>)
 8019484:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8019488:	f000 fb6c 	bl	8019b64 <__assert_func>
 801948c:	3101      	adds	r1, #1
 801948e:	005b      	lsls	r3, r3, #1
 8019490:	e7ee      	b.n	8019470 <__lshift+0x1c>
 8019492:	2300      	movs	r3, #0
 8019494:	f100 0114 	add.w	r1, r0, #20
 8019498:	f100 0210 	add.w	r2, r0, #16
 801949c:	4618      	mov	r0, r3
 801949e:	4553      	cmp	r3, sl
 80194a0:	db33      	blt.n	801950a <__lshift+0xb6>
 80194a2:	6920      	ldr	r0, [r4, #16]
 80194a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80194a8:	f104 0314 	add.w	r3, r4, #20
 80194ac:	f019 091f 	ands.w	r9, r9, #31
 80194b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80194b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80194b8:	d02b      	beq.n	8019512 <__lshift+0xbe>
 80194ba:	f1c9 0e20 	rsb	lr, r9, #32
 80194be:	468a      	mov	sl, r1
 80194c0:	2200      	movs	r2, #0
 80194c2:	6818      	ldr	r0, [r3, #0]
 80194c4:	fa00 f009 	lsl.w	r0, r0, r9
 80194c8:	4310      	orrs	r0, r2
 80194ca:	f84a 0b04 	str.w	r0, [sl], #4
 80194ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80194d2:	459c      	cmp	ip, r3
 80194d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80194d8:	d8f3      	bhi.n	80194c2 <__lshift+0x6e>
 80194da:	ebac 0304 	sub.w	r3, ip, r4
 80194de:	3b15      	subs	r3, #21
 80194e0:	f023 0303 	bic.w	r3, r3, #3
 80194e4:	3304      	adds	r3, #4
 80194e6:	f104 0015 	add.w	r0, r4, #21
 80194ea:	4560      	cmp	r0, ip
 80194ec:	bf88      	it	hi
 80194ee:	2304      	movhi	r3, #4
 80194f0:	50ca      	str	r2, [r1, r3]
 80194f2:	b10a      	cbz	r2, 80194f8 <__lshift+0xa4>
 80194f4:	f108 0602 	add.w	r6, r8, #2
 80194f8:	3e01      	subs	r6, #1
 80194fa:	4638      	mov	r0, r7
 80194fc:	612e      	str	r6, [r5, #16]
 80194fe:	4621      	mov	r1, r4
 8019500:	f7ff fde2 	bl	80190c8 <_Bfree>
 8019504:	4628      	mov	r0, r5
 8019506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801950a:	f842 0f04 	str.w	r0, [r2, #4]!
 801950e:	3301      	adds	r3, #1
 8019510:	e7c5      	b.n	801949e <__lshift+0x4a>
 8019512:	3904      	subs	r1, #4
 8019514:	f853 2b04 	ldr.w	r2, [r3], #4
 8019518:	f841 2f04 	str.w	r2, [r1, #4]!
 801951c:	459c      	cmp	ip, r3
 801951e:	d8f9      	bhi.n	8019514 <__lshift+0xc0>
 8019520:	e7ea      	b.n	80194f8 <__lshift+0xa4>
 8019522:	bf00      	nop
 8019524:	0801c6b8 	.word	0x0801c6b8
 8019528:	0801c6c9 	.word	0x0801c6c9

0801952c <__mcmp>:
 801952c:	690a      	ldr	r2, [r1, #16]
 801952e:	4603      	mov	r3, r0
 8019530:	6900      	ldr	r0, [r0, #16]
 8019532:	1a80      	subs	r0, r0, r2
 8019534:	b530      	push	{r4, r5, lr}
 8019536:	d10e      	bne.n	8019556 <__mcmp+0x2a>
 8019538:	3314      	adds	r3, #20
 801953a:	3114      	adds	r1, #20
 801953c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8019540:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8019544:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8019548:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801954c:	4295      	cmp	r5, r2
 801954e:	d003      	beq.n	8019558 <__mcmp+0x2c>
 8019550:	d205      	bcs.n	801955e <__mcmp+0x32>
 8019552:	f04f 30ff 	mov.w	r0, #4294967295
 8019556:	bd30      	pop	{r4, r5, pc}
 8019558:	42a3      	cmp	r3, r4
 801955a:	d3f3      	bcc.n	8019544 <__mcmp+0x18>
 801955c:	e7fb      	b.n	8019556 <__mcmp+0x2a>
 801955e:	2001      	movs	r0, #1
 8019560:	e7f9      	b.n	8019556 <__mcmp+0x2a>
	...

08019564 <__mdiff>:
 8019564:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019568:	4689      	mov	r9, r1
 801956a:	4606      	mov	r6, r0
 801956c:	4611      	mov	r1, r2
 801956e:	4648      	mov	r0, r9
 8019570:	4614      	mov	r4, r2
 8019572:	f7ff ffdb 	bl	801952c <__mcmp>
 8019576:	1e05      	subs	r5, r0, #0
 8019578:	d112      	bne.n	80195a0 <__mdiff+0x3c>
 801957a:	4629      	mov	r1, r5
 801957c:	4630      	mov	r0, r6
 801957e:	f7ff fd63 	bl	8019048 <_Balloc>
 8019582:	4602      	mov	r2, r0
 8019584:	b928      	cbnz	r0, 8019592 <__mdiff+0x2e>
 8019586:	4b3f      	ldr	r3, [pc, #252]	@ (8019684 <__mdiff+0x120>)
 8019588:	f240 2137 	movw	r1, #567	@ 0x237
 801958c:	483e      	ldr	r0, [pc, #248]	@ (8019688 <__mdiff+0x124>)
 801958e:	f000 fae9 	bl	8019b64 <__assert_func>
 8019592:	2301      	movs	r3, #1
 8019594:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019598:	4610      	mov	r0, r2
 801959a:	b003      	add	sp, #12
 801959c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80195a0:	bfbc      	itt	lt
 80195a2:	464b      	movlt	r3, r9
 80195a4:	46a1      	movlt	r9, r4
 80195a6:	4630      	mov	r0, r6
 80195a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80195ac:	bfba      	itte	lt
 80195ae:	461c      	movlt	r4, r3
 80195b0:	2501      	movlt	r5, #1
 80195b2:	2500      	movge	r5, #0
 80195b4:	f7ff fd48 	bl	8019048 <_Balloc>
 80195b8:	4602      	mov	r2, r0
 80195ba:	b918      	cbnz	r0, 80195c4 <__mdiff+0x60>
 80195bc:	4b31      	ldr	r3, [pc, #196]	@ (8019684 <__mdiff+0x120>)
 80195be:	f240 2145 	movw	r1, #581	@ 0x245
 80195c2:	e7e3      	b.n	801958c <__mdiff+0x28>
 80195c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80195c8:	6926      	ldr	r6, [r4, #16]
 80195ca:	60c5      	str	r5, [r0, #12]
 80195cc:	f109 0310 	add.w	r3, r9, #16
 80195d0:	f109 0514 	add.w	r5, r9, #20
 80195d4:	f104 0e14 	add.w	lr, r4, #20
 80195d8:	f100 0b14 	add.w	fp, r0, #20
 80195dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80195e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80195e4:	9301      	str	r3, [sp, #4]
 80195e6:	46d9      	mov	r9, fp
 80195e8:	f04f 0c00 	mov.w	ip, #0
 80195ec:	9b01      	ldr	r3, [sp, #4]
 80195ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80195f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80195f6:	9301      	str	r3, [sp, #4]
 80195f8:	fa1f f38a 	uxth.w	r3, sl
 80195fc:	4619      	mov	r1, r3
 80195fe:	b283      	uxth	r3, r0
 8019600:	1acb      	subs	r3, r1, r3
 8019602:	0c00      	lsrs	r0, r0, #16
 8019604:	4463      	add	r3, ip
 8019606:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801960a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801960e:	b29b      	uxth	r3, r3
 8019610:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8019614:	4576      	cmp	r6, lr
 8019616:	f849 3b04 	str.w	r3, [r9], #4
 801961a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801961e:	d8e5      	bhi.n	80195ec <__mdiff+0x88>
 8019620:	1b33      	subs	r3, r6, r4
 8019622:	3b15      	subs	r3, #21
 8019624:	f023 0303 	bic.w	r3, r3, #3
 8019628:	3415      	adds	r4, #21
 801962a:	3304      	adds	r3, #4
 801962c:	42a6      	cmp	r6, r4
 801962e:	bf38      	it	cc
 8019630:	2304      	movcc	r3, #4
 8019632:	441d      	add	r5, r3
 8019634:	445b      	add	r3, fp
 8019636:	461e      	mov	r6, r3
 8019638:	462c      	mov	r4, r5
 801963a:	4544      	cmp	r4, r8
 801963c:	d30e      	bcc.n	801965c <__mdiff+0xf8>
 801963e:	f108 0103 	add.w	r1, r8, #3
 8019642:	1b49      	subs	r1, r1, r5
 8019644:	f021 0103 	bic.w	r1, r1, #3
 8019648:	3d03      	subs	r5, #3
 801964a:	45a8      	cmp	r8, r5
 801964c:	bf38      	it	cc
 801964e:	2100      	movcc	r1, #0
 8019650:	440b      	add	r3, r1
 8019652:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019656:	b191      	cbz	r1, 801967e <__mdiff+0x11a>
 8019658:	6117      	str	r7, [r2, #16]
 801965a:	e79d      	b.n	8019598 <__mdiff+0x34>
 801965c:	f854 1b04 	ldr.w	r1, [r4], #4
 8019660:	46e6      	mov	lr, ip
 8019662:	0c08      	lsrs	r0, r1, #16
 8019664:	fa1c fc81 	uxtah	ip, ip, r1
 8019668:	4471      	add	r1, lr
 801966a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801966e:	b289      	uxth	r1, r1
 8019670:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8019674:	f846 1b04 	str.w	r1, [r6], #4
 8019678:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801967c:	e7dd      	b.n	801963a <__mdiff+0xd6>
 801967e:	3f01      	subs	r7, #1
 8019680:	e7e7      	b.n	8019652 <__mdiff+0xee>
 8019682:	bf00      	nop
 8019684:	0801c6b8 	.word	0x0801c6b8
 8019688:	0801c6c9 	.word	0x0801c6c9

0801968c <__d2b>:
 801968c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019690:	460f      	mov	r7, r1
 8019692:	2101      	movs	r1, #1
 8019694:	ec59 8b10 	vmov	r8, r9, d0
 8019698:	4616      	mov	r6, r2
 801969a:	f7ff fcd5 	bl	8019048 <_Balloc>
 801969e:	4604      	mov	r4, r0
 80196a0:	b930      	cbnz	r0, 80196b0 <__d2b+0x24>
 80196a2:	4602      	mov	r2, r0
 80196a4:	4b23      	ldr	r3, [pc, #140]	@ (8019734 <__d2b+0xa8>)
 80196a6:	4824      	ldr	r0, [pc, #144]	@ (8019738 <__d2b+0xac>)
 80196a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80196ac:	f000 fa5a 	bl	8019b64 <__assert_func>
 80196b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80196b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80196b8:	b10d      	cbz	r5, 80196be <__d2b+0x32>
 80196ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80196be:	9301      	str	r3, [sp, #4]
 80196c0:	f1b8 0300 	subs.w	r3, r8, #0
 80196c4:	d023      	beq.n	801970e <__d2b+0x82>
 80196c6:	4668      	mov	r0, sp
 80196c8:	9300      	str	r3, [sp, #0]
 80196ca:	f7ff fd84 	bl	80191d6 <__lo0bits>
 80196ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80196d2:	b1d0      	cbz	r0, 801970a <__d2b+0x7e>
 80196d4:	f1c0 0320 	rsb	r3, r0, #32
 80196d8:	fa02 f303 	lsl.w	r3, r2, r3
 80196dc:	430b      	orrs	r3, r1
 80196de:	40c2      	lsrs	r2, r0
 80196e0:	6163      	str	r3, [r4, #20]
 80196e2:	9201      	str	r2, [sp, #4]
 80196e4:	9b01      	ldr	r3, [sp, #4]
 80196e6:	61a3      	str	r3, [r4, #24]
 80196e8:	2b00      	cmp	r3, #0
 80196ea:	bf0c      	ite	eq
 80196ec:	2201      	moveq	r2, #1
 80196ee:	2202      	movne	r2, #2
 80196f0:	6122      	str	r2, [r4, #16]
 80196f2:	b1a5      	cbz	r5, 801971e <__d2b+0x92>
 80196f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80196f8:	4405      	add	r5, r0
 80196fa:	603d      	str	r5, [r7, #0]
 80196fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019700:	6030      	str	r0, [r6, #0]
 8019702:	4620      	mov	r0, r4
 8019704:	b003      	add	sp, #12
 8019706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801970a:	6161      	str	r1, [r4, #20]
 801970c:	e7ea      	b.n	80196e4 <__d2b+0x58>
 801970e:	a801      	add	r0, sp, #4
 8019710:	f7ff fd61 	bl	80191d6 <__lo0bits>
 8019714:	9b01      	ldr	r3, [sp, #4]
 8019716:	6163      	str	r3, [r4, #20]
 8019718:	3020      	adds	r0, #32
 801971a:	2201      	movs	r2, #1
 801971c:	e7e8      	b.n	80196f0 <__d2b+0x64>
 801971e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019722:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8019726:	6038      	str	r0, [r7, #0]
 8019728:	6918      	ldr	r0, [r3, #16]
 801972a:	f7ff fd35 	bl	8019198 <__hi0bits>
 801972e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019732:	e7e5      	b.n	8019700 <__d2b+0x74>
 8019734:	0801c6b8 	.word	0x0801c6b8
 8019738:	0801c6c9 	.word	0x0801c6c9

0801973c <__ssputs_r>:
 801973c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019740:	688e      	ldr	r6, [r1, #8]
 8019742:	461f      	mov	r7, r3
 8019744:	42be      	cmp	r6, r7
 8019746:	680b      	ldr	r3, [r1, #0]
 8019748:	4682      	mov	sl, r0
 801974a:	460c      	mov	r4, r1
 801974c:	4690      	mov	r8, r2
 801974e:	d82d      	bhi.n	80197ac <__ssputs_r+0x70>
 8019750:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019754:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019758:	d026      	beq.n	80197a8 <__ssputs_r+0x6c>
 801975a:	6965      	ldr	r5, [r4, #20]
 801975c:	6909      	ldr	r1, [r1, #16]
 801975e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019762:	eba3 0901 	sub.w	r9, r3, r1
 8019766:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801976a:	1c7b      	adds	r3, r7, #1
 801976c:	444b      	add	r3, r9
 801976e:	106d      	asrs	r5, r5, #1
 8019770:	429d      	cmp	r5, r3
 8019772:	bf38      	it	cc
 8019774:	461d      	movcc	r5, r3
 8019776:	0553      	lsls	r3, r2, #21
 8019778:	d527      	bpl.n	80197ca <__ssputs_r+0x8e>
 801977a:	4629      	mov	r1, r5
 801977c:	f7ff fbd8 	bl	8018f30 <_malloc_r>
 8019780:	4606      	mov	r6, r0
 8019782:	b360      	cbz	r0, 80197de <__ssputs_r+0xa2>
 8019784:	6921      	ldr	r1, [r4, #16]
 8019786:	464a      	mov	r2, r9
 8019788:	f7fe fcf7 	bl	801817a <memcpy>
 801978c:	89a3      	ldrh	r3, [r4, #12]
 801978e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019796:	81a3      	strh	r3, [r4, #12]
 8019798:	6126      	str	r6, [r4, #16]
 801979a:	6165      	str	r5, [r4, #20]
 801979c:	444e      	add	r6, r9
 801979e:	eba5 0509 	sub.w	r5, r5, r9
 80197a2:	6026      	str	r6, [r4, #0]
 80197a4:	60a5      	str	r5, [r4, #8]
 80197a6:	463e      	mov	r6, r7
 80197a8:	42be      	cmp	r6, r7
 80197aa:	d900      	bls.n	80197ae <__ssputs_r+0x72>
 80197ac:	463e      	mov	r6, r7
 80197ae:	6820      	ldr	r0, [r4, #0]
 80197b0:	4632      	mov	r2, r6
 80197b2:	4641      	mov	r1, r8
 80197b4:	f7fe fc47 	bl	8018046 <memmove>
 80197b8:	68a3      	ldr	r3, [r4, #8]
 80197ba:	1b9b      	subs	r3, r3, r6
 80197bc:	60a3      	str	r3, [r4, #8]
 80197be:	6823      	ldr	r3, [r4, #0]
 80197c0:	4433      	add	r3, r6
 80197c2:	6023      	str	r3, [r4, #0]
 80197c4:	2000      	movs	r0, #0
 80197c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80197ca:	462a      	mov	r2, r5
 80197cc:	f000 fa0e 	bl	8019bec <_realloc_r>
 80197d0:	4606      	mov	r6, r0
 80197d2:	2800      	cmp	r0, #0
 80197d4:	d1e0      	bne.n	8019798 <__ssputs_r+0x5c>
 80197d6:	6921      	ldr	r1, [r4, #16]
 80197d8:	4650      	mov	r0, sl
 80197da:	f7ff fb35 	bl	8018e48 <_free_r>
 80197de:	230c      	movs	r3, #12
 80197e0:	f8ca 3000 	str.w	r3, [sl]
 80197e4:	89a3      	ldrh	r3, [r4, #12]
 80197e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80197ea:	81a3      	strh	r3, [r4, #12]
 80197ec:	f04f 30ff 	mov.w	r0, #4294967295
 80197f0:	e7e9      	b.n	80197c6 <__ssputs_r+0x8a>
	...

080197f4 <_svfiprintf_r>:
 80197f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197f8:	4698      	mov	r8, r3
 80197fa:	898b      	ldrh	r3, [r1, #12]
 80197fc:	061b      	lsls	r3, r3, #24
 80197fe:	b09d      	sub	sp, #116	@ 0x74
 8019800:	4607      	mov	r7, r0
 8019802:	460d      	mov	r5, r1
 8019804:	4614      	mov	r4, r2
 8019806:	d510      	bpl.n	801982a <_svfiprintf_r+0x36>
 8019808:	690b      	ldr	r3, [r1, #16]
 801980a:	b973      	cbnz	r3, 801982a <_svfiprintf_r+0x36>
 801980c:	2140      	movs	r1, #64	@ 0x40
 801980e:	f7ff fb8f 	bl	8018f30 <_malloc_r>
 8019812:	6028      	str	r0, [r5, #0]
 8019814:	6128      	str	r0, [r5, #16]
 8019816:	b930      	cbnz	r0, 8019826 <_svfiprintf_r+0x32>
 8019818:	230c      	movs	r3, #12
 801981a:	603b      	str	r3, [r7, #0]
 801981c:	f04f 30ff 	mov.w	r0, #4294967295
 8019820:	b01d      	add	sp, #116	@ 0x74
 8019822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019826:	2340      	movs	r3, #64	@ 0x40
 8019828:	616b      	str	r3, [r5, #20]
 801982a:	2300      	movs	r3, #0
 801982c:	9309      	str	r3, [sp, #36]	@ 0x24
 801982e:	2320      	movs	r3, #32
 8019830:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019834:	f8cd 800c 	str.w	r8, [sp, #12]
 8019838:	2330      	movs	r3, #48	@ 0x30
 801983a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80199d8 <_svfiprintf_r+0x1e4>
 801983e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019842:	f04f 0901 	mov.w	r9, #1
 8019846:	4623      	mov	r3, r4
 8019848:	469a      	mov	sl, r3
 801984a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801984e:	b10a      	cbz	r2, 8019854 <_svfiprintf_r+0x60>
 8019850:	2a25      	cmp	r2, #37	@ 0x25
 8019852:	d1f9      	bne.n	8019848 <_svfiprintf_r+0x54>
 8019854:	ebba 0b04 	subs.w	fp, sl, r4
 8019858:	d00b      	beq.n	8019872 <_svfiprintf_r+0x7e>
 801985a:	465b      	mov	r3, fp
 801985c:	4622      	mov	r2, r4
 801985e:	4629      	mov	r1, r5
 8019860:	4638      	mov	r0, r7
 8019862:	f7ff ff6b 	bl	801973c <__ssputs_r>
 8019866:	3001      	adds	r0, #1
 8019868:	f000 80a7 	beq.w	80199ba <_svfiprintf_r+0x1c6>
 801986c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801986e:	445a      	add	r2, fp
 8019870:	9209      	str	r2, [sp, #36]	@ 0x24
 8019872:	f89a 3000 	ldrb.w	r3, [sl]
 8019876:	2b00      	cmp	r3, #0
 8019878:	f000 809f 	beq.w	80199ba <_svfiprintf_r+0x1c6>
 801987c:	2300      	movs	r3, #0
 801987e:	f04f 32ff 	mov.w	r2, #4294967295
 8019882:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019886:	f10a 0a01 	add.w	sl, sl, #1
 801988a:	9304      	str	r3, [sp, #16]
 801988c:	9307      	str	r3, [sp, #28]
 801988e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019892:	931a      	str	r3, [sp, #104]	@ 0x68
 8019894:	4654      	mov	r4, sl
 8019896:	2205      	movs	r2, #5
 8019898:	f814 1b01 	ldrb.w	r1, [r4], #1
 801989c:	484e      	ldr	r0, [pc, #312]	@ (80199d8 <_svfiprintf_r+0x1e4>)
 801989e:	f7e6 fcbf 	bl	8000220 <memchr>
 80198a2:	9a04      	ldr	r2, [sp, #16]
 80198a4:	b9d8      	cbnz	r0, 80198de <_svfiprintf_r+0xea>
 80198a6:	06d0      	lsls	r0, r2, #27
 80198a8:	bf44      	itt	mi
 80198aa:	2320      	movmi	r3, #32
 80198ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80198b0:	0711      	lsls	r1, r2, #28
 80198b2:	bf44      	itt	mi
 80198b4:	232b      	movmi	r3, #43	@ 0x2b
 80198b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80198ba:	f89a 3000 	ldrb.w	r3, [sl]
 80198be:	2b2a      	cmp	r3, #42	@ 0x2a
 80198c0:	d015      	beq.n	80198ee <_svfiprintf_r+0xfa>
 80198c2:	9a07      	ldr	r2, [sp, #28]
 80198c4:	4654      	mov	r4, sl
 80198c6:	2000      	movs	r0, #0
 80198c8:	f04f 0c0a 	mov.w	ip, #10
 80198cc:	4621      	mov	r1, r4
 80198ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80198d2:	3b30      	subs	r3, #48	@ 0x30
 80198d4:	2b09      	cmp	r3, #9
 80198d6:	d94b      	bls.n	8019970 <_svfiprintf_r+0x17c>
 80198d8:	b1b0      	cbz	r0, 8019908 <_svfiprintf_r+0x114>
 80198da:	9207      	str	r2, [sp, #28]
 80198dc:	e014      	b.n	8019908 <_svfiprintf_r+0x114>
 80198de:	eba0 0308 	sub.w	r3, r0, r8
 80198e2:	fa09 f303 	lsl.w	r3, r9, r3
 80198e6:	4313      	orrs	r3, r2
 80198e8:	9304      	str	r3, [sp, #16]
 80198ea:	46a2      	mov	sl, r4
 80198ec:	e7d2      	b.n	8019894 <_svfiprintf_r+0xa0>
 80198ee:	9b03      	ldr	r3, [sp, #12]
 80198f0:	1d19      	adds	r1, r3, #4
 80198f2:	681b      	ldr	r3, [r3, #0]
 80198f4:	9103      	str	r1, [sp, #12]
 80198f6:	2b00      	cmp	r3, #0
 80198f8:	bfbb      	ittet	lt
 80198fa:	425b      	neglt	r3, r3
 80198fc:	f042 0202 	orrlt.w	r2, r2, #2
 8019900:	9307      	strge	r3, [sp, #28]
 8019902:	9307      	strlt	r3, [sp, #28]
 8019904:	bfb8      	it	lt
 8019906:	9204      	strlt	r2, [sp, #16]
 8019908:	7823      	ldrb	r3, [r4, #0]
 801990a:	2b2e      	cmp	r3, #46	@ 0x2e
 801990c:	d10a      	bne.n	8019924 <_svfiprintf_r+0x130>
 801990e:	7863      	ldrb	r3, [r4, #1]
 8019910:	2b2a      	cmp	r3, #42	@ 0x2a
 8019912:	d132      	bne.n	801997a <_svfiprintf_r+0x186>
 8019914:	9b03      	ldr	r3, [sp, #12]
 8019916:	1d1a      	adds	r2, r3, #4
 8019918:	681b      	ldr	r3, [r3, #0]
 801991a:	9203      	str	r2, [sp, #12]
 801991c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019920:	3402      	adds	r4, #2
 8019922:	9305      	str	r3, [sp, #20]
 8019924:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80199e8 <_svfiprintf_r+0x1f4>
 8019928:	7821      	ldrb	r1, [r4, #0]
 801992a:	2203      	movs	r2, #3
 801992c:	4650      	mov	r0, sl
 801992e:	f7e6 fc77 	bl	8000220 <memchr>
 8019932:	b138      	cbz	r0, 8019944 <_svfiprintf_r+0x150>
 8019934:	9b04      	ldr	r3, [sp, #16]
 8019936:	eba0 000a 	sub.w	r0, r0, sl
 801993a:	2240      	movs	r2, #64	@ 0x40
 801993c:	4082      	lsls	r2, r0
 801993e:	4313      	orrs	r3, r2
 8019940:	3401      	adds	r4, #1
 8019942:	9304      	str	r3, [sp, #16]
 8019944:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019948:	4824      	ldr	r0, [pc, #144]	@ (80199dc <_svfiprintf_r+0x1e8>)
 801994a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801994e:	2206      	movs	r2, #6
 8019950:	f7e6 fc66 	bl	8000220 <memchr>
 8019954:	2800      	cmp	r0, #0
 8019956:	d036      	beq.n	80199c6 <_svfiprintf_r+0x1d2>
 8019958:	4b21      	ldr	r3, [pc, #132]	@ (80199e0 <_svfiprintf_r+0x1ec>)
 801995a:	bb1b      	cbnz	r3, 80199a4 <_svfiprintf_r+0x1b0>
 801995c:	9b03      	ldr	r3, [sp, #12]
 801995e:	3307      	adds	r3, #7
 8019960:	f023 0307 	bic.w	r3, r3, #7
 8019964:	3308      	adds	r3, #8
 8019966:	9303      	str	r3, [sp, #12]
 8019968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801996a:	4433      	add	r3, r6
 801996c:	9309      	str	r3, [sp, #36]	@ 0x24
 801996e:	e76a      	b.n	8019846 <_svfiprintf_r+0x52>
 8019970:	fb0c 3202 	mla	r2, ip, r2, r3
 8019974:	460c      	mov	r4, r1
 8019976:	2001      	movs	r0, #1
 8019978:	e7a8      	b.n	80198cc <_svfiprintf_r+0xd8>
 801997a:	2300      	movs	r3, #0
 801997c:	3401      	adds	r4, #1
 801997e:	9305      	str	r3, [sp, #20]
 8019980:	4619      	mov	r1, r3
 8019982:	f04f 0c0a 	mov.w	ip, #10
 8019986:	4620      	mov	r0, r4
 8019988:	f810 2b01 	ldrb.w	r2, [r0], #1
 801998c:	3a30      	subs	r2, #48	@ 0x30
 801998e:	2a09      	cmp	r2, #9
 8019990:	d903      	bls.n	801999a <_svfiprintf_r+0x1a6>
 8019992:	2b00      	cmp	r3, #0
 8019994:	d0c6      	beq.n	8019924 <_svfiprintf_r+0x130>
 8019996:	9105      	str	r1, [sp, #20]
 8019998:	e7c4      	b.n	8019924 <_svfiprintf_r+0x130>
 801999a:	fb0c 2101 	mla	r1, ip, r1, r2
 801999e:	4604      	mov	r4, r0
 80199a0:	2301      	movs	r3, #1
 80199a2:	e7f0      	b.n	8019986 <_svfiprintf_r+0x192>
 80199a4:	ab03      	add	r3, sp, #12
 80199a6:	9300      	str	r3, [sp, #0]
 80199a8:	462a      	mov	r2, r5
 80199aa:	4b0e      	ldr	r3, [pc, #56]	@ (80199e4 <_svfiprintf_r+0x1f0>)
 80199ac:	a904      	add	r1, sp, #16
 80199ae:	4638      	mov	r0, r7
 80199b0:	f7fd fe36 	bl	8017620 <_printf_float>
 80199b4:	1c42      	adds	r2, r0, #1
 80199b6:	4606      	mov	r6, r0
 80199b8:	d1d6      	bne.n	8019968 <_svfiprintf_r+0x174>
 80199ba:	89ab      	ldrh	r3, [r5, #12]
 80199bc:	065b      	lsls	r3, r3, #25
 80199be:	f53f af2d 	bmi.w	801981c <_svfiprintf_r+0x28>
 80199c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80199c4:	e72c      	b.n	8019820 <_svfiprintf_r+0x2c>
 80199c6:	ab03      	add	r3, sp, #12
 80199c8:	9300      	str	r3, [sp, #0]
 80199ca:	462a      	mov	r2, r5
 80199cc:	4b05      	ldr	r3, [pc, #20]	@ (80199e4 <_svfiprintf_r+0x1f0>)
 80199ce:	a904      	add	r1, sp, #16
 80199d0:	4638      	mov	r0, r7
 80199d2:	f7fe f8bd 	bl	8017b50 <_printf_i>
 80199d6:	e7ed      	b.n	80199b4 <_svfiprintf_r+0x1c0>
 80199d8:	0801c722 	.word	0x0801c722
 80199dc:	0801c72c 	.word	0x0801c72c
 80199e0:	08017621 	.word	0x08017621
 80199e4:	0801973d 	.word	0x0801973d
 80199e8:	0801c728 	.word	0x0801c728

080199ec <__sflush_r>:
 80199ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80199f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80199f4:	0716      	lsls	r6, r2, #28
 80199f6:	4605      	mov	r5, r0
 80199f8:	460c      	mov	r4, r1
 80199fa:	d454      	bmi.n	8019aa6 <__sflush_r+0xba>
 80199fc:	684b      	ldr	r3, [r1, #4]
 80199fe:	2b00      	cmp	r3, #0
 8019a00:	dc02      	bgt.n	8019a08 <__sflush_r+0x1c>
 8019a02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019a04:	2b00      	cmp	r3, #0
 8019a06:	dd48      	ble.n	8019a9a <__sflush_r+0xae>
 8019a08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019a0a:	2e00      	cmp	r6, #0
 8019a0c:	d045      	beq.n	8019a9a <__sflush_r+0xae>
 8019a0e:	2300      	movs	r3, #0
 8019a10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019a14:	682f      	ldr	r7, [r5, #0]
 8019a16:	6a21      	ldr	r1, [r4, #32]
 8019a18:	602b      	str	r3, [r5, #0]
 8019a1a:	d030      	beq.n	8019a7e <__sflush_r+0x92>
 8019a1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019a1e:	89a3      	ldrh	r3, [r4, #12]
 8019a20:	0759      	lsls	r1, r3, #29
 8019a22:	d505      	bpl.n	8019a30 <__sflush_r+0x44>
 8019a24:	6863      	ldr	r3, [r4, #4]
 8019a26:	1ad2      	subs	r2, r2, r3
 8019a28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019a2a:	b10b      	cbz	r3, 8019a30 <__sflush_r+0x44>
 8019a2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019a2e:	1ad2      	subs	r2, r2, r3
 8019a30:	2300      	movs	r3, #0
 8019a32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019a34:	6a21      	ldr	r1, [r4, #32]
 8019a36:	4628      	mov	r0, r5
 8019a38:	47b0      	blx	r6
 8019a3a:	1c43      	adds	r3, r0, #1
 8019a3c:	89a3      	ldrh	r3, [r4, #12]
 8019a3e:	d106      	bne.n	8019a4e <__sflush_r+0x62>
 8019a40:	6829      	ldr	r1, [r5, #0]
 8019a42:	291d      	cmp	r1, #29
 8019a44:	d82b      	bhi.n	8019a9e <__sflush_r+0xb2>
 8019a46:	4a2a      	ldr	r2, [pc, #168]	@ (8019af0 <__sflush_r+0x104>)
 8019a48:	40ca      	lsrs	r2, r1
 8019a4a:	07d6      	lsls	r6, r2, #31
 8019a4c:	d527      	bpl.n	8019a9e <__sflush_r+0xb2>
 8019a4e:	2200      	movs	r2, #0
 8019a50:	6062      	str	r2, [r4, #4]
 8019a52:	04d9      	lsls	r1, r3, #19
 8019a54:	6922      	ldr	r2, [r4, #16]
 8019a56:	6022      	str	r2, [r4, #0]
 8019a58:	d504      	bpl.n	8019a64 <__sflush_r+0x78>
 8019a5a:	1c42      	adds	r2, r0, #1
 8019a5c:	d101      	bne.n	8019a62 <__sflush_r+0x76>
 8019a5e:	682b      	ldr	r3, [r5, #0]
 8019a60:	b903      	cbnz	r3, 8019a64 <__sflush_r+0x78>
 8019a62:	6560      	str	r0, [r4, #84]	@ 0x54
 8019a64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019a66:	602f      	str	r7, [r5, #0]
 8019a68:	b1b9      	cbz	r1, 8019a9a <__sflush_r+0xae>
 8019a6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019a6e:	4299      	cmp	r1, r3
 8019a70:	d002      	beq.n	8019a78 <__sflush_r+0x8c>
 8019a72:	4628      	mov	r0, r5
 8019a74:	f7ff f9e8 	bl	8018e48 <_free_r>
 8019a78:	2300      	movs	r3, #0
 8019a7a:	6363      	str	r3, [r4, #52]	@ 0x34
 8019a7c:	e00d      	b.n	8019a9a <__sflush_r+0xae>
 8019a7e:	2301      	movs	r3, #1
 8019a80:	4628      	mov	r0, r5
 8019a82:	47b0      	blx	r6
 8019a84:	4602      	mov	r2, r0
 8019a86:	1c50      	adds	r0, r2, #1
 8019a88:	d1c9      	bne.n	8019a1e <__sflush_r+0x32>
 8019a8a:	682b      	ldr	r3, [r5, #0]
 8019a8c:	2b00      	cmp	r3, #0
 8019a8e:	d0c6      	beq.n	8019a1e <__sflush_r+0x32>
 8019a90:	2b1d      	cmp	r3, #29
 8019a92:	d001      	beq.n	8019a98 <__sflush_r+0xac>
 8019a94:	2b16      	cmp	r3, #22
 8019a96:	d11e      	bne.n	8019ad6 <__sflush_r+0xea>
 8019a98:	602f      	str	r7, [r5, #0]
 8019a9a:	2000      	movs	r0, #0
 8019a9c:	e022      	b.n	8019ae4 <__sflush_r+0xf8>
 8019a9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019aa2:	b21b      	sxth	r3, r3
 8019aa4:	e01b      	b.n	8019ade <__sflush_r+0xf2>
 8019aa6:	690f      	ldr	r7, [r1, #16]
 8019aa8:	2f00      	cmp	r7, #0
 8019aaa:	d0f6      	beq.n	8019a9a <__sflush_r+0xae>
 8019aac:	0793      	lsls	r3, r2, #30
 8019aae:	680e      	ldr	r6, [r1, #0]
 8019ab0:	bf08      	it	eq
 8019ab2:	694b      	ldreq	r3, [r1, #20]
 8019ab4:	600f      	str	r7, [r1, #0]
 8019ab6:	bf18      	it	ne
 8019ab8:	2300      	movne	r3, #0
 8019aba:	eba6 0807 	sub.w	r8, r6, r7
 8019abe:	608b      	str	r3, [r1, #8]
 8019ac0:	f1b8 0f00 	cmp.w	r8, #0
 8019ac4:	dde9      	ble.n	8019a9a <__sflush_r+0xae>
 8019ac6:	6a21      	ldr	r1, [r4, #32]
 8019ac8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019aca:	4643      	mov	r3, r8
 8019acc:	463a      	mov	r2, r7
 8019ace:	4628      	mov	r0, r5
 8019ad0:	47b0      	blx	r6
 8019ad2:	2800      	cmp	r0, #0
 8019ad4:	dc08      	bgt.n	8019ae8 <__sflush_r+0xfc>
 8019ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019ada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019ade:	81a3      	strh	r3, [r4, #12]
 8019ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8019ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019ae8:	4407      	add	r7, r0
 8019aea:	eba8 0800 	sub.w	r8, r8, r0
 8019aee:	e7e7      	b.n	8019ac0 <__sflush_r+0xd4>
 8019af0:	20400001 	.word	0x20400001

08019af4 <_fflush_r>:
 8019af4:	b538      	push	{r3, r4, r5, lr}
 8019af6:	690b      	ldr	r3, [r1, #16]
 8019af8:	4605      	mov	r5, r0
 8019afa:	460c      	mov	r4, r1
 8019afc:	b913      	cbnz	r3, 8019b04 <_fflush_r+0x10>
 8019afe:	2500      	movs	r5, #0
 8019b00:	4628      	mov	r0, r5
 8019b02:	bd38      	pop	{r3, r4, r5, pc}
 8019b04:	b118      	cbz	r0, 8019b0e <_fflush_r+0x1a>
 8019b06:	6a03      	ldr	r3, [r0, #32]
 8019b08:	b90b      	cbnz	r3, 8019b0e <_fflush_r+0x1a>
 8019b0a:	f7fe f9cb 	bl	8017ea4 <__sinit>
 8019b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019b12:	2b00      	cmp	r3, #0
 8019b14:	d0f3      	beq.n	8019afe <_fflush_r+0xa>
 8019b16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019b18:	07d0      	lsls	r0, r2, #31
 8019b1a:	d404      	bmi.n	8019b26 <_fflush_r+0x32>
 8019b1c:	0599      	lsls	r1, r3, #22
 8019b1e:	d402      	bmi.n	8019b26 <_fflush_r+0x32>
 8019b20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019b22:	f7fe fb28 	bl	8018176 <__retarget_lock_acquire_recursive>
 8019b26:	4628      	mov	r0, r5
 8019b28:	4621      	mov	r1, r4
 8019b2a:	f7ff ff5f 	bl	80199ec <__sflush_r>
 8019b2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019b30:	07da      	lsls	r2, r3, #31
 8019b32:	4605      	mov	r5, r0
 8019b34:	d4e4      	bmi.n	8019b00 <_fflush_r+0xc>
 8019b36:	89a3      	ldrh	r3, [r4, #12]
 8019b38:	059b      	lsls	r3, r3, #22
 8019b3a:	d4e1      	bmi.n	8019b00 <_fflush_r+0xc>
 8019b3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019b3e:	f7fe fb1b 	bl	8018178 <__retarget_lock_release_recursive>
 8019b42:	e7dd      	b.n	8019b00 <_fflush_r+0xc>

08019b44 <_sbrk_r>:
 8019b44:	b538      	push	{r3, r4, r5, lr}
 8019b46:	4d06      	ldr	r5, [pc, #24]	@ (8019b60 <_sbrk_r+0x1c>)
 8019b48:	2300      	movs	r3, #0
 8019b4a:	4604      	mov	r4, r0
 8019b4c:	4608      	mov	r0, r1
 8019b4e:	602b      	str	r3, [r5, #0]
 8019b50:	f7ea ff22 	bl	8004998 <_sbrk>
 8019b54:	1c43      	adds	r3, r0, #1
 8019b56:	d102      	bne.n	8019b5e <_sbrk_r+0x1a>
 8019b58:	682b      	ldr	r3, [r5, #0]
 8019b5a:	b103      	cbz	r3, 8019b5e <_sbrk_r+0x1a>
 8019b5c:	6023      	str	r3, [r4, #0]
 8019b5e:	bd38      	pop	{r3, r4, r5, pc}
 8019b60:	20003e48 	.word	0x20003e48

08019b64 <__assert_func>:
 8019b64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019b66:	4614      	mov	r4, r2
 8019b68:	461a      	mov	r2, r3
 8019b6a:	4b09      	ldr	r3, [pc, #36]	@ (8019b90 <__assert_func+0x2c>)
 8019b6c:	681b      	ldr	r3, [r3, #0]
 8019b6e:	4605      	mov	r5, r0
 8019b70:	68d8      	ldr	r0, [r3, #12]
 8019b72:	b14c      	cbz	r4, 8019b88 <__assert_func+0x24>
 8019b74:	4b07      	ldr	r3, [pc, #28]	@ (8019b94 <__assert_func+0x30>)
 8019b76:	9100      	str	r1, [sp, #0]
 8019b78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019b7c:	4906      	ldr	r1, [pc, #24]	@ (8019b98 <__assert_func+0x34>)
 8019b7e:	462b      	mov	r3, r5
 8019b80:	f000 f870 	bl	8019c64 <fiprintf>
 8019b84:	f000 f880 	bl	8019c88 <abort>
 8019b88:	4b04      	ldr	r3, [pc, #16]	@ (8019b9c <__assert_func+0x38>)
 8019b8a:	461c      	mov	r4, r3
 8019b8c:	e7f3      	b.n	8019b76 <__assert_func+0x12>
 8019b8e:	bf00      	nop
 8019b90:	200001ac 	.word	0x200001ac
 8019b94:	0801c73d 	.word	0x0801c73d
 8019b98:	0801c74a 	.word	0x0801c74a
 8019b9c:	0801c778 	.word	0x0801c778

08019ba0 <_calloc_r>:
 8019ba0:	b570      	push	{r4, r5, r6, lr}
 8019ba2:	fba1 5402 	umull	r5, r4, r1, r2
 8019ba6:	b934      	cbnz	r4, 8019bb6 <_calloc_r+0x16>
 8019ba8:	4629      	mov	r1, r5
 8019baa:	f7ff f9c1 	bl	8018f30 <_malloc_r>
 8019bae:	4606      	mov	r6, r0
 8019bb0:	b928      	cbnz	r0, 8019bbe <_calloc_r+0x1e>
 8019bb2:	4630      	mov	r0, r6
 8019bb4:	bd70      	pop	{r4, r5, r6, pc}
 8019bb6:	220c      	movs	r2, #12
 8019bb8:	6002      	str	r2, [r0, #0]
 8019bba:	2600      	movs	r6, #0
 8019bbc:	e7f9      	b.n	8019bb2 <_calloc_r+0x12>
 8019bbe:	462a      	mov	r2, r5
 8019bc0:	4621      	mov	r1, r4
 8019bc2:	f7fe fa5a 	bl	801807a <memset>
 8019bc6:	e7f4      	b.n	8019bb2 <_calloc_r+0x12>

08019bc8 <__ascii_mbtowc>:
 8019bc8:	b082      	sub	sp, #8
 8019bca:	b901      	cbnz	r1, 8019bce <__ascii_mbtowc+0x6>
 8019bcc:	a901      	add	r1, sp, #4
 8019bce:	b142      	cbz	r2, 8019be2 <__ascii_mbtowc+0x1a>
 8019bd0:	b14b      	cbz	r3, 8019be6 <__ascii_mbtowc+0x1e>
 8019bd2:	7813      	ldrb	r3, [r2, #0]
 8019bd4:	600b      	str	r3, [r1, #0]
 8019bd6:	7812      	ldrb	r2, [r2, #0]
 8019bd8:	1e10      	subs	r0, r2, #0
 8019bda:	bf18      	it	ne
 8019bdc:	2001      	movne	r0, #1
 8019bde:	b002      	add	sp, #8
 8019be0:	4770      	bx	lr
 8019be2:	4610      	mov	r0, r2
 8019be4:	e7fb      	b.n	8019bde <__ascii_mbtowc+0x16>
 8019be6:	f06f 0001 	mvn.w	r0, #1
 8019bea:	e7f8      	b.n	8019bde <__ascii_mbtowc+0x16>

08019bec <_realloc_r>:
 8019bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019bf0:	4607      	mov	r7, r0
 8019bf2:	4614      	mov	r4, r2
 8019bf4:	460d      	mov	r5, r1
 8019bf6:	b921      	cbnz	r1, 8019c02 <_realloc_r+0x16>
 8019bf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019bfc:	4611      	mov	r1, r2
 8019bfe:	f7ff b997 	b.w	8018f30 <_malloc_r>
 8019c02:	b92a      	cbnz	r2, 8019c10 <_realloc_r+0x24>
 8019c04:	f7ff f920 	bl	8018e48 <_free_r>
 8019c08:	4625      	mov	r5, r4
 8019c0a:	4628      	mov	r0, r5
 8019c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019c10:	f000 f841 	bl	8019c96 <_malloc_usable_size_r>
 8019c14:	4284      	cmp	r4, r0
 8019c16:	4606      	mov	r6, r0
 8019c18:	d802      	bhi.n	8019c20 <_realloc_r+0x34>
 8019c1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019c1e:	d8f4      	bhi.n	8019c0a <_realloc_r+0x1e>
 8019c20:	4621      	mov	r1, r4
 8019c22:	4638      	mov	r0, r7
 8019c24:	f7ff f984 	bl	8018f30 <_malloc_r>
 8019c28:	4680      	mov	r8, r0
 8019c2a:	b908      	cbnz	r0, 8019c30 <_realloc_r+0x44>
 8019c2c:	4645      	mov	r5, r8
 8019c2e:	e7ec      	b.n	8019c0a <_realloc_r+0x1e>
 8019c30:	42b4      	cmp	r4, r6
 8019c32:	4622      	mov	r2, r4
 8019c34:	4629      	mov	r1, r5
 8019c36:	bf28      	it	cs
 8019c38:	4632      	movcs	r2, r6
 8019c3a:	f7fe fa9e 	bl	801817a <memcpy>
 8019c3e:	4629      	mov	r1, r5
 8019c40:	4638      	mov	r0, r7
 8019c42:	f7ff f901 	bl	8018e48 <_free_r>
 8019c46:	e7f1      	b.n	8019c2c <_realloc_r+0x40>

08019c48 <__ascii_wctomb>:
 8019c48:	4603      	mov	r3, r0
 8019c4a:	4608      	mov	r0, r1
 8019c4c:	b141      	cbz	r1, 8019c60 <__ascii_wctomb+0x18>
 8019c4e:	2aff      	cmp	r2, #255	@ 0xff
 8019c50:	d904      	bls.n	8019c5c <__ascii_wctomb+0x14>
 8019c52:	228a      	movs	r2, #138	@ 0x8a
 8019c54:	601a      	str	r2, [r3, #0]
 8019c56:	f04f 30ff 	mov.w	r0, #4294967295
 8019c5a:	4770      	bx	lr
 8019c5c:	700a      	strb	r2, [r1, #0]
 8019c5e:	2001      	movs	r0, #1
 8019c60:	4770      	bx	lr
	...

08019c64 <fiprintf>:
 8019c64:	b40e      	push	{r1, r2, r3}
 8019c66:	b503      	push	{r0, r1, lr}
 8019c68:	4601      	mov	r1, r0
 8019c6a:	ab03      	add	r3, sp, #12
 8019c6c:	4805      	ldr	r0, [pc, #20]	@ (8019c84 <fiprintf+0x20>)
 8019c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019c72:	6800      	ldr	r0, [r0, #0]
 8019c74:	9301      	str	r3, [sp, #4]
 8019c76:	f000 f83f 	bl	8019cf8 <_vfiprintf_r>
 8019c7a:	b002      	add	sp, #8
 8019c7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8019c80:	b003      	add	sp, #12
 8019c82:	4770      	bx	lr
 8019c84:	200001ac 	.word	0x200001ac

08019c88 <abort>:
 8019c88:	b508      	push	{r3, lr}
 8019c8a:	2006      	movs	r0, #6
 8019c8c:	f000 fa08 	bl	801a0a0 <raise>
 8019c90:	2001      	movs	r0, #1
 8019c92:	f7ea fe09 	bl	80048a8 <_exit>

08019c96 <_malloc_usable_size_r>:
 8019c96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019c9a:	1f18      	subs	r0, r3, #4
 8019c9c:	2b00      	cmp	r3, #0
 8019c9e:	bfbc      	itt	lt
 8019ca0:	580b      	ldrlt	r3, [r1, r0]
 8019ca2:	18c0      	addlt	r0, r0, r3
 8019ca4:	4770      	bx	lr

08019ca6 <__sfputc_r>:
 8019ca6:	6893      	ldr	r3, [r2, #8]
 8019ca8:	3b01      	subs	r3, #1
 8019caa:	2b00      	cmp	r3, #0
 8019cac:	b410      	push	{r4}
 8019cae:	6093      	str	r3, [r2, #8]
 8019cb0:	da08      	bge.n	8019cc4 <__sfputc_r+0x1e>
 8019cb2:	6994      	ldr	r4, [r2, #24]
 8019cb4:	42a3      	cmp	r3, r4
 8019cb6:	db01      	blt.n	8019cbc <__sfputc_r+0x16>
 8019cb8:	290a      	cmp	r1, #10
 8019cba:	d103      	bne.n	8019cc4 <__sfputc_r+0x1e>
 8019cbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019cc0:	f000 b932 	b.w	8019f28 <__swbuf_r>
 8019cc4:	6813      	ldr	r3, [r2, #0]
 8019cc6:	1c58      	adds	r0, r3, #1
 8019cc8:	6010      	str	r0, [r2, #0]
 8019cca:	7019      	strb	r1, [r3, #0]
 8019ccc:	4608      	mov	r0, r1
 8019cce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019cd2:	4770      	bx	lr

08019cd4 <__sfputs_r>:
 8019cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019cd6:	4606      	mov	r6, r0
 8019cd8:	460f      	mov	r7, r1
 8019cda:	4614      	mov	r4, r2
 8019cdc:	18d5      	adds	r5, r2, r3
 8019cde:	42ac      	cmp	r4, r5
 8019ce0:	d101      	bne.n	8019ce6 <__sfputs_r+0x12>
 8019ce2:	2000      	movs	r0, #0
 8019ce4:	e007      	b.n	8019cf6 <__sfputs_r+0x22>
 8019ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019cea:	463a      	mov	r2, r7
 8019cec:	4630      	mov	r0, r6
 8019cee:	f7ff ffda 	bl	8019ca6 <__sfputc_r>
 8019cf2:	1c43      	adds	r3, r0, #1
 8019cf4:	d1f3      	bne.n	8019cde <__sfputs_r+0xa>
 8019cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019cf8 <_vfiprintf_r>:
 8019cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019cfc:	460d      	mov	r5, r1
 8019cfe:	b09d      	sub	sp, #116	@ 0x74
 8019d00:	4614      	mov	r4, r2
 8019d02:	4698      	mov	r8, r3
 8019d04:	4606      	mov	r6, r0
 8019d06:	b118      	cbz	r0, 8019d10 <_vfiprintf_r+0x18>
 8019d08:	6a03      	ldr	r3, [r0, #32]
 8019d0a:	b90b      	cbnz	r3, 8019d10 <_vfiprintf_r+0x18>
 8019d0c:	f7fe f8ca 	bl	8017ea4 <__sinit>
 8019d10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019d12:	07d9      	lsls	r1, r3, #31
 8019d14:	d405      	bmi.n	8019d22 <_vfiprintf_r+0x2a>
 8019d16:	89ab      	ldrh	r3, [r5, #12]
 8019d18:	059a      	lsls	r2, r3, #22
 8019d1a:	d402      	bmi.n	8019d22 <_vfiprintf_r+0x2a>
 8019d1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019d1e:	f7fe fa2a 	bl	8018176 <__retarget_lock_acquire_recursive>
 8019d22:	89ab      	ldrh	r3, [r5, #12]
 8019d24:	071b      	lsls	r3, r3, #28
 8019d26:	d501      	bpl.n	8019d2c <_vfiprintf_r+0x34>
 8019d28:	692b      	ldr	r3, [r5, #16]
 8019d2a:	b99b      	cbnz	r3, 8019d54 <_vfiprintf_r+0x5c>
 8019d2c:	4629      	mov	r1, r5
 8019d2e:	4630      	mov	r0, r6
 8019d30:	f000 f938 	bl	8019fa4 <__swsetup_r>
 8019d34:	b170      	cbz	r0, 8019d54 <_vfiprintf_r+0x5c>
 8019d36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019d38:	07dc      	lsls	r4, r3, #31
 8019d3a:	d504      	bpl.n	8019d46 <_vfiprintf_r+0x4e>
 8019d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8019d40:	b01d      	add	sp, #116	@ 0x74
 8019d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d46:	89ab      	ldrh	r3, [r5, #12]
 8019d48:	0598      	lsls	r0, r3, #22
 8019d4a:	d4f7      	bmi.n	8019d3c <_vfiprintf_r+0x44>
 8019d4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019d4e:	f7fe fa13 	bl	8018178 <__retarget_lock_release_recursive>
 8019d52:	e7f3      	b.n	8019d3c <_vfiprintf_r+0x44>
 8019d54:	2300      	movs	r3, #0
 8019d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8019d58:	2320      	movs	r3, #32
 8019d5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019d5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8019d62:	2330      	movs	r3, #48	@ 0x30
 8019d64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019f14 <_vfiprintf_r+0x21c>
 8019d68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019d6c:	f04f 0901 	mov.w	r9, #1
 8019d70:	4623      	mov	r3, r4
 8019d72:	469a      	mov	sl, r3
 8019d74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019d78:	b10a      	cbz	r2, 8019d7e <_vfiprintf_r+0x86>
 8019d7a:	2a25      	cmp	r2, #37	@ 0x25
 8019d7c:	d1f9      	bne.n	8019d72 <_vfiprintf_r+0x7a>
 8019d7e:	ebba 0b04 	subs.w	fp, sl, r4
 8019d82:	d00b      	beq.n	8019d9c <_vfiprintf_r+0xa4>
 8019d84:	465b      	mov	r3, fp
 8019d86:	4622      	mov	r2, r4
 8019d88:	4629      	mov	r1, r5
 8019d8a:	4630      	mov	r0, r6
 8019d8c:	f7ff ffa2 	bl	8019cd4 <__sfputs_r>
 8019d90:	3001      	adds	r0, #1
 8019d92:	f000 80a7 	beq.w	8019ee4 <_vfiprintf_r+0x1ec>
 8019d96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019d98:	445a      	add	r2, fp
 8019d9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8019d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8019da0:	2b00      	cmp	r3, #0
 8019da2:	f000 809f 	beq.w	8019ee4 <_vfiprintf_r+0x1ec>
 8019da6:	2300      	movs	r3, #0
 8019da8:	f04f 32ff 	mov.w	r2, #4294967295
 8019dac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019db0:	f10a 0a01 	add.w	sl, sl, #1
 8019db4:	9304      	str	r3, [sp, #16]
 8019db6:	9307      	str	r3, [sp, #28]
 8019db8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019dbc:	931a      	str	r3, [sp, #104]	@ 0x68
 8019dbe:	4654      	mov	r4, sl
 8019dc0:	2205      	movs	r2, #5
 8019dc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019dc6:	4853      	ldr	r0, [pc, #332]	@ (8019f14 <_vfiprintf_r+0x21c>)
 8019dc8:	f7e6 fa2a 	bl	8000220 <memchr>
 8019dcc:	9a04      	ldr	r2, [sp, #16]
 8019dce:	b9d8      	cbnz	r0, 8019e08 <_vfiprintf_r+0x110>
 8019dd0:	06d1      	lsls	r1, r2, #27
 8019dd2:	bf44      	itt	mi
 8019dd4:	2320      	movmi	r3, #32
 8019dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019dda:	0713      	lsls	r3, r2, #28
 8019ddc:	bf44      	itt	mi
 8019dde:	232b      	movmi	r3, #43	@ 0x2b
 8019de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019de4:	f89a 3000 	ldrb.w	r3, [sl]
 8019de8:	2b2a      	cmp	r3, #42	@ 0x2a
 8019dea:	d015      	beq.n	8019e18 <_vfiprintf_r+0x120>
 8019dec:	9a07      	ldr	r2, [sp, #28]
 8019dee:	4654      	mov	r4, sl
 8019df0:	2000      	movs	r0, #0
 8019df2:	f04f 0c0a 	mov.w	ip, #10
 8019df6:	4621      	mov	r1, r4
 8019df8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019dfc:	3b30      	subs	r3, #48	@ 0x30
 8019dfe:	2b09      	cmp	r3, #9
 8019e00:	d94b      	bls.n	8019e9a <_vfiprintf_r+0x1a2>
 8019e02:	b1b0      	cbz	r0, 8019e32 <_vfiprintf_r+0x13a>
 8019e04:	9207      	str	r2, [sp, #28]
 8019e06:	e014      	b.n	8019e32 <_vfiprintf_r+0x13a>
 8019e08:	eba0 0308 	sub.w	r3, r0, r8
 8019e0c:	fa09 f303 	lsl.w	r3, r9, r3
 8019e10:	4313      	orrs	r3, r2
 8019e12:	9304      	str	r3, [sp, #16]
 8019e14:	46a2      	mov	sl, r4
 8019e16:	e7d2      	b.n	8019dbe <_vfiprintf_r+0xc6>
 8019e18:	9b03      	ldr	r3, [sp, #12]
 8019e1a:	1d19      	adds	r1, r3, #4
 8019e1c:	681b      	ldr	r3, [r3, #0]
 8019e1e:	9103      	str	r1, [sp, #12]
 8019e20:	2b00      	cmp	r3, #0
 8019e22:	bfbb      	ittet	lt
 8019e24:	425b      	neglt	r3, r3
 8019e26:	f042 0202 	orrlt.w	r2, r2, #2
 8019e2a:	9307      	strge	r3, [sp, #28]
 8019e2c:	9307      	strlt	r3, [sp, #28]
 8019e2e:	bfb8      	it	lt
 8019e30:	9204      	strlt	r2, [sp, #16]
 8019e32:	7823      	ldrb	r3, [r4, #0]
 8019e34:	2b2e      	cmp	r3, #46	@ 0x2e
 8019e36:	d10a      	bne.n	8019e4e <_vfiprintf_r+0x156>
 8019e38:	7863      	ldrb	r3, [r4, #1]
 8019e3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8019e3c:	d132      	bne.n	8019ea4 <_vfiprintf_r+0x1ac>
 8019e3e:	9b03      	ldr	r3, [sp, #12]
 8019e40:	1d1a      	adds	r2, r3, #4
 8019e42:	681b      	ldr	r3, [r3, #0]
 8019e44:	9203      	str	r2, [sp, #12]
 8019e46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019e4a:	3402      	adds	r4, #2
 8019e4c:	9305      	str	r3, [sp, #20]
 8019e4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019f24 <_vfiprintf_r+0x22c>
 8019e52:	7821      	ldrb	r1, [r4, #0]
 8019e54:	2203      	movs	r2, #3
 8019e56:	4650      	mov	r0, sl
 8019e58:	f7e6 f9e2 	bl	8000220 <memchr>
 8019e5c:	b138      	cbz	r0, 8019e6e <_vfiprintf_r+0x176>
 8019e5e:	9b04      	ldr	r3, [sp, #16]
 8019e60:	eba0 000a 	sub.w	r0, r0, sl
 8019e64:	2240      	movs	r2, #64	@ 0x40
 8019e66:	4082      	lsls	r2, r0
 8019e68:	4313      	orrs	r3, r2
 8019e6a:	3401      	adds	r4, #1
 8019e6c:	9304      	str	r3, [sp, #16]
 8019e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019e72:	4829      	ldr	r0, [pc, #164]	@ (8019f18 <_vfiprintf_r+0x220>)
 8019e74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019e78:	2206      	movs	r2, #6
 8019e7a:	f7e6 f9d1 	bl	8000220 <memchr>
 8019e7e:	2800      	cmp	r0, #0
 8019e80:	d03f      	beq.n	8019f02 <_vfiprintf_r+0x20a>
 8019e82:	4b26      	ldr	r3, [pc, #152]	@ (8019f1c <_vfiprintf_r+0x224>)
 8019e84:	bb1b      	cbnz	r3, 8019ece <_vfiprintf_r+0x1d6>
 8019e86:	9b03      	ldr	r3, [sp, #12]
 8019e88:	3307      	adds	r3, #7
 8019e8a:	f023 0307 	bic.w	r3, r3, #7
 8019e8e:	3308      	adds	r3, #8
 8019e90:	9303      	str	r3, [sp, #12]
 8019e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019e94:	443b      	add	r3, r7
 8019e96:	9309      	str	r3, [sp, #36]	@ 0x24
 8019e98:	e76a      	b.n	8019d70 <_vfiprintf_r+0x78>
 8019e9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8019e9e:	460c      	mov	r4, r1
 8019ea0:	2001      	movs	r0, #1
 8019ea2:	e7a8      	b.n	8019df6 <_vfiprintf_r+0xfe>
 8019ea4:	2300      	movs	r3, #0
 8019ea6:	3401      	adds	r4, #1
 8019ea8:	9305      	str	r3, [sp, #20]
 8019eaa:	4619      	mov	r1, r3
 8019eac:	f04f 0c0a 	mov.w	ip, #10
 8019eb0:	4620      	mov	r0, r4
 8019eb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019eb6:	3a30      	subs	r2, #48	@ 0x30
 8019eb8:	2a09      	cmp	r2, #9
 8019eba:	d903      	bls.n	8019ec4 <_vfiprintf_r+0x1cc>
 8019ebc:	2b00      	cmp	r3, #0
 8019ebe:	d0c6      	beq.n	8019e4e <_vfiprintf_r+0x156>
 8019ec0:	9105      	str	r1, [sp, #20]
 8019ec2:	e7c4      	b.n	8019e4e <_vfiprintf_r+0x156>
 8019ec4:	fb0c 2101 	mla	r1, ip, r1, r2
 8019ec8:	4604      	mov	r4, r0
 8019eca:	2301      	movs	r3, #1
 8019ecc:	e7f0      	b.n	8019eb0 <_vfiprintf_r+0x1b8>
 8019ece:	ab03      	add	r3, sp, #12
 8019ed0:	9300      	str	r3, [sp, #0]
 8019ed2:	462a      	mov	r2, r5
 8019ed4:	4b12      	ldr	r3, [pc, #72]	@ (8019f20 <_vfiprintf_r+0x228>)
 8019ed6:	a904      	add	r1, sp, #16
 8019ed8:	4630      	mov	r0, r6
 8019eda:	f7fd fba1 	bl	8017620 <_printf_float>
 8019ede:	4607      	mov	r7, r0
 8019ee0:	1c78      	adds	r0, r7, #1
 8019ee2:	d1d6      	bne.n	8019e92 <_vfiprintf_r+0x19a>
 8019ee4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019ee6:	07d9      	lsls	r1, r3, #31
 8019ee8:	d405      	bmi.n	8019ef6 <_vfiprintf_r+0x1fe>
 8019eea:	89ab      	ldrh	r3, [r5, #12]
 8019eec:	059a      	lsls	r2, r3, #22
 8019eee:	d402      	bmi.n	8019ef6 <_vfiprintf_r+0x1fe>
 8019ef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019ef2:	f7fe f941 	bl	8018178 <__retarget_lock_release_recursive>
 8019ef6:	89ab      	ldrh	r3, [r5, #12]
 8019ef8:	065b      	lsls	r3, r3, #25
 8019efa:	f53f af1f 	bmi.w	8019d3c <_vfiprintf_r+0x44>
 8019efe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019f00:	e71e      	b.n	8019d40 <_vfiprintf_r+0x48>
 8019f02:	ab03      	add	r3, sp, #12
 8019f04:	9300      	str	r3, [sp, #0]
 8019f06:	462a      	mov	r2, r5
 8019f08:	4b05      	ldr	r3, [pc, #20]	@ (8019f20 <_vfiprintf_r+0x228>)
 8019f0a:	a904      	add	r1, sp, #16
 8019f0c:	4630      	mov	r0, r6
 8019f0e:	f7fd fe1f 	bl	8017b50 <_printf_i>
 8019f12:	e7e4      	b.n	8019ede <_vfiprintf_r+0x1e6>
 8019f14:	0801c722 	.word	0x0801c722
 8019f18:	0801c72c 	.word	0x0801c72c
 8019f1c:	08017621 	.word	0x08017621
 8019f20:	08019cd5 	.word	0x08019cd5
 8019f24:	0801c728 	.word	0x0801c728

08019f28 <__swbuf_r>:
 8019f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019f2a:	460e      	mov	r6, r1
 8019f2c:	4614      	mov	r4, r2
 8019f2e:	4605      	mov	r5, r0
 8019f30:	b118      	cbz	r0, 8019f3a <__swbuf_r+0x12>
 8019f32:	6a03      	ldr	r3, [r0, #32]
 8019f34:	b90b      	cbnz	r3, 8019f3a <__swbuf_r+0x12>
 8019f36:	f7fd ffb5 	bl	8017ea4 <__sinit>
 8019f3a:	69a3      	ldr	r3, [r4, #24]
 8019f3c:	60a3      	str	r3, [r4, #8]
 8019f3e:	89a3      	ldrh	r3, [r4, #12]
 8019f40:	071a      	lsls	r2, r3, #28
 8019f42:	d501      	bpl.n	8019f48 <__swbuf_r+0x20>
 8019f44:	6923      	ldr	r3, [r4, #16]
 8019f46:	b943      	cbnz	r3, 8019f5a <__swbuf_r+0x32>
 8019f48:	4621      	mov	r1, r4
 8019f4a:	4628      	mov	r0, r5
 8019f4c:	f000 f82a 	bl	8019fa4 <__swsetup_r>
 8019f50:	b118      	cbz	r0, 8019f5a <__swbuf_r+0x32>
 8019f52:	f04f 37ff 	mov.w	r7, #4294967295
 8019f56:	4638      	mov	r0, r7
 8019f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019f5a:	6823      	ldr	r3, [r4, #0]
 8019f5c:	6922      	ldr	r2, [r4, #16]
 8019f5e:	1a98      	subs	r0, r3, r2
 8019f60:	6963      	ldr	r3, [r4, #20]
 8019f62:	b2f6      	uxtb	r6, r6
 8019f64:	4283      	cmp	r3, r0
 8019f66:	4637      	mov	r7, r6
 8019f68:	dc05      	bgt.n	8019f76 <__swbuf_r+0x4e>
 8019f6a:	4621      	mov	r1, r4
 8019f6c:	4628      	mov	r0, r5
 8019f6e:	f7ff fdc1 	bl	8019af4 <_fflush_r>
 8019f72:	2800      	cmp	r0, #0
 8019f74:	d1ed      	bne.n	8019f52 <__swbuf_r+0x2a>
 8019f76:	68a3      	ldr	r3, [r4, #8]
 8019f78:	3b01      	subs	r3, #1
 8019f7a:	60a3      	str	r3, [r4, #8]
 8019f7c:	6823      	ldr	r3, [r4, #0]
 8019f7e:	1c5a      	adds	r2, r3, #1
 8019f80:	6022      	str	r2, [r4, #0]
 8019f82:	701e      	strb	r6, [r3, #0]
 8019f84:	6962      	ldr	r2, [r4, #20]
 8019f86:	1c43      	adds	r3, r0, #1
 8019f88:	429a      	cmp	r2, r3
 8019f8a:	d004      	beq.n	8019f96 <__swbuf_r+0x6e>
 8019f8c:	89a3      	ldrh	r3, [r4, #12]
 8019f8e:	07db      	lsls	r3, r3, #31
 8019f90:	d5e1      	bpl.n	8019f56 <__swbuf_r+0x2e>
 8019f92:	2e0a      	cmp	r6, #10
 8019f94:	d1df      	bne.n	8019f56 <__swbuf_r+0x2e>
 8019f96:	4621      	mov	r1, r4
 8019f98:	4628      	mov	r0, r5
 8019f9a:	f7ff fdab 	bl	8019af4 <_fflush_r>
 8019f9e:	2800      	cmp	r0, #0
 8019fa0:	d0d9      	beq.n	8019f56 <__swbuf_r+0x2e>
 8019fa2:	e7d6      	b.n	8019f52 <__swbuf_r+0x2a>

08019fa4 <__swsetup_r>:
 8019fa4:	b538      	push	{r3, r4, r5, lr}
 8019fa6:	4b29      	ldr	r3, [pc, #164]	@ (801a04c <__swsetup_r+0xa8>)
 8019fa8:	4605      	mov	r5, r0
 8019faa:	6818      	ldr	r0, [r3, #0]
 8019fac:	460c      	mov	r4, r1
 8019fae:	b118      	cbz	r0, 8019fb8 <__swsetup_r+0x14>
 8019fb0:	6a03      	ldr	r3, [r0, #32]
 8019fb2:	b90b      	cbnz	r3, 8019fb8 <__swsetup_r+0x14>
 8019fb4:	f7fd ff76 	bl	8017ea4 <__sinit>
 8019fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019fbc:	0719      	lsls	r1, r3, #28
 8019fbe:	d422      	bmi.n	801a006 <__swsetup_r+0x62>
 8019fc0:	06da      	lsls	r2, r3, #27
 8019fc2:	d407      	bmi.n	8019fd4 <__swsetup_r+0x30>
 8019fc4:	2209      	movs	r2, #9
 8019fc6:	602a      	str	r2, [r5, #0]
 8019fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019fcc:	81a3      	strh	r3, [r4, #12]
 8019fce:	f04f 30ff 	mov.w	r0, #4294967295
 8019fd2:	e033      	b.n	801a03c <__swsetup_r+0x98>
 8019fd4:	0758      	lsls	r0, r3, #29
 8019fd6:	d512      	bpl.n	8019ffe <__swsetup_r+0x5a>
 8019fd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019fda:	b141      	cbz	r1, 8019fee <__swsetup_r+0x4a>
 8019fdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019fe0:	4299      	cmp	r1, r3
 8019fe2:	d002      	beq.n	8019fea <__swsetup_r+0x46>
 8019fe4:	4628      	mov	r0, r5
 8019fe6:	f7fe ff2f 	bl	8018e48 <_free_r>
 8019fea:	2300      	movs	r3, #0
 8019fec:	6363      	str	r3, [r4, #52]	@ 0x34
 8019fee:	89a3      	ldrh	r3, [r4, #12]
 8019ff0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019ff4:	81a3      	strh	r3, [r4, #12]
 8019ff6:	2300      	movs	r3, #0
 8019ff8:	6063      	str	r3, [r4, #4]
 8019ffa:	6923      	ldr	r3, [r4, #16]
 8019ffc:	6023      	str	r3, [r4, #0]
 8019ffe:	89a3      	ldrh	r3, [r4, #12]
 801a000:	f043 0308 	orr.w	r3, r3, #8
 801a004:	81a3      	strh	r3, [r4, #12]
 801a006:	6923      	ldr	r3, [r4, #16]
 801a008:	b94b      	cbnz	r3, 801a01e <__swsetup_r+0x7a>
 801a00a:	89a3      	ldrh	r3, [r4, #12]
 801a00c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a014:	d003      	beq.n	801a01e <__swsetup_r+0x7a>
 801a016:	4621      	mov	r1, r4
 801a018:	4628      	mov	r0, r5
 801a01a:	f000 f883 	bl	801a124 <__smakebuf_r>
 801a01e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a022:	f013 0201 	ands.w	r2, r3, #1
 801a026:	d00a      	beq.n	801a03e <__swsetup_r+0x9a>
 801a028:	2200      	movs	r2, #0
 801a02a:	60a2      	str	r2, [r4, #8]
 801a02c:	6962      	ldr	r2, [r4, #20]
 801a02e:	4252      	negs	r2, r2
 801a030:	61a2      	str	r2, [r4, #24]
 801a032:	6922      	ldr	r2, [r4, #16]
 801a034:	b942      	cbnz	r2, 801a048 <__swsetup_r+0xa4>
 801a036:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a03a:	d1c5      	bne.n	8019fc8 <__swsetup_r+0x24>
 801a03c:	bd38      	pop	{r3, r4, r5, pc}
 801a03e:	0799      	lsls	r1, r3, #30
 801a040:	bf58      	it	pl
 801a042:	6962      	ldrpl	r2, [r4, #20]
 801a044:	60a2      	str	r2, [r4, #8]
 801a046:	e7f4      	b.n	801a032 <__swsetup_r+0x8e>
 801a048:	2000      	movs	r0, #0
 801a04a:	e7f7      	b.n	801a03c <__swsetup_r+0x98>
 801a04c:	200001ac 	.word	0x200001ac

0801a050 <_raise_r>:
 801a050:	291f      	cmp	r1, #31
 801a052:	b538      	push	{r3, r4, r5, lr}
 801a054:	4605      	mov	r5, r0
 801a056:	460c      	mov	r4, r1
 801a058:	d904      	bls.n	801a064 <_raise_r+0x14>
 801a05a:	2316      	movs	r3, #22
 801a05c:	6003      	str	r3, [r0, #0]
 801a05e:	f04f 30ff 	mov.w	r0, #4294967295
 801a062:	bd38      	pop	{r3, r4, r5, pc}
 801a064:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a066:	b112      	cbz	r2, 801a06e <_raise_r+0x1e>
 801a068:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a06c:	b94b      	cbnz	r3, 801a082 <_raise_r+0x32>
 801a06e:	4628      	mov	r0, r5
 801a070:	f000 f830 	bl	801a0d4 <_getpid_r>
 801a074:	4622      	mov	r2, r4
 801a076:	4601      	mov	r1, r0
 801a078:	4628      	mov	r0, r5
 801a07a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a07e:	f000 b817 	b.w	801a0b0 <_kill_r>
 801a082:	2b01      	cmp	r3, #1
 801a084:	d00a      	beq.n	801a09c <_raise_r+0x4c>
 801a086:	1c59      	adds	r1, r3, #1
 801a088:	d103      	bne.n	801a092 <_raise_r+0x42>
 801a08a:	2316      	movs	r3, #22
 801a08c:	6003      	str	r3, [r0, #0]
 801a08e:	2001      	movs	r0, #1
 801a090:	e7e7      	b.n	801a062 <_raise_r+0x12>
 801a092:	2100      	movs	r1, #0
 801a094:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a098:	4620      	mov	r0, r4
 801a09a:	4798      	blx	r3
 801a09c:	2000      	movs	r0, #0
 801a09e:	e7e0      	b.n	801a062 <_raise_r+0x12>

0801a0a0 <raise>:
 801a0a0:	4b02      	ldr	r3, [pc, #8]	@ (801a0ac <raise+0xc>)
 801a0a2:	4601      	mov	r1, r0
 801a0a4:	6818      	ldr	r0, [r3, #0]
 801a0a6:	f7ff bfd3 	b.w	801a050 <_raise_r>
 801a0aa:	bf00      	nop
 801a0ac:	200001ac 	.word	0x200001ac

0801a0b0 <_kill_r>:
 801a0b0:	b538      	push	{r3, r4, r5, lr}
 801a0b2:	4d07      	ldr	r5, [pc, #28]	@ (801a0d0 <_kill_r+0x20>)
 801a0b4:	2300      	movs	r3, #0
 801a0b6:	4604      	mov	r4, r0
 801a0b8:	4608      	mov	r0, r1
 801a0ba:	4611      	mov	r1, r2
 801a0bc:	602b      	str	r3, [r5, #0]
 801a0be:	f7ea fbe3 	bl	8004888 <_kill>
 801a0c2:	1c43      	adds	r3, r0, #1
 801a0c4:	d102      	bne.n	801a0cc <_kill_r+0x1c>
 801a0c6:	682b      	ldr	r3, [r5, #0]
 801a0c8:	b103      	cbz	r3, 801a0cc <_kill_r+0x1c>
 801a0ca:	6023      	str	r3, [r4, #0]
 801a0cc:	bd38      	pop	{r3, r4, r5, pc}
 801a0ce:	bf00      	nop
 801a0d0:	20003e48 	.word	0x20003e48

0801a0d4 <_getpid_r>:
 801a0d4:	f7ea bbd0 	b.w	8004878 <_getpid>

0801a0d8 <__swhatbuf_r>:
 801a0d8:	b570      	push	{r4, r5, r6, lr}
 801a0da:	460c      	mov	r4, r1
 801a0dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a0e0:	2900      	cmp	r1, #0
 801a0e2:	b096      	sub	sp, #88	@ 0x58
 801a0e4:	4615      	mov	r5, r2
 801a0e6:	461e      	mov	r6, r3
 801a0e8:	da0d      	bge.n	801a106 <__swhatbuf_r+0x2e>
 801a0ea:	89a3      	ldrh	r3, [r4, #12]
 801a0ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a0f0:	f04f 0100 	mov.w	r1, #0
 801a0f4:	bf14      	ite	ne
 801a0f6:	2340      	movne	r3, #64	@ 0x40
 801a0f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a0fc:	2000      	movs	r0, #0
 801a0fe:	6031      	str	r1, [r6, #0]
 801a100:	602b      	str	r3, [r5, #0]
 801a102:	b016      	add	sp, #88	@ 0x58
 801a104:	bd70      	pop	{r4, r5, r6, pc}
 801a106:	466a      	mov	r2, sp
 801a108:	f000 f848 	bl	801a19c <_fstat_r>
 801a10c:	2800      	cmp	r0, #0
 801a10e:	dbec      	blt.n	801a0ea <__swhatbuf_r+0x12>
 801a110:	9901      	ldr	r1, [sp, #4]
 801a112:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a116:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a11a:	4259      	negs	r1, r3
 801a11c:	4159      	adcs	r1, r3
 801a11e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a122:	e7eb      	b.n	801a0fc <__swhatbuf_r+0x24>

0801a124 <__smakebuf_r>:
 801a124:	898b      	ldrh	r3, [r1, #12]
 801a126:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a128:	079d      	lsls	r5, r3, #30
 801a12a:	4606      	mov	r6, r0
 801a12c:	460c      	mov	r4, r1
 801a12e:	d507      	bpl.n	801a140 <__smakebuf_r+0x1c>
 801a130:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a134:	6023      	str	r3, [r4, #0]
 801a136:	6123      	str	r3, [r4, #16]
 801a138:	2301      	movs	r3, #1
 801a13a:	6163      	str	r3, [r4, #20]
 801a13c:	b003      	add	sp, #12
 801a13e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a140:	ab01      	add	r3, sp, #4
 801a142:	466a      	mov	r2, sp
 801a144:	f7ff ffc8 	bl	801a0d8 <__swhatbuf_r>
 801a148:	9f00      	ldr	r7, [sp, #0]
 801a14a:	4605      	mov	r5, r0
 801a14c:	4639      	mov	r1, r7
 801a14e:	4630      	mov	r0, r6
 801a150:	f7fe feee 	bl	8018f30 <_malloc_r>
 801a154:	b948      	cbnz	r0, 801a16a <__smakebuf_r+0x46>
 801a156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a15a:	059a      	lsls	r2, r3, #22
 801a15c:	d4ee      	bmi.n	801a13c <__smakebuf_r+0x18>
 801a15e:	f023 0303 	bic.w	r3, r3, #3
 801a162:	f043 0302 	orr.w	r3, r3, #2
 801a166:	81a3      	strh	r3, [r4, #12]
 801a168:	e7e2      	b.n	801a130 <__smakebuf_r+0xc>
 801a16a:	89a3      	ldrh	r3, [r4, #12]
 801a16c:	6020      	str	r0, [r4, #0]
 801a16e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a172:	81a3      	strh	r3, [r4, #12]
 801a174:	9b01      	ldr	r3, [sp, #4]
 801a176:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a17a:	b15b      	cbz	r3, 801a194 <__smakebuf_r+0x70>
 801a17c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a180:	4630      	mov	r0, r6
 801a182:	f000 f81d 	bl	801a1c0 <_isatty_r>
 801a186:	b128      	cbz	r0, 801a194 <__smakebuf_r+0x70>
 801a188:	89a3      	ldrh	r3, [r4, #12]
 801a18a:	f023 0303 	bic.w	r3, r3, #3
 801a18e:	f043 0301 	orr.w	r3, r3, #1
 801a192:	81a3      	strh	r3, [r4, #12]
 801a194:	89a3      	ldrh	r3, [r4, #12]
 801a196:	431d      	orrs	r5, r3
 801a198:	81a5      	strh	r5, [r4, #12]
 801a19a:	e7cf      	b.n	801a13c <__smakebuf_r+0x18>

0801a19c <_fstat_r>:
 801a19c:	b538      	push	{r3, r4, r5, lr}
 801a19e:	4d07      	ldr	r5, [pc, #28]	@ (801a1bc <_fstat_r+0x20>)
 801a1a0:	2300      	movs	r3, #0
 801a1a2:	4604      	mov	r4, r0
 801a1a4:	4608      	mov	r0, r1
 801a1a6:	4611      	mov	r1, r2
 801a1a8:	602b      	str	r3, [r5, #0]
 801a1aa:	f7ea fbcd 	bl	8004948 <_fstat>
 801a1ae:	1c43      	adds	r3, r0, #1
 801a1b0:	d102      	bne.n	801a1b8 <_fstat_r+0x1c>
 801a1b2:	682b      	ldr	r3, [r5, #0]
 801a1b4:	b103      	cbz	r3, 801a1b8 <_fstat_r+0x1c>
 801a1b6:	6023      	str	r3, [r4, #0]
 801a1b8:	bd38      	pop	{r3, r4, r5, pc}
 801a1ba:	bf00      	nop
 801a1bc:	20003e48 	.word	0x20003e48

0801a1c0 <_isatty_r>:
 801a1c0:	b538      	push	{r3, r4, r5, lr}
 801a1c2:	4d06      	ldr	r5, [pc, #24]	@ (801a1dc <_isatty_r+0x1c>)
 801a1c4:	2300      	movs	r3, #0
 801a1c6:	4604      	mov	r4, r0
 801a1c8:	4608      	mov	r0, r1
 801a1ca:	602b      	str	r3, [r5, #0]
 801a1cc:	f7ea fbcc 	bl	8004968 <_isatty>
 801a1d0:	1c43      	adds	r3, r0, #1
 801a1d2:	d102      	bne.n	801a1da <_isatty_r+0x1a>
 801a1d4:	682b      	ldr	r3, [r5, #0]
 801a1d6:	b103      	cbz	r3, 801a1da <_isatty_r+0x1a>
 801a1d8:	6023      	str	r3, [r4, #0]
 801a1da:	bd38      	pop	{r3, r4, r5, pc}
 801a1dc:	20003e48 	.word	0x20003e48

0801a1e0 <_init>:
 801a1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a1e2:	bf00      	nop
 801a1e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a1e6:	bc08      	pop	{r3}
 801a1e8:	469e      	mov	lr, r3
 801a1ea:	4770      	bx	lr

0801a1ec <_fini>:
 801a1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a1ee:	bf00      	nop
 801a1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a1f2:	bc08      	pop	{r3}
 801a1f4:	469e      	mov	lr, r3
 801a1f6:	4770      	bx	lr
