Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 680dd59d4f4546ef98b5c510c9dbac5a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_project2_behav xil_defaultlib.tb_project2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'EX_FWB' [E:/Vivado/2020.2/project/Project2_Hazard/Project2_Hazard.srcs/sources_1/new/project2.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Inst_MEM
Compiling module xil_defaultlib.FETCH
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.DECODE
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXECUTE
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.HazardControl
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.project2
Compiling module xil_defaultlib.tb_project2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_project2_behav
