
Selected circuits
===================
 - **Circuit**: 12-bit signed adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add12se_5BQ | 0.0098 | 0.20 | 4.69 | 0.12 | 3.0 |  [[Verilog](add12se_5BQ.v)]  [[C](add12se_5BQ.c)] |
| add12se_54K | 0.0049 | 0.024 | 25.00 | 0.088 | 0.2 |  [[Verilog](add12se_54K.v)]  [[C](add12se_54K.c)] |
| add12se_58Y | 0.012 | 0.024 | 50.00 | 0.21 | 0.5 |  [[Verilog](add12se_58Y.v)]  [[C](add12se_58Y.c)] |
| add12se_59U | 0.02 | 0.049 | 62.50 | 0.28 | 1.0 |  [[Verilog](add12se_59U.v)]  [[C](add12se_59U.c)] |
| add12se_5AN | 0.034 | 0.098 | 78.12 | 0.53 | 3.0 |  [[Verilog](add12se_5AN.v)]  [[C](add12se_5AN.c)] |
| add12se_4ZY | 0.066 | 0.22 | 88.96 | 1.07 | 11 |  [[Verilog](add12se_4ZY.v)]  [[C](add12se_4ZY.c)] |
| add12se_5CX | 0.81 | 2.10 | 99.22 | 12.63 | 1513 |  [[Verilog](add12se_5CX.v)]  [[C](add12se_5CX.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             