vendor_name = ModelSim
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg8Decoder.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg7Decoder.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg6Decoder.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg5Decoder.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg4Decoder.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg3Decoder.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg2Decoder.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg1Decoder.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_Decoder_pinAssignments.txt
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_Decoder.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_Control_SRLatch/Arena_Control_SRLatch.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_Control_SRLatch/Arena_Control_SRLatch.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRLatch/Arena_SRLatch.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRLatch/Arena_SRLatch.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.bsf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_3to8Decoder.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_3to8Decoder.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex.vhd
source_file = 1, ../Arena_16x32_SRAM/Aren.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRLatch/Arena_SRLatch_pinAssignments.txt
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_Control_SRLatch/Arena_Control_SRLatch_pinAssignments.txt
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch_pinAssignments.txt
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM_pinAssignments.txt
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay_pinAssignment.txt
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_Decoder.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_SignedDecoder.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex_Signed.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_SignedDecoder_pinAssignments.txt
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_SignedDecoder.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/Arena_16x4_SRAM.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/altsyncram_mm14.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/mux_aoc.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/decode_rqf.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/cntr_8ai.tdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/cntr_02j.tdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/cntr_sbi.tdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/cmpr_8cc.tdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/cntr_gui.tdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/db/cmpr_5cc.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = Arena_16x32_SRAM_withSegmentDisplay
instance = comp, \inst|inst11|inst2|inst~3 , inst|inst11|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|inst~5 , inst|inst11|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~3 , inst|inst12|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~8 , inst|inst12|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~1 , inst|inst13|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~6 , inst|inst13|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~3 , inst|inst14|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~6 , inst|inst14|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~1 , inst|inst15|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~6 , inst|inst15|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~3 , inst|inst16|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~5 , inst|inst16|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~2 , inst|inst17|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~7 , inst|inst17|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~2 , inst|inst18|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~6 , inst|inst18|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~0 , inst|inst19|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~1 , inst|inst19|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~2 , inst|inst19|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~3 , inst|inst19|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~4 , inst|inst19|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~6 , inst|inst19|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~0 , inst|inst20|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~1 , inst|inst20|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~2 , inst|inst20|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~3 , inst|inst20|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~4 , inst|inst20|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~6 , inst|inst20|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~0 , inst|inst21|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~1 , inst|inst21|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~2 , inst|inst21|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~3 , inst|inst21|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~4 , inst|inst21|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~6 , inst|inst21|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~3 , inst|inst22|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~5 , inst|inst22|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~6 , inst|inst22|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~7 , inst|inst22|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~8 , inst|inst22|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~9 , inst|inst22|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~1 , inst|inst23|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~5 , inst|inst23|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~1 , inst|inst24|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~6 , inst|inst24|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~1 , inst|inst25|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~7 , inst|inst25|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~2 , inst|inst26|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~6 , inst|inst26|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~0 , inst|inst27|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~8 , inst|inst27|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~3 , inst|inst28|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~8 , inst|inst28|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~0 , inst|inst29|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~7 , inst|inst29|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~2 , inst|inst30|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~8 , inst|inst30|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~1 , inst|inst31|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~6 , inst|inst31|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~0 , inst|inst32|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~7 , inst|inst32|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~3 , inst|inst33|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~7 , inst|inst33|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~2 , inst|inst34|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~6 , inst|inst34|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~2 , inst|inst35|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~5 , inst|inst35|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~1 , inst|inst36|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~7 , inst|inst36|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~3 , inst|inst37|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~8 , inst|inst37|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~3 , inst|inst38|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~7 , inst|inst38|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~2 , inst|inst39|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~6 , inst|inst39|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~1 , inst|inst40|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~8 , inst|inst40|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~0 , inst|inst41|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~8 , inst|inst41|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~3 , inst|inst42|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~8 , inst|inst42|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst23|DLatch1|inst1~1 , inst|inst11|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst27|DLatch1|inst1~1 , inst|inst11|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst28|DLatch1|inst1~1 , inst|inst11|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst29|DLatch1|inst1~1 , inst|inst11|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst30|DLatch1|inst1~1 , inst|inst11|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst22|DLatch1|inst1~1 , inst|inst12|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst24|DLatch1|inst1~1 , inst|inst12|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst27|DLatch1|inst1~1 , inst|inst12|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst28|DLatch1|inst1~1 , inst|inst12|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst35|DLatch1|inst1~1 , inst|inst12|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst|DLatch1|inst1~1 , inst|inst12|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|DLatch1|inst1~1 , inst|inst13|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst23|DLatch1|inst1~1 , inst|inst13|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst24|DLatch1|inst1~1 , inst|inst13|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst25|DLatch1|inst1~1 , inst|inst13|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst30|DLatch1|inst1~1 , inst|inst13|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst31|DLatch1|inst1~1 , inst|inst13|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst32|DLatch1|inst1~1 , inst|inst13|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst27|DLatch1|inst1~2 , inst|inst14|inst27|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst28|DLatch1|inst1~2 , inst|inst14|inst28|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst31|DLatch1|inst1~2 , inst|inst14|inst31|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst32|DLatch1|inst1~2 , inst|inst14|inst32|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst33|DLatch1|inst1~2 , inst|inst14|inst33|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst23|DLatch1|inst1~1 , inst|inst15|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst24|DLatch1|inst1~1 , inst|inst15|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst31|DLatch1|inst1~1 , inst|inst15|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst32|DLatch1|inst1~1 , inst|inst15|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst22|DLatch1|inst1~1 , inst|inst16|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst27|DLatch1|inst1~1 , inst|inst16|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst28|DLatch1|inst1~1 , inst|inst16|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst29|DLatch1|inst1~1 , inst|inst16|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst30|DLatch1|inst1~1 , inst|inst16|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst31|DLatch1|inst1~1 , inst|inst16|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst34|DLatch1|inst1~1 , inst|inst16|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst|DLatch1|inst1~1 , inst|inst16|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst25|DLatch1|inst1~1 , inst|inst17|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst26|DLatch1|inst1~1 , inst|inst17|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst30|DLatch1|inst1~1 , inst|inst17|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst33|DLatch1|inst1~1 , inst|inst17|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst34|DLatch1|inst1~1 , inst|inst17|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst24|DLatch1|inst1~1 , inst|inst18|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst25|DLatch1|inst1~1 , inst|inst18|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst26|DLatch1|inst1~1 , inst|inst18|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst27|DLatch1|inst1~1 , inst|inst18|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst30|DLatch1|inst1~1 , inst|inst18|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst31|DLatch1|inst1~1 , inst|inst18|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst32|DLatch1|inst1~1 , inst|inst18|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|DLatch1|inst1~1 , inst|inst19|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst22|DLatch1|inst1~1 , inst|inst19|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst23|DLatch1|inst1~1 , inst|inst19|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst24|DLatch1|inst1~1 , inst|inst19|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst25|DLatch1|inst1~1 , inst|inst19|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst26|DLatch1|inst1~1 , inst|inst19|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst27|DLatch1|inst1~1 , inst|inst19|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst28|DLatch1|inst1~1 , inst|inst19|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst31|DLatch1|inst1~1 , inst|inst19|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst32|DLatch1|inst1~1 , inst|inst19|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|DLatch1|inst1~1 , inst|inst20|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst22|DLatch1|inst1~1 , inst|inst20|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst23|DLatch1|inst1~1 , inst|inst20|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst24|DLatch1|inst1~1 , inst|inst20|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst25|DLatch1|inst1~1 , inst|inst20|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst26|DLatch1|inst1~1 , inst|inst20|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst27|DLatch1|inst1~1 , inst|inst20|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst28|DLatch1|inst1~1 , inst|inst20|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst31|DLatch1|inst1~1 , inst|inst20|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst32|DLatch1|inst1~1 , inst|inst20|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|DLatch1|inst1~1 , inst|inst21|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst22|DLatch1|inst1~1 , inst|inst21|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst23|DLatch1|inst1~1 , inst|inst21|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst24|DLatch1|inst1~1 , inst|inst21|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst25|DLatch1|inst1~1 , inst|inst21|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst26|DLatch1|inst1~1 , inst|inst21|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst27|DLatch1|inst1~1 , inst|inst21|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst28|DLatch1|inst1~1 , inst|inst21|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst31|DLatch1|inst1~1 , inst|inst21|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst32|DLatch1|inst1~1 , inst|inst21|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst33|DLatch1|inst1~1 , inst|inst21|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst25|DLatch1|inst1~1 , inst|inst22|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst27|DLatch1|inst1~1 , inst|inst22|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst28|DLatch1|inst1~1 , inst|inst22|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst29|DLatch1|inst1~1 , inst|inst22|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst30|DLatch1|inst1~1 , inst|inst22|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst31|DLatch1|inst1~1 , inst|inst22|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst32|DLatch1|inst1~1 , inst|inst22|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst33|DLatch1|inst1~1 , inst|inst22|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst34|DLatch1|inst1~1 , inst|inst22|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst35|DLatch1|inst1~1 , inst|inst22|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst|DLatch1|inst1~1 , inst|inst22|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst23|DLatch1|inst1~1 , inst|inst23|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst24|DLatch1|inst1~1 , inst|inst23|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst29|DLatch1|inst1~1 , inst|inst23|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst30|DLatch1|inst1~1 , inst|inst23|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst32|DLatch1|inst1~1 , inst|inst23|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst23|DLatch1|inst1~1 , inst|inst24|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst24|DLatch1|inst1~1 , inst|inst24|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst30|DLatch1|inst1~1 , inst|inst24|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst31|DLatch1|inst1~1 , inst|inst24|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst32|DLatch1|inst1~1 , inst|inst24|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst34|DLatch1|inst1~1 , inst|inst24|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst22|DLatch1|inst1~1 , inst|inst25|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst23|DLatch1|inst1~1 , inst|inst25|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst24|DLatch1|inst1~1 , inst|inst25|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst30|DLatch1|inst1~1 , inst|inst25|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst33|DLatch1|inst1~1 , inst|inst25|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst34|DLatch1|inst1~1 , inst|inst25|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst24|DLatch1|inst1~1 , inst|inst26|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst25|DLatch1|inst1~1 , inst|inst26|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst26|DLatch1|inst1~1 , inst|inst26|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst31|DLatch1|inst1~1 , inst|inst26|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst32|DLatch1|inst1~1 , inst|inst26|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|DLatch1|inst1~1 , inst|inst27|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst22|DLatch1|inst1~1 , inst|inst27|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst23|DLatch1|inst1~1 , inst|inst27|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst25|DLatch1|inst1~1 , inst|inst27|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst35|DLatch1|inst1~1 , inst|inst27|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst|DLatch1|inst1~1 , inst|inst27|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst24|DLatch1|inst1~1 , inst|inst28|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst27|DLatch1|inst1~1 , inst|inst28|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst28|DLatch1|inst1~1 , inst|inst28|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst29|DLatch1|inst1~1 , inst|inst28|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst31|DLatch1|inst1~1 , inst|inst28|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst33|DLatch1|inst1~1 , inst|inst28|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst35|DLatch1|inst1~1 , inst|inst28|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst|DLatch1|inst1~1 , inst|inst28|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|DLatch1|inst1~1 , inst|inst29|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst22|DLatch1|inst1~1 , inst|inst29|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst24|DLatch1|inst1~1 , inst|inst29|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst33|DLatch1|inst1~1 , inst|inst29|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst34|DLatch1|inst1~1 , inst|inst29|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst|DLatch1|inst1~1 , inst|inst29|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst22|DLatch1|inst1~1 , inst|inst30|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst23|DLatch1|inst1~1 , inst|inst30|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst25|DLatch1|inst1~1 , inst|inst30|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst26|DLatch1|inst1~1 , inst|inst30|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst30|DLatch1|inst1~1 , inst|inst30|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst35|DLatch1|inst1~1 , inst|inst30|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst|DLatch1|inst1~1 , inst|inst30|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst22|DLatch1|inst1~1 , inst|inst31|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst23|DLatch1|inst1~1 , inst|inst31|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst24|DLatch1|inst1~1 , inst|inst31|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst27|DLatch1|inst1~1 , inst|inst31|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst29|DLatch1|inst1~1 , inst|inst31|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst31|DLatch1|inst1~1 , inst|inst31|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst32|DLatch1|inst1~1 , inst|inst31|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|DLatch1|inst1~1 , inst|inst32|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst22|DLatch1|inst1~1 , inst|inst32|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst23|DLatch1|inst1~1 , inst|inst32|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst26|DLatch1|inst1~1 , inst|inst32|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst28|DLatch1|inst1~1 , inst|inst32|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst31|DLatch1|inst1~1 , inst|inst32|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst33|DLatch1|inst1~1 , inst|inst32|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst34|DLatch1|inst1~1 , inst|inst32|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst22|DLatch1|inst1~1 , inst|inst33|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst23|DLatch1|inst1~1 , inst|inst33|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst25|DLatch1|inst1~1 , inst|inst33|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst27|DLatch1|inst1~1 , inst|inst33|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst28|DLatch1|inst1~1 , inst|inst33|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst30|DLatch1|inst1~1 , inst|inst33|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst33|DLatch1|inst1~1 , inst|inst33|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst34|DLatch1|inst1~1 , inst|inst33|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst25|DLatch1|inst1~1 , inst|inst34|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst26|DLatch1|inst1~1 , inst|inst34|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst31|DLatch1|inst1~1 , inst|inst34|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst32|DLatch1|inst1~1 , inst|inst34|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst34|DLatch1|inst1~1 , inst|inst34|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst23|DLatch1|inst1~1 , inst|inst35|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst25|DLatch1|inst1~1 , inst|inst35|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst26|DLatch1|inst1~1 , inst|inst35|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst29|DLatch1|inst1~1 , inst|inst35|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst30|DLatch1|inst1~1 , inst|inst35|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst31|DLatch1|inst1~1 , inst|inst35|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst34|DLatch1|inst1~1 , inst|inst35|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst23|DLatch1|inst1~1 , inst|inst36|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst24|DLatch1|inst1~1 , inst|inst36|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst25|DLatch1|inst1~1 , inst|inst36|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst33|DLatch1|inst1~1 , inst|inst36|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst34|DLatch1|inst1~1 , inst|inst36|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst35|DLatch1|inst1~1 , inst|inst36|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst27|DLatch1|inst1~1 , inst|inst37|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst28|DLatch1|inst1~1 , inst|inst37|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst31|DLatch1|inst1~1 , inst|inst37|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst35|DLatch1|inst1~1 , inst|inst37|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst|DLatch1|inst1~1 , inst|inst37|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|DLatch1|inst1~1 , inst|inst38|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst27|DLatch1|inst1~1 , inst|inst38|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst28|DLatch1|inst1~1 , inst|inst38|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst32|DLatch1|inst1~1 , inst|inst38|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst33|DLatch1|inst1~1 , inst|inst38|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst34|DLatch1|inst1~1 , inst|inst38|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst35|DLatch1|inst1~1 , inst|inst38|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst22|DLatch1|inst1~1 , inst|inst39|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst25|DLatch1|inst1~1 , inst|inst39|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst26|DLatch1|inst1~1 , inst|inst39|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst27|DLatch1|inst1~1 , inst|inst39|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst30|DLatch1|inst1~1 , inst|inst39|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst31|DLatch1|inst1~1 , inst|inst39|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst32|DLatch1|inst1~1 , inst|inst39|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst23|DLatch1|inst1~1 , inst|inst40|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst24|DLatch1|inst1~1 , inst|inst40|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst26|DLatch1|inst1~1 , inst|inst40|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst30|DLatch1|inst1~1 , inst|inst40|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst35|DLatch1|inst1~1 , inst|inst40|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst|DLatch1|inst1~1 , inst|inst40|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|DLatch1|inst1~1 , inst|inst41|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst22|DLatch1|inst1~1 , inst|inst41|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst26|DLatch1|inst1~1 , inst|inst41|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst30|DLatch1|inst1~1 , inst|inst41|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst35|DLatch1|inst1~1 , inst|inst41|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst|DLatch1|inst1~1 , inst|inst41|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst22|DLatch1|inst1~1 , inst|inst42|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst27|DLatch1|inst1~1 , inst|inst42|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst28|DLatch1|inst1~1 , inst|inst42|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst30|DLatch1|inst1~1 , inst|inst42|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst31|DLatch1|inst1~1 , inst|inst42|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst35|DLatch1|inst1~1 , inst|inst42|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst|DLatch1|inst1~1 , inst|inst42|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst23|DLatch0|inst1~1 , inst|inst11|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst24|DLatch0|inst1~1 , inst|inst11|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst25|DLatch0|inst1~1 , inst|inst11|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst27|DLatch0|inst1~1 , inst|inst11|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst28|DLatch0|inst1~1 , inst|inst11|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst29|DLatch0|inst1~1 , inst|inst11|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst30|DLatch0|inst1~1 , inst|inst11|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst31|DLatch0|inst1~1 , inst|inst11|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst35|DLatch0|inst1~1 , inst|inst11|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst22|DLatch0|inst1~1 , inst|inst12|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst24|DLatch0|inst1~1 , inst|inst12|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst25|DLatch0|inst1~1 , inst|inst12|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst27|DLatch0|inst1~1 , inst|inst12|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst28|DLatch0|inst1~1 , inst|inst12|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst34|DLatch0|inst1~1 , inst|inst12|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst35|DLatch0|inst1~1 , inst|inst12|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst|DLatch0|inst1~1 , inst|inst12|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|DLatch0|inst1~1 , inst|inst13|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst22|DLatch0|inst1~1 , inst|inst13|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst23|DLatch0|inst1~1 , inst|inst13|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst24|DLatch0|inst1~1 , inst|inst13|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst25|DLatch0|inst1~1 , inst|inst13|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst30|DLatch0|inst1~1 , inst|inst13|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst31|DLatch0|inst1~1 , inst|inst13|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst32|DLatch0|inst1~1 , inst|inst13|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst25|DLatch0|inst1~1 , inst|inst14|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst27|DLatch0|inst1~1 , inst|inst14|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst28|DLatch0|inst1~1 , inst|inst14|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst30|DLatch0|inst1~1 , inst|inst14|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst31|DLatch0|inst1~1 , inst|inst14|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst32|DLatch0|inst1~1 , inst|inst14|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst33|DLatch0|inst1~1 , inst|inst14|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst34|DLatch0|inst1~1 , inst|inst14|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst23|DLatch0|inst1~1 , inst|inst15|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst24|DLatch0|inst1~1 , inst|inst15|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst31|DLatch0|inst1~1 , inst|inst15|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst32|DLatch0|inst1~1 , inst|inst15|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst22|DLatch0|inst1~1 , inst|inst16|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst27|DLatch0|inst1~1 , inst|inst16|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst28|DLatch0|inst1~1 , inst|inst16|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst29|DLatch0|inst1~1 , inst|inst16|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst30|DLatch0|inst1~1 , inst|inst16|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst31|DLatch0|inst1~1 , inst|inst16|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst34|DLatch0|inst1~1 , inst|inst16|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst|DLatch0|inst1~1 , inst|inst16|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst25|DLatch0|inst1~1 , inst|inst17|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst26|DLatch0|inst1~1 , inst|inst17|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst28|DLatch0|inst1~1 , inst|inst17|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst30|DLatch0|inst1~1 , inst|inst17|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst33|DLatch0|inst1~1 , inst|inst17|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst34|DLatch0|inst1~1 , inst|inst17|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst23|DLatch0|inst1~1 , inst|inst18|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst24|DLatch0|inst1~1 , inst|inst18|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst25|DLatch0|inst1~1 , inst|inst18|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst26|DLatch0|inst1~1 , inst|inst18|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst27|DLatch0|inst1~1 , inst|inst18|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst30|DLatch0|inst1~1 , inst|inst18|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst31|DLatch0|inst1~1 , inst|inst18|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst32|DLatch0|inst1~1 , inst|inst18|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|DLatch0|inst1~1 , inst|inst19|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst22|DLatch0|inst1~1 , inst|inst19|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst23|DLatch0|inst1~1 , inst|inst19|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst24|DLatch0|inst1~1 , inst|inst19|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst25|DLatch0|inst1~1 , inst|inst19|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst26|DLatch0|inst1~1 , inst|inst19|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst27|DLatch0|inst1~1 , inst|inst19|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst28|DLatch0|inst1~1 , inst|inst19|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst31|DLatch0|inst1~1 , inst|inst19|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst32|DLatch0|inst1~1 , inst|inst19|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|DLatch0|inst1~1 , inst|inst20|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst22|DLatch0|inst1~1 , inst|inst20|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst23|DLatch0|inst1~1 , inst|inst20|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst24|DLatch0|inst1~1 , inst|inst20|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst25|DLatch0|inst1~1 , inst|inst20|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst26|DLatch0|inst1~1 , inst|inst20|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst27|DLatch0|inst1~1 , inst|inst20|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst28|DLatch0|inst1~1 , inst|inst20|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst31|DLatch0|inst1~1 , inst|inst20|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst32|DLatch0|inst1~1 , inst|inst20|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|DLatch0|inst1~1 , inst|inst21|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst22|DLatch0|inst1~1 , inst|inst21|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst23|DLatch0|inst1~1 , inst|inst21|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst24|DLatch0|inst1~1 , inst|inst21|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst25|DLatch0|inst1~1 , inst|inst21|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst26|DLatch0|inst1~1 , inst|inst21|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst27|DLatch0|inst1~1 , inst|inst21|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst28|DLatch0|inst1~1 , inst|inst21|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst31|DLatch0|inst1~1 , inst|inst21|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst32|DLatch0|inst1~1 , inst|inst21|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst33|DLatch0|inst1~1 , inst|inst21|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst23|DLatch0|inst1~1 , inst|inst22|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst25|DLatch0|inst1~1 , inst|inst22|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst26|DLatch0|inst1~1 , inst|inst22|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst27|DLatch0|inst1~1 , inst|inst22|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst28|DLatch0|inst1~1 , inst|inst22|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst29|DLatch0|inst1~1 , inst|inst22|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst30|DLatch0|inst1~1 , inst|inst22|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst31|DLatch0|inst1~1 , inst|inst22|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst32|DLatch0|inst1~1 , inst|inst22|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst33|DLatch0|inst1~1 , inst|inst22|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst34|DLatch0|inst1~1 , inst|inst22|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst35|DLatch0|inst1~1 , inst|inst22|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst|DLatch0|inst1~1 , inst|inst22|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst23|DLatch0|inst1~1 , inst|inst23|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst24|DLatch0|inst1~1 , inst|inst23|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst29|DLatch0|inst1~1 , inst|inst23|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst30|DLatch0|inst1~1 , inst|inst23|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst32|DLatch0|inst1~1 , inst|inst23|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst23|DLatch0|inst1~1 , inst|inst24|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst24|DLatch0|inst1~1 , inst|inst24|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst25|DLatch0|inst1~1 , inst|inst24|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst26|DLatch0|inst1~1 , inst|inst24|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst28|DLatch0|inst1~1 , inst|inst24|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst29|DLatch0|inst1~1 , inst|inst24|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst30|DLatch0|inst1~1 , inst|inst24|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst31|DLatch0|inst1~1 , inst|inst24|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst32|DLatch0|inst1~1 , inst|inst24|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst34|DLatch0|inst1~1 , inst|inst24|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst22|DLatch0|inst1~1 , inst|inst25|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst23|DLatch0|inst1~1 , inst|inst25|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst24|DLatch0|inst1~1 , inst|inst25|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst29|DLatch0|inst1~1 , inst|inst25|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst30|DLatch0|inst1~1 , inst|inst25|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst33|DLatch0|inst1~1 , inst|inst25|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst34|DLatch0|inst1~1 , inst|inst25|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst23|DLatch0|inst1~1 , inst|inst26|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst24|DLatch0|inst1~1 , inst|inst26|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst25|DLatch0|inst1~1 , inst|inst26|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst26|DLatch0|inst1~1 , inst|inst26|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst31|DLatch0|inst1~1 , inst|inst26|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst32|DLatch0|inst1~1 , inst|inst26|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst35|DLatch0|inst1~1 , inst|inst26|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|DLatch0|inst1~1 , inst|inst27|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst22|DLatch0|inst1~1 , inst|inst27|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst23|DLatch0|inst1~1 , inst|inst27|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst25|DLatch0|inst1~1 , inst|inst27|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst27|DLatch0|inst1~1 , inst|inst27|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst29|DLatch0|inst1~1 , inst|inst27|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst33|DLatch0|inst1~1 , inst|inst27|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst35|DLatch0|inst1~1 , inst|inst27|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst|DLatch0|inst1~1 , inst|inst27|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst24|DLatch0|inst1~1 , inst|inst28|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst25|DLatch0|inst1~1 , inst|inst28|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst27|DLatch0|inst1~1 , inst|inst28|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst28|DLatch0|inst1~1 , inst|inst28|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst29|DLatch0|inst1~1 , inst|inst28|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst31|DLatch0|inst1~1 , inst|inst28|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst33|DLatch0|inst1~1 , inst|inst28|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst35|DLatch0|inst1~1 , inst|inst28|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst|DLatch0|inst1~1 , inst|inst28|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|DLatch0|inst1~1 , inst|inst29|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst22|DLatch0|inst1~1 , inst|inst29|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst24|DLatch0|inst1~1 , inst|inst29|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst27|DLatch0|inst1~1 , inst|inst29|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst29|DLatch0|inst1~1 , inst|inst29|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst33|DLatch0|inst1~1 , inst|inst29|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst34|DLatch0|inst1~1 , inst|inst29|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst|DLatch0|inst1~1 , inst|inst29|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|DLatch0|inst1~1 , inst|inst30|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst22|DLatch0|inst1~1 , inst|inst30|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst23|DLatch0|inst1~1 , inst|inst30|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst25|DLatch0|inst1~1 , inst|inst30|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst26|DLatch0|inst1~1 , inst|inst30|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst29|DLatch0|inst1~1 , inst|inst30|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst30|DLatch0|inst1~1 , inst|inst30|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst33|DLatch0|inst1~1 , inst|inst30|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst35|DLatch0|inst1~1 , inst|inst30|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst|DLatch0|inst1~1 , inst|inst30|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|DLatch0|inst1~1 , inst|inst31|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst22|DLatch0|inst1~1 , inst|inst31|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst23|DLatch0|inst1~1 , inst|inst31|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst24|DLatch0|inst1~1 , inst|inst31|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst25|DLatch0|inst1~1 , inst|inst31|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst26|DLatch0|inst1~1 , inst|inst31|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst27|DLatch0|inst1~1 , inst|inst31|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst29|DLatch0|inst1~1 , inst|inst31|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst31|DLatch0|inst1~1 , inst|inst31|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst32|DLatch0|inst1~1 , inst|inst31|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst34|DLatch0|inst1~1 , inst|inst31|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|DLatch0|inst1~1 , inst|inst32|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst22|DLatch0|inst1~1 , inst|inst32|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst23|DLatch0|inst1~1 , inst|inst32|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst26|DLatch0|inst1~1 , inst|inst32|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst28|DLatch0|inst1~1 , inst|inst32|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst31|DLatch0|inst1~1 , inst|inst32|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst32|DLatch0|inst1~1 , inst|inst32|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst33|DLatch0|inst1~1 , inst|inst32|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst34|DLatch0|inst1~1 , inst|inst32|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst22|DLatch0|inst1~1 , inst|inst33|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst23|DLatch0|inst1~1 , inst|inst33|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst25|DLatch0|inst1~1 , inst|inst33|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst27|DLatch0|inst1~1 , inst|inst33|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst28|DLatch0|inst1~1 , inst|inst33|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst29|DLatch0|inst1~1 , inst|inst33|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst30|DLatch0|inst1~1 , inst|inst33|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst33|DLatch0|inst1~1 , inst|inst33|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst34|DLatch0|inst1~1 , inst|inst33|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst25|DLatch0|inst1~1 , inst|inst34|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst26|DLatch0|inst1~1 , inst|inst34|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst31|DLatch0|inst1~1 , inst|inst34|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst32|DLatch0|inst1~1 , inst|inst34|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst34|DLatch0|inst1~1 , inst|inst34|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst23|DLatch0|inst1~1 , inst|inst35|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst24|DLatch0|inst1~1 , inst|inst35|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst25|DLatch0|inst1~1 , inst|inst35|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst26|DLatch0|inst1~1 , inst|inst35|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst29|DLatch0|inst1~1 , inst|inst35|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst30|DLatch0|inst1~1 , inst|inst35|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst31|DLatch0|inst1~1 , inst|inst35|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst33|DLatch0|inst1~1 , inst|inst35|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst34|DLatch0|inst1~1 , inst|inst35|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst35|DLatch0|inst1~1 , inst|inst35|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|DLatch0|inst1~1 , inst|inst36|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst22|DLatch0|inst1~1 , inst|inst36|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst23|DLatch0|inst1~1 , inst|inst36|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst24|DLatch0|inst1~1 , inst|inst36|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst25|DLatch0|inst1~1 , inst|inst36|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst33|DLatch0|inst1~1 , inst|inst36|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst34|DLatch0|inst1~1 , inst|inst36|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst35|DLatch0|inst1~1 , inst|inst36|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|DLatch0|inst1~1 , inst|inst37|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst22|DLatch0|inst1~1 , inst|inst37|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst23|DLatch0|inst1~1 , inst|inst37|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst25|DLatch0|inst1~1 , inst|inst37|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst27|DLatch0|inst1~1 , inst|inst37|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst28|DLatch0|inst1~1 , inst|inst37|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst31|DLatch0|inst1~1 , inst|inst37|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst35|DLatch0|inst1~1 , inst|inst37|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst|DLatch0|inst1~1 , inst|inst37|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|DLatch0|inst1~1 , inst|inst38|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst23|DLatch0|inst1~1 , inst|inst38|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst25|DLatch0|inst1~1 , inst|inst38|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst27|DLatch0|inst1~1 , inst|inst38|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst28|DLatch0|inst1~1 , inst|inst38|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst32|DLatch0|inst1~1 , inst|inst38|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst33|DLatch0|inst1~1 , inst|inst38|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst34|DLatch0|inst1~1 , inst|inst38|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst35|DLatch0|inst1~1 , inst|inst38|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|DLatch0|inst1~1 , inst|inst39|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst22|DLatch0|inst1~1 , inst|inst39|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst25|DLatch0|inst1~1 , inst|inst39|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst26|DLatch0|inst1~1 , inst|inst39|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst27|DLatch0|inst1~1 , inst|inst39|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst30|DLatch0|inst1~1 , inst|inst39|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst31|DLatch0|inst1~1 , inst|inst39|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst32|DLatch0|inst1~1 , inst|inst39|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst33|DLatch0|inst1~1 , inst|inst39|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst23|DLatch0|inst1~1 , inst|inst40|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst24|DLatch0|inst1~1 , inst|inst40|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst25|DLatch0|inst1~1 , inst|inst40|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst26|DLatch0|inst1~1 , inst|inst40|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst30|DLatch0|inst1~1 , inst|inst40|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst35|DLatch0|inst1~1 , inst|inst40|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst|DLatch0|inst1~1 , inst|inst40|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|DLatch0|inst1~1 , inst|inst41|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst22|DLatch0|inst1~1 , inst|inst41|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst23|DLatch0|inst1~1 , inst|inst41|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst25|DLatch0|inst1~1 , inst|inst41|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst26|DLatch0|inst1~1 , inst|inst41|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst30|DLatch0|inst1~1 , inst|inst41|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst33|DLatch0|inst1~1 , inst|inst41|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst35|DLatch0|inst1~1 , inst|inst41|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst|DLatch0|inst1~1 , inst|inst41|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst22|DLatch0|inst1~1 , inst|inst42|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst23|DLatch0|inst1~1 , inst|inst42|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst26|DLatch0|inst1~1 , inst|inst42|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst27|DLatch0|inst1~1 , inst|inst42|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst28|DLatch0|inst1~1 , inst|inst42|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst30|DLatch0|inst1~1 , inst|inst42|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst31|DLatch0|inst1~1 , inst|inst42|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst33|DLatch0|inst1~1 , inst|inst42|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst35|DLatch0|inst1~1 , inst|inst42|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst|DLatch0|inst1~1 , inst|inst42|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|\adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0] , auto_signaltap_0|acq_data_in_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[1] , auto_signaltap_0|acq_data_in_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2] , auto_signaltap_0|acq_data_in_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3] , auto_signaltap_0|acq_data_in_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_Adress[2]~I , Arena_Adress[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_octalBits[7]~I , Arena_octalBits[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[1]~I , Arena_button[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[2]~I , Arena_button[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[3]~I , Arena_button[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_stp_external_clock_0~I , auto_stp_external_clock_0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_stp_external_clock_0~clkctrl , auto_stp_external_clock_0~clkctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[0]~feeder , auto_signaltap_0|acq_data_in_reg[0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[3]~feeder , auto_signaltap_0|acq_data_in_reg[3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_data_in_reg[2]~feeder , auto_signaltap_0|acq_data_in_reg[2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_octalBits[3]~I , Arena_octalBits[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[0]~I , Arena_button[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet0[3] , inst|inst|Arena_octet0[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst26|DLatch0|inst1~1 , inst|inst14|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_WE~I , Arena_WE, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_CS~I , Arena_CS, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst26|DLatch1|inst1~1 , inst|inst14|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst26|DLatch1|inst1~2 , inst|inst14|inst26|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_Adress[3]~I , Arena_Adress[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_Adress[0]~I , Arena_Adress[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_Adress[1]~I , Arena_Adress[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~4 , inst|inst10|Mux15~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst25|DLatch1|inst1~1 , inst|inst14|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst25|DLatch1|inst1~2 , inst|inst14|inst25|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~2 , inst|inst14|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst22|DLatch0|inst1~1 , inst|inst14|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst22|DLatch1|inst1~2 , inst|inst14|inst22|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|DLatch1|inst1~1 , inst|inst14|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|DLatch0|inst1~1 , inst|inst14|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|DLatch1|inst1~2 , inst|inst14|inst2|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~1 , inst|inst10|Mux15~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~0 , inst|inst14|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~2 , inst|inst10|Mux15~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst23|DLatch1|inst1~1 , inst|inst14|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst23|DLatch0|inst1~1 , inst|inst14|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst23|DLatch1|inst1~2 , inst|inst14|inst23|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~3 , inst|inst10|Mux15~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst24|DLatch1|inst1~1 , inst|inst14|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst24|DLatch0|inst1~1 , inst|inst14|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst24|DLatch1|inst1~2 , inst|inst14|inst24|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~1 , inst|inst14|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~4 , inst|inst14|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_OE~I , Arena_OE, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~15 , inst|inst10|Mux15~15, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst|DLatch1|inst1~1 , inst|inst14|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst|DLatch0|inst1~1 , inst|inst14|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst|DLatch1|inst1~2 , inst|inst14|inst|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~14 , inst|inst10|Mux15~14, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst35|DLatch1|inst1~1 , inst|inst14|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst35|DLatch0|inst1~1 , inst|inst14|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst35|DLatch1|inst1~2 , inst|inst14|inst35|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~8 , inst|inst14|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~8 , inst|inst10|Mux15~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst29|DLatch1|inst1~1 , inst|inst14|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst29|DLatch0|inst1~1 , inst|inst14|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst29|DLatch1|inst1~2 , inst|inst14|inst29|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~9 , inst|inst10|Mux15~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst30|DLatch1|inst1~1 , inst|inst14|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst30|DLatch1|inst1~2 , inst|inst14|inst30|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~5 , inst|inst14|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~13 , inst|inst10|Mux15~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~12 , inst|inst10|Mux15~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst34|DLatch1|inst1~1 , inst|inst14|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst34|DLatch1|inst1~2 , inst|inst14|inst34|DLatch1|inst1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~7 , inst|inst14|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst2|inst~9 , inst|inst14|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst7~2 , inst|inst7~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_octalBits[2]~I , Arena_octalBits[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet0[2] , inst|inst|Arena_octet0[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~6 , inst|inst10|Mux15~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst27|DLatch1|inst1~1 , inst|inst14|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst27|DLatch0|inst1~1 , inst|inst13|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst27|DLatch1|inst1~1 , inst|inst13|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~7 , inst|inst10|Mux15~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst28|DLatch1|inst1~1 , inst|inst14|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst28|DLatch0|inst1~1 , inst|inst13|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst28|DLatch1|inst1~1 , inst|inst13|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~3 , inst|inst13|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst26|DLatch0|inst1~1 , inst|inst13|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst26|DLatch1|inst1~1 , inst|inst13|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~5 , inst|inst10|Mux15~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~2 , inst|inst13|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst22|DLatch1|inst1~1 , inst|inst14|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst22|DLatch1|inst1~1 , inst|inst13|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~0 , inst|inst10|Mux15~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~0 , inst|inst13|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~4 , inst|inst13|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst29|DLatch0|inst1~1 , inst|inst13|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst29|DLatch1|inst1~1 , inst|inst13|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~5 , inst|inst13|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst35|DLatch0|inst1~1 , inst|inst13|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst35|DLatch1|inst1~1 , inst|inst13|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst|DLatch0|inst1~1 , inst|inst13|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst|DLatch1|inst1~1 , inst|inst13|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~8 , inst|inst13|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst34|DLatch0|inst1~1 , inst|inst13|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst34|DLatch1|inst1~1 , inst|inst13|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst33|DLatch1|inst1~1 , inst|inst14|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst33|DLatch0|inst1~1 , inst|inst13|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst33|DLatch1|inst1~1 , inst|inst13|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~7 , inst|inst13|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst13|inst2|inst~9 , inst|inst13|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst6~2 , inst|inst6~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_octalBits[0]~I , Arena_octalBits[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet0[0] , inst|inst|Arena_octet0[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst26|DLatch0|inst1~1 , inst|inst11|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst26|DLatch1|inst1~1 , inst|inst11|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst25|DLatch1|inst1~1 , inst|inst11|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|inst~2 , inst|inst11|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|DLatch0|inst1~1 , inst|inst11|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|DLatch1|inst1~1 , inst|inst11|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst22|DLatch0|inst1~1 , inst|inst11|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst22|DLatch1|inst1~1 , inst|inst11|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|inst~0 , inst|inst11|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst24|DLatch1|inst1~1 , inst|inst11|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|inst~1 , inst|inst11|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|inst~4 , inst|inst11|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst34|DLatch0|inst1~1 , inst|inst11|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst34|DLatch1|inst1~1 , inst|inst11|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst33|DLatch0|inst1~1 , inst|inst11|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst33|DLatch1|inst1~1 , inst|inst11|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|inst~7 , inst|inst11|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst35|DLatch1|inst1~1 , inst|inst11|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst|DLatch0|inst1~1 , inst|inst11|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst|DLatch1|inst1~1 , inst|inst11|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|inst~8 , inst|inst11|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~11 , inst|inst10|Mux15~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst32|DLatch1|inst1~1 , inst|inst14|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst32|DLatch0|inst1~1 , inst|inst11|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst32|DLatch1|inst1~1 , inst|inst11|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst14|inst31|DLatch1|inst1~1 , inst|inst14|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst31|DLatch1|inst1~1 , inst|inst11|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|inst~6 , inst|inst11|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst11|inst2|inst~9 , inst|inst11|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst4~2 , inst|inst4~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst25|DLatch1|inst1~1 , inst|inst12|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_octalBits[1]~I , Arena_octalBits[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet0[1] , inst|inst|Arena_octet0[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst26|DLatch0|inst1~1 , inst|inst12|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst26|DLatch1|inst1~1 , inst|inst12|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~2 , inst|inst12|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|DLatch0|inst1~1 , inst|inst12|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|DLatch1|inst1~1 , inst|inst12|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~0 , inst|inst12|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst23|DLatch0|inst1~1 , inst|inst12|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst23|DLatch1|inst1~1 , inst|inst12|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~1 , inst|inst12|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~4 , inst|inst12|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst10|Mux15~10 , inst|inst10|Mux15~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst31|DLatch0|inst1~1 , inst|inst12|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst31|DLatch1|inst1~1 , inst|inst12|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst32|DLatch0|inst1~1 , inst|inst12|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst32|DLatch1|inst1~1 , inst|inst12|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~6 , inst|inst12|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst34|DLatch1|inst1~1 , inst|inst12|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst33|DLatch0|inst1~1 , inst|inst12|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst33|DLatch1|inst1~1 , inst|inst12|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~7 , inst|inst12|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst29|DLatch0|inst1~1 , inst|inst12|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst29|DLatch1|inst1~1 , inst|inst12|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst30|DLatch0|inst1~1 , inst|inst12|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst30|DLatch1|inst1~1 , inst|inst12|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~5 , inst|inst12|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst12|inst2|inst~9 , inst|inst12|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst5~2 , inst|inst5~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst2|Mux0~0 , inst2|Mux0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_octalBits[6]~I , Arena_octalBits[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet0[6] , inst|inst|Arena_octet0[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst24|DLatch0|inst1~1 , inst|inst17|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst24|DLatch1|inst1~1 , inst|inst17|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst23|DLatch0|inst1~1 , inst|inst17|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst23|DLatch1|inst1~1 , inst|inst17|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~1 , inst|inst17|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst27|DLatch0|inst1~1 , inst|inst17|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst27|DLatch1|inst1~1 , inst|inst17|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst28|DLatch1|inst1~1 , inst|inst17|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~3 , inst|inst17|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|DLatch0|inst1~1 , inst|inst17|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|DLatch1|inst1~1 , inst|inst17|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst22|DLatch0|inst1~1 , inst|inst17|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst22|DLatch1|inst1~1 , inst|inst17|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~0 , inst|inst17|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~4 , inst|inst17|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst|DLatch0|inst1~1 , inst|inst17|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst|DLatch1|inst1~1 , inst|inst17|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst35|DLatch0|inst1~1 , inst|inst17|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst35|DLatch1|inst1~1 , inst|inst17|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~8 , inst|inst17|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst29|DLatch0|inst1~1 , inst|inst17|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst29|DLatch1|inst1~1 , inst|inst17|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~5 , inst|inst17|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst32|DLatch0|inst1~1 , inst|inst17|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst32|DLatch1|inst1~1 , inst|inst17|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst31|DLatch0|inst1~1 , inst|inst17|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst31|DLatch1|inst1~1 , inst|inst17|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~6 , inst|inst17|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst17|inst2|inst~9 , inst|inst17|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst45~2 , inst|inst45~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet0[7] , inst|inst|Arena_octet0[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst29|DLatch0|inst1~1 , inst|inst18|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst29|DLatch1|inst1~1 , inst|inst18|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~5 , inst|inst18|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst|DLatch0|inst1~1 , inst|inst18|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst|DLatch1|inst1~1 , inst|inst18|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst35|DLatch0|inst1~1 , inst|inst18|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst35|DLatch1|inst1~1 , inst|inst18|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~8 , inst|inst18|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst33|DLatch0|inst1~1 , inst|inst18|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst33|DLatch1|inst1~1 , inst|inst18|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst34|DLatch0|inst1~1 , inst|inst18|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst34|DLatch1|inst1~1 , inst|inst18|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~7 , inst|inst18|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~9 , inst|inst18|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|DLatch0|inst1~1 , inst|inst18|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|DLatch1|inst1~1 , inst|inst18|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst22|DLatch0|inst1~1 , inst|inst18|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst22|DLatch1|inst1~1 , inst|inst18|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~0 , inst|inst18|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst28|DLatch0|inst1~1 , inst|inst18|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst28|DLatch1|inst1~1 , inst|inst18|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~3 , inst|inst18|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst23|DLatch1|inst1~1 , inst|inst18|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~1 , inst|inst18|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst18|inst2|inst~4 , inst|inst18|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst46~2 , inst|inst46~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst32|DLatch0|inst1~1 , inst|inst16|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst32|DLatch1|inst1~1 , inst|inst16|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~6 , inst|inst16|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_octalBits[5]~I , Arena_octalBits[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet0[5] , inst|inst|Arena_octet0[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst35|DLatch0|inst1~1 , inst|inst16|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst35|DLatch1|inst1~1 , inst|inst16|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~8 , inst|inst16|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst33|DLatch0|inst1~1 , inst|inst16|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst33|DLatch1|inst1~1 , inst|inst16|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~7 , inst|inst16|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~9 , inst|inst16|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst25|DLatch0|inst1~1 , inst|inst16|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst25|DLatch1|inst1~1 , inst|inst16|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst26|DLatch0|inst1~1 , inst|inst16|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst26|DLatch1|inst1~1 , inst|inst16|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~2 , inst|inst16|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst23|DLatch0|inst1~1 , inst|inst16|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst23|DLatch1|inst1~1 , inst|inst16|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst24|DLatch0|inst1~1 , inst|inst16|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst24|DLatch1|inst1~1 , inst|inst16|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~1 , inst|inst16|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|DLatch0|inst1~1 , inst|inst16|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|DLatch1|inst1~1 , inst|inst16|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~0 , inst|inst16|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst16|inst2|inst~4 , inst|inst16|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst44~2 , inst|inst44~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_octalBits[4]~I , Arena_octalBits[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet0[4] , inst|inst|Arena_octet0[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst22|DLatch0|inst1~1 , inst|inst15|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst22|DLatch1|inst1~1 , inst|inst15|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|DLatch0|inst1~1 , inst|inst15|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|DLatch1|inst1~1 , inst|inst15|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~0 , inst|inst15|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst27|DLatch0|inst1~1 , inst|inst15|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst27|DLatch1|inst1~1 , inst|inst15|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst28|DLatch0|inst1~1 , inst|inst15|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst28|DLatch1|inst1~1 , inst|inst15|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~3 , inst|inst15|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst26|DLatch0|inst1~1 , inst|inst15|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst26|DLatch1|inst1~1 , inst|inst15|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst25|DLatch0|inst1~1 , inst|inst15|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst25|DLatch1|inst1~1 , inst|inst15|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~2 , inst|inst15|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~4 , inst|inst15|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst35|DLatch0|inst1~1 , inst|inst15|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst35|DLatch1|inst1~1 , inst|inst15|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst|DLatch0|inst1~1 , inst|inst15|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst|DLatch1|inst1~1 , inst|inst15|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~8 , inst|inst15|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst33|DLatch0|inst1~1 , inst|inst15|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst33|DLatch1|inst1~1 , inst|inst15|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst34|DLatch0|inst1~1 , inst|inst15|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst34|DLatch1|inst1~1 , inst|inst15|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~7 , inst|inst15|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst29|DLatch0|inst1~1 , inst|inst15|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst29|DLatch1|inst1~1 , inst|inst15|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst30|DLatch0|inst1~1 , inst|inst15|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst30|DLatch1|inst1~1 , inst|inst15|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~5 , inst|inst15|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst15|inst2|inst~9 , inst|inst15|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst43~2 , inst|inst43~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst1|Mux0~0 , inst1|Mux0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst2|Mux1~0 , inst2|Mux1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst2|Mux2~0 , inst2|Mux2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst2|Mux3~0 , inst2|Mux3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst2|Mux4~0 , inst2|Mux4~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst2|Mux5~0 , inst2|Mux5~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst2|Mux6~0 , inst2|Mux6~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst1|Mux1~0 , inst1|Mux1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst1|Mux2~0 , inst1|Mux2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst1|Mux3~0 , inst1|Mux3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst1|Mux4~0 , inst1|Mux4~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst1|Mux5~0 , inst1|Mux5~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst1|Mux6~0 , inst1|Mux6~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst30|DLatch0|inst1~1 , inst|inst19|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst30|DLatch1|inst1~1 , inst|inst19|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst29|DLatch0|inst1~1 , inst|inst19|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst29|DLatch1|inst1~1 , inst|inst19|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~5 , inst|inst19|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst34|DLatch0|inst1~1 , inst|inst19|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst34|DLatch1|inst1~1 , inst|inst19|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst33|DLatch0|inst1~1 , inst|inst19|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst33|DLatch1|inst1~1 , inst|inst19|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~7 , inst|inst19|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[1]~clk_delay_ctrl , Arena_button[1]~clk_delay_ctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[1]~clkctrl , Arena_button[1]~clkctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet1[0] , inst|inst|Arena_octet1[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst35|DLatch0|inst1~1 , inst|inst19|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst35|DLatch1|inst1~1 , inst|inst19|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst|DLatch0|inst1~1 , inst|inst19|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst|DLatch1|inst1~1 , inst|inst19|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~8 , inst|inst19|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst19|inst2|inst~9 , inst|inst19|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst47~2 , inst|inst47~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet1[2] , inst|inst|Arena_octet1[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst34|DLatch0|inst1~1 , inst|inst21|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst34|DLatch1|inst1~1 , inst|inst21|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~7 , inst|inst21|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst|DLatch0|inst1~1 , inst|inst21|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst|DLatch1|inst1~1 , inst|inst21|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst35|DLatch0|inst1~1 , inst|inst21|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst35|DLatch1|inst1~1 , inst|inst21|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~8 , inst|inst21|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst29|DLatch0|inst1~1 , inst|inst21|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst29|DLatch1|inst1~1 , inst|inst21|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst30|DLatch0|inst1~1 , inst|inst21|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst30|DLatch1|inst1~1 , inst|inst21|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~5 , inst|inst21|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst21|inst2|inst~9 , inst|inst21|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst49~2 , inst|inst49~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet1[3] , inst|inst|Arena_octet1[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|DLatch0|inst1~1 , inst|inst22|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|DLatch1|inst1~1 , inst|inst22|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst22|DLatch0|inst1~1 , inst|inst22|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst22|DLatch1|inst1~1 , inst|inst22|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~0 , inst|inst22|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst26|DLatch1|inst1~1 , inst|inst22|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~2 , inst|inst22|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst24|DLatch0|inst1~1 , inst|inst22|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst24|DLatch1|inst1~1 , inst|inst22|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst23|DLatch1|inst1~1 , inst|inst22|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~1 , inst|inst22|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst22|inst2|inst~4 , inst|inst22|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst50~2 , inst|inst50~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet1[1] , inst|inst|Arena_octet1[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst33|DLatch0|inst1~1 , inst|inst20|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst33|DLatch1|inst1~1 , inst|inst20|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst34|DLatch0|inst1~1 , inst|inst20|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst34|DLatch1|inst1~1 , inst|inst20|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~7 , inst|inst20|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst35|DLatch0|inst1~1 , inst|inst20|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst35|DLatch1|inst1~1 , inst|inst20|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst|DLatch0|inst1~1 , inst|inst20|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst|DLatch1|inst1~1 , inst|inst20|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~8 , inst|inst20|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst29|DLatch0|inst1~1 , inst|inst20|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst29|DLatch1|inst1~1 , inst|inst20|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst30|DLatch0|inst1~1 , inst|inst20|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst30|DLatch1|inst1~1 , inst|inst20|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~5 , inst|inst20|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst20|inst2|inst~9 , inst|inst20|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst48~2 , inst|inst48~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst3|Mux0~0 , inst3|Mux0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst3|Mux1~0 , inst3|Mux1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst3|Mux2~0 , inst3|Mux2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst3|Mux3~0 , inst3|Mux3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst3|Mux4~0 , inst3|Mux4~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst3|Mux5~0 , inst3|Mux5~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst3|Mux6~0 , inst3|Mux6~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet1[4] , inst|inst|Arena_octet1[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst26|DLatch0|inst1~1 , inst|inst23|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst26|DLatch1|inst1~1 , inst|inst23|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst25|DLatch0|inst1~1 , inst|inst23|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst25|DLatch1|inst1~1 , inst|inst23|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~2 , inst|inst23|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst27|DLatch0|inst1~1 , inst|inst23|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst27|DLatch1|inst1~1 , inst|inst23|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst28|DLatch0|inst1~1 , inst|inst23|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst28|DLatch1|inst1~1 , inst|inst23|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~3 , inst|inst23|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|DLatch0|inst1~1 , inst|inst23|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|DLatch1|inst1~1 , inst|inst23|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst22|DLatch0|inst1~1 , inst|inst23|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst22|DLatch1|inst1~1 , inst|inst23|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~0 , inst|inst23|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~4 , inst|inst23|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst|DLatch0|inst1~1 , inst|inst23|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst|DLatch1|inst1~1 , inst|inst23|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst35|DLatch0|inst1~1 , inst|inst23|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst35|DLatch1|inst1~1 , inst|inst23|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~8 , inst|inst23|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst31|DLatch0|inst1~1 , inst|inst23|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst31|DLatch1|inst1~1 , inst|inst23|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~6 , inst|inst23|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst33|DLatch0|inst1~1 , inst|inst23|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst33|DLatch1|inst1~1 , inst|inst23|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst34|DLatch0|inst1~1 , inst|inst23|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst34|DLatch1|inst1~1 , inst|inst23|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~7 , inst|inst23|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst23|inst2|inst~9 , inst|inst23|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst51~2 , inst|inst51~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet1[6] , inst|inst|Arena_octet1[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|DLatch0|inst1~1 , inst|inst25|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|DLatch1|inst1~1 , inst|inst25|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~0 , inst|inst25|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst27|DLatch0|inst1~1 , inst|inst25|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst27|DLatch1|inst1~1 , inst|inst25|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst28|DLatch0|inst1~1 , inst|inst25|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst28|DLatch1|inst1~1 , inst|inst25|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~3 , inst|inst25|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst25|DLatch0|inst1~1 , inst|inst25|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst25|DLatch1|inst1~1 , inst|inst25|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst26|DLatch0|inst1~1 , inst|inst25|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst26|DLatch1|inst1~1 , inst|inst25|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~2 , inst|inst25|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~4 , inst|inst25|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst35|DLatch0|inst1~1 , inst|inst25|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst35|DLatch1|inst1~1 , inst|inst25|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst|DLatch0|inst1~1 , inst|inst25|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst|DLatch1|inst1~1 , inst|inst25|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~8 , inst|inst25|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst29|DLatch1|inst1~1 , inst|inst25|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~5 , inst|inst25|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst31|DLatch0|inst1~1 , inst|inst25|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst31|DLatch1|inst1~1 , inst|inst25|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst32|DLatch0|inst1~1 , inst|inst25|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst32|DLatch1|inst1~1 , inst|inst25|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~6 , inst|inst25|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst25|inst2|inst~9 , inst|inst25|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst53~2 , inst|inst53~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet1[5] , inst|inst|Arena_octet1[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst35|DLatch0|inst1~1 , inst|inst24|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst35|DLatch1|inst1~1 , inst|inst24|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst|DLatch0|inst1~1 , inst|inst24|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst|DLatch1|inst1~1 , inst|inst24|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~8 , inst|inst24|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst29|DLatch1|inst1~1 , inst|inst24|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~5 , inst|inst24|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst33|DLatch0|inst1~1 , inst|inst24|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst33|DLatch1|inst1~1 , inst|inst24|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~7 , inst|inst24|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~9 , inst|inst24|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst26|DLatch1|inst1~1 , inst|inst24|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst25|DLatch1|inst1~1 , inst|inst24|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~2 , inst|inst24|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst28|DLatch1|inst1~1 , inst|inst24|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst27|DLatch0|inst1~1 , inst|inst24|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst27|DLatch1|inst1~1 , inst|inst24|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~3 , inst|inst24|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|DLatch0|inst1~1 , inst|inst24|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|DLatch1|inst1~1 , inst|inst24|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst22|DLatch0|inst1~1 , inst|inst24|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst22|DLatch1|inst1~1 , inst|inst24|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~0 , inst|inst24|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst24|inst2|inst~4 , inst|inst24|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst52~2 , inst|inst52~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet1[7] , inst|inst|Arena_octet1[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst22|DLatch0|inst1~1 , inst|inst26|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst22|DLatch1|inst1~1 , inst|inst26|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|DLatch0|inst1~1 , inst|inst26|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|DLatch1|inst1~1 , inst|inst26|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~0 , inst|inst26|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst27|DLatch0|inst1~1 , inst|inst26|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst27|DLatch1|inst1~1 , inst|inst26|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst28|DLatch0|inst1~1 , inst|inst26|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst28|DLatch1|inst1~1 , inst|inst26|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~3 , inst|inst26|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst23|DLatch1|inst1~1 , inst|inst26|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~1 , inst|inst26|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~4 , inst|inst26|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst|DLatch0|inst1~1 , inst|inst26|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst|DLatch1|inst1~1 , inst|inst26|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst35|DLatch1|inst1~1 , inst|inst26|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~8 , inst|inst26|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst33|DLatch0|inst1~1 , inst|inst26|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst33|DLatch1|inst1~1 , inst|inst26|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst34|DLatch0|inst1~1 , inst|inst26|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst34|DLatch1|inst1~1 , inst|inst26|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~7 , inst|inst26|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst29|DLatch0|inst1~1 , inst|inst26|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst29|DLatch1|inst1~1 , inst|inst26|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst30|DLatch0|inst1~1 , inst|inst26|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst30|DLatch1|inst1~1 , inst|inst26|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~5 , inst|inst26|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst26|inst2|inst~9 , inst|inst26|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst54~2 , inst|inst54~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst4|Mux0~0 , inst4|Mux0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst4|Mux1~0 , inst4|Mux1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst4|Mux2~0 , inst4|Mux2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst4|Mux3~0 , inst4|Mux3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst4|Mux4~0 , inst4|Mux4~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst4|Mux5~0 , inst4|Mux5~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst4|Mux6~0 , inst4|Mux6~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[2]~clk_delay_ctrl , Arena_button[2]~clk_delay_ctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[2]~clkctrl , Arena_button[2]~clkctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet2[0] , inst|inst|Arena_octet2[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst34|DLatch0|inst1~1 , inst|inst27|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst34|DLatch1|inst1~1 , inst|inst27|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst33|DLatch1|inst1~1 , inst|inst27|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~7 , inst|inst27|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst32|DLatch0|inst1~1 , inst|inst27|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst32|DLatch1|inst1~1 , inst|inst27|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst31|DLatch0|inst1~1 , inst|inst27|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst31|DLatch1|inst1~1 , inst|inst27|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~6 , inst|inst27|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst30|DLatch0|inst1~1 , inst|inst27|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst30|DLatch1|inst1~1 , inst|inst27|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst29|DLatch1|inst1~1 , inst|inst27|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~5 , inst|inst27|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~9 , inst|inst27|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst26|DLatch0|inst1~1 , inst|inst27|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst26|DLatch1|inst1~1 , inst|inst27|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~2 , inst|inst27|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst27|DLatch1|inst1~1 , inst|inst27|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst28|DLatch0|inst1~1 , inst|inst27|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst28|DLatch1|inst1~1 , inst|inst27|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~3 , inst|inst27|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst24|DLatch0|inst1~1 , inst|inst27|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst24|DLatch1|inst1~1 , inst|inst27|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~1 , inst|inst27|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst27|inst2|inst~4 , inst|inst27|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst55~2 , inst|inst55~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet2[1] , inst|inst|Arena_octet2[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst26|DLatch0|inst1~1 , inst|inst28|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst26|DLatch1|inst1~1 , inst|inst28|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst25|DLatch1|inst1~1 , inst|inst28|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~2 , inst|inst28|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst23|DLatch0|inst1~1 , inst|inst28|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst23|DLatch1|inst1~1 , inst|inst28|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~1 , inst|inst28|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst22|DLatch0|inst1~1 , inst|inst28|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst22|DLatch1|inst1~1 , inst|inst28|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|DLatch0|inst1~1 , inst|inst28|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|DLatch1|inst1~1 , inst|inst28|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~0 , inst|inst28|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~4 , inst|inst28|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst34|DLatch0|inst1~1 , inst|inst28|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst34|DLatch1|inst1~1 , inst|inst28|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~7 , inst|inst28|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst30|DLatch0|inst1~1 , inst|inst28|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst30|DLatch1|inst1~1 , inst|inst28|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~5 , inst|inst28|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst32|DLatch0|inst1~1 , inst|inst28|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst32|DLatch1|inst1~1 , inst|inst28|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~6 , inst|inst28|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst28|inst2|inst~9 , inst|inst28|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst56~2 , inst|inst56~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet2[3] , inst|inst|Arena_octet2[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst31|DLatch0|inst1~1 , inst|inst30|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst31|DLatch1|inst1~1 , inst|inst30|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst32|DLatch0|inst1~1 , inst|inst30|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst32|DLatch1|inst1~1 , inst|inst30|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~6 , inst|inst30|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst34|DLatch0|inst1~1 , inst|inst30|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst34|DLatch1|inst1~1 , inst|inst30|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst33|DLatch1|inst1~1 , inst|inst30|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~7 , inst|inst30|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst29|DLatch1|inst1~1 , inst|inst30|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~5 , inst|inst30|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~9 , inst|inst30|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst24|DLatch0|inst1~1 , inst|inst30|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst24|DLatch1|inst1~1 , inst|inst30|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~1 , inst|inst30|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst28|DLatch0|inst1~1 , inst|inst30|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst28|DLatch1|inst1~1 , inst|inst30|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst27|DLatch0|inst1~1 , inst|inst30|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst27|DLatch1|inst1~1 , inst|inst30|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~3 , inst|inst30|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|DLatch1|inst1~1 , inst|inst30|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~0 , inst|inst30|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst30|inst2|inst~4 , inst|inst30|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst58~2 , inst|inst58~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet2[2] , inst|inst|Arena_octet2[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst26|DLatch0|inst1~1 , inst|inst29|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst26|DLatch1|inst1~1 , inst|inst29|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst25|DLatch0|inst1~1 , inst|inst29|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst25|DLatch1|inst1~1 , inst|inst29|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~2 , inst|inst29|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst28|DLatch0|inst1~1 , inst|inst29|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst28|DLatch1|inst1~1 , inst|inst29|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst27|DLatch1|inst1~1 , inst|inst29|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~3 , inst|inst29|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst23|DLatch0|inst1~1 , inst|inst29|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst23|DLatch1|inst1~1 , inst|inst29|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~1 , inst|inst29|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~4 , inst|inst29|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst31|DLatch0|inst1~1 , inst|inst29|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst31|DLatch1|inst1~1 , inst|inst29|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst32|DLatch0|inst1~1 , inst|inst29|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst32|DLatch1|inst1~1 , inst|inst29|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~6 , inst|inst29|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst35|DLatch0|inst1~1 , inst|inst29|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst35|DLatch1|inst1~1 , inst|inst29|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~8 , inst|inst29|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst29|DLatch1|inst1~1 , inst|inst29|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst30|DLatch0|inst1~1 , inst|inst29|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst30|DLatch1|inst1~1 , inst|inst29|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~5 , inst|inst29|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst29|inst2|inst~9 , inst|inst29|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst57~2 , inst|inst57~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst5|Mux0~0 , inst5|Mux0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst5|Mux1~0 , inst5|Mux1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst5|Mux2~0 , inst5|Mux2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst5|Mux3~0 , inst5|Mux3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst5|Mux4~0 , inst5|Mux4~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst5|Mux5~0 , inst5|Mux5~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst5|Mux6~0 , inst5|Mux6~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst28|DLatch0|inst1~1 , inst|inst34|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst28|DLatch1|inst1~1 , inst|inst34|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst27|DLatch0|inst1~1 , inst|inst34|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst27|DLatch1|inst1~1 , inst|inst34|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~3 , inst|inst34|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst22|DLatch0|inst1~1 , inst|inst34|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst22|DLatch1|inst1~1 , inst|inst34|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|DLatch0|inst1~1 , inst|inst34|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|DLatch1|inst1~1 , inst|inst34|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~0 , inst|inst34|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst23|DLatch0|inst1~1 , inst|inst34|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst23|DLatch1|inst1~1 , inst|inst34|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst24|DLatch0|inst1~1 , inst|inst34|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst24|DLatch1|inst1~1 , inst|inst34|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~1 , inst|inst34|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~4 , inst|inst34|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet2[7] , inst|inst|Arena_octet2[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst30|DLatch0|inst1~1 , inst|inst34|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst30|DLatch1|inst1~1 , inst|inst34|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst29|DLatch0|inst1~1 , inst|inst34|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst29|DLatch1|inst1~1 , inst|inst34|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~5 , inst|inst34|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst33|DLatch0|inst1~1 , inst|inst34|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst33|DLatch1|inst1~1 , inst|inst34|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~7 , inst|inst34|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst35|DLatch0|inst1~1 , inst|inst34|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst35|DLatch1|inst1~1 , inst|inst34|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst|DLatch0|inst1~1 , inst|inst34|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst|DLatch1|inst1~1 , inst|inst34|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~8 , inst|inst34|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst34|inst2|inst~9 , inst|inst34|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst62~2 , inst|inst62~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|DLatch0|inst1~1 , inst|inst33|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|DLatch1|inst1~1 , inst|inst33|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~0 , inst|inst33|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst26|DLatch0|inst1~1 , inst|inst33|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst26|DLatch1|inst1~1 , inst|inst33|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~2 , inst|inst33|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst24|DLatch0|inst1~1 , inst|inst33|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst24|DLatch1|inst1~1 , inst|inst33|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~1 , inst|inst33|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~4 , inst|inst33|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet2[6] , inst|inst|Arena_octet2[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst32|DLatch0|inst1~1 , inst|inst33|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst32|DLatch1|inst1~1 , inst|inst33|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst31|DLatch0|inst1~1 , inst|inst33|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst31|DLatch1|inst1~1 , inst|inst33|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~6 , inst|inst33|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst29|DLatch1|inst1~1 , inst|inst33|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~5 , inst|inst33|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst35|DLatch0|inst1~1 , inst|inst33|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst35|DLatch1|inst1~1 , inst|inst33|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst|DLatch0|inst1~1 , inst|inst33|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst|DLatch1|inst1~1 , inst|inst33|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~8 , inst|inst33|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst33|inst2|inst~9 , inst|inst33|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst61~2 , inst|inst61~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet2[5] , inst|inst|Arena_octet2[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst24|DLatch0|inst1~1 , inst|inst32|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst24|DLatch1|inst1~1 , inst|inst32|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~1 , inst|inst32|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst27|DLatch0|inst1~1 , inst|inst32|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst27|DLatch1|inst1~1 , inst|inst32|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~3 , inst|inst32|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst25|DLatch0|inst1~1 , inst|inst32|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst25|DLatch1|inst1~1 , inst|inst32|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~2 , inst|inst32|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~4 , inst|inst32|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst30|DLatch0|inst1~1 , inst|inst32|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst30|DLatch1|inst1~1 , inst|inst32|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst29|DLatch0|inst1~1 , inst|inst32|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst29|DLatch1|inst1~1 , inst|inst32|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~5 , inst|inst32|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst32|DLatch1|inst1~1 , inst|inst32|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~6 , inst|inst32|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst|DLatch0|inst1~1 , inst|inst32|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst|DLatch1|inst1~1 , inst|inst32|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst35|DLatch0|inst1~1 , inst|inst32|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst35|DLatch1|inst1~1 , inst|inst32|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~8 , inst|inst32|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst32|inst2|inst~9 , inst|inst32|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst60~2 , inst|inst60~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst26|DLatch1|inst1~1 , inst|inst31|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst25|DLatch1|inst1~1 , inst|inst31|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~2 , inst|inst31|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|DLatch1|inst1~1 , inst|inst31|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~0 , inst|inst31|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet2[4] , inst|inst|Arena_octet2[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst28|DLatch0|inst1~1 , inst|inst31|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst28|DLatch1|inst1~1 , inst|inst31|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~3 , inst|inst31|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~4 , inst|inst31|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst30|DLatch0|inst1~1 , inst|inst31|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst30|DLatch1|inst1~1 , inst|inst31|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~5 , inst|inst31|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst|DLatch0|inst1~1 , inst|inst31|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst|DLatch1|inst1~1 , inst|inst31|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst35|DLatch0|inst1~1 , inst|inst31|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst35|DLatch1|inst1~1 , inst|inst31|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~8 , inst|inst31|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst34|DLatch1|inst1~1 , inst|inst31|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst33|DLatch0|inst1~1 , inst|inst31|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst33|DLatch1|inst1~1 , inst|inst31|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~7 , inst|inst31|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst31|inst2|inst~9 , inst|inst31|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst59~2 , inst|inst59~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst6|Mux0~0 , inst6|Mux0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst6|Mux1~0 , inst6|Mux1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst6|Mux2~0 , inst6|Mux2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst6|Mux3~0 , inst6|Mux3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst6|Mux4~0 , inst6|Mux4~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst6|Mux5~0 , inst6|Mux5~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst6|Mux6~0 , inst6|Mux6~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst25|DLatch1|inst1~1 , inst|inst37|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[3]~clk_delay_ctrl , Arena_button[3]~clk_delay_ctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_button[3]~clkctrl , Arena_button[3]~clkctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet3[2] , inst|inst|Arena_octet3[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst26|DLatch0|inst1~1 , inst|inst37|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst26|DLatch1|inst1~1 , inst|inst37|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~2 , inst|inst37|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|DLatch1|inst1~1 , inst|inst37|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst22|DLatch1|inst1~1 , inst|inst37|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~0 , inst|inst37|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst23|DLatch1|inst1~1 , inst|inst37|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst24|DLatch0|inst1~1 , inst|inst37|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst24|DLatch1|inst1~1 , inst|inst37|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~1 , inst|inst37|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~4 , inst|inst37|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst30|DLatch0|inst1~1 , inst|inst37|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst30|DLatch1|inst1~1 , inst|inst37|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst29|DLatch0|inst1~1 , inst|inst37|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst29|DLatch1|inst1~1 , inst|inst37|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~5 , inst|inst37|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst34|DLatch0|inst1~1 , inst|inst37|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst34|DLatch1|inst1~1 , inst|inst37|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst33|DLatch0|inst1~1 , inst|inst37|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst33|DLatch1|inst1~1 , inst|inst37|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~7 , inst|inst37|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst32|DLatch0|inst1~1 , inst|inst37|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst32|DLatch1|inst1~1 , inst|inst37|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~6 , inst|inst37|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst37|inst2|inst~9 , inst|inst37|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst65~2 , inst|inst65~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst22|DLatch0|inst1~1 , inst|inst38|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst22|DLatch1|inst1~1 , inst|inst38|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~0 , inst|inst38|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst25|DLatch1|inst1~1 , inst|inst38|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst26|DLatch0|inst1~1 , inst|inst38|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst26|DLatch1|inst1~1 , inst|inst38|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~2 , inst|inst38|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet3[3] , inst|inst|Arena_octet3[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst24|DLatch0|inst1~1 , inst|inst38|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst24|DLatch1|inst1~1 , inst|inst38|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst23|DLatch1|inst1~1 , inst|inst38|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~1 , inst|inst38|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~4 , inst|inst38|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst31|DLatch0|inst1~1 , inst|inst38|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst31|DLatch1|inst1~1 , inst|inst38|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~6 , inst|inst38|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst|DLatch0|inst1~1 , inst|inst38|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst|DLatch1|inst1~1 , inst|inst38|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~8 , inst|inst38|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst29|DLatch0|inst1~1 , inst|inst38|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst29|DLatch1|inst1~1 , inst|inst38|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst30|DLatch0|inst1~1 , inst|inst38|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst30|DLatch1|inst1~1 , inst|inst38|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~5 , inst|inst38|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst38|inst2|inst~9 , inst|inst38|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst66~2 , inst|inst66~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet3[1] , inst|inst|Arena_octet3[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst26|DLatch0|inst1~1 , inst|inst36|inst26|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst26|DLatch1|inst1~1 , inst|inst36|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~2 , inst|inst36|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst27|DLatch0|inst1~1 , inst|inst36|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst27|DLatch1|inst1~1 , inst|inst36|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst28|DLatch0|inst1~1 , inst|inst36|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst28|DLatch1|inst1~1 , inst|inst36|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~3 , inst|inst36|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst22|DLatch1|inst1~1 , inst|inst36|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|DLatch1|inst1~1 , inst|inst36|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~0 , inst|inst36|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~4 , inst|inst36|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst30|DLatch0|inst1~1 , inst|inst36|inst30|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst30|DLatch1|inst1~1 , inst|inst36|inst30|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst29|DLatch0|inst1~1 , inst|inst36|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst29|DLatch1|inst1~1 , inst|inst36|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~5 , inst|inst36|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst|DLatch0|inst1~1 , inst|inst36|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst|DLatch1|inst1~1 , inst|inst36|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~8 , inst|inst36|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst31|DLatch0|inst1~1 , inst|inst36|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst31|DLatch1|inst1~1 , inst|inst36|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst32|DLatch0|inst1~1 , inst|inst36|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst32|DLatch1|inst1~1 , inst|inst36|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~6 , inst|inst36|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst36|inst2|inst~9 , inst|inst36|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst64~2 , inst|inst64~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet3[0] , inst|inst|Arena_octet3[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst32|DLatch0|inst1~1 , inst|inst35|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst32|DLatch1|inst1~1 , inst|inst35|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~6 , inst|inst35|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst33|DLatch1|inst1~1 , inst|inst35|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~7 , inst|inst35|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst35|DLatch1|inst1~1 , inst|inst35|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst|DLatch0|inst1~1 , inst|inst35|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst|DLatch1|inst1~1 , inst|inst35|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~8 , inst|inst35|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~9 , inst|inst35|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst24|DLatch1|inst1~1 , inst|inst35|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~1 , inst|inst35|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst27|DLatch0|inst1~1 , inst|inst35|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst27|DLatch1|inst1~1 , inst|inst35|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst28|DLatch0|inst1~1 , inst|inst35|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst28|DLatch1|inst1~1 , inst|inst35|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~3 , inst|inst35|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst22|DLatch0|inst1~1 , inst|inst35|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst22|DLatch1|inst1~1 , inst|inst35|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|DLatch0|inst1~1 , inst|inst35|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|DLatch1|inst1~1 , inst|inst35|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~0 , inst|inst35|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst35|inst2|inst~4 , inst|inst35|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst63~2 , inst|inst63~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst7|Mux0~0 , inst7|Mux0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst7|Mux1~0 , inst7|Mux1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst7|Mux2~0 , inst7|Mux2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst7|Mux3~0 , inst7|Mux3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst7|Mux4~0 , inst7|Mux4~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst7|Mux5~0 , inst7|Mux5~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst7|Mux6~0 , inst7|Mux6~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst23|DLatch1|inst1~1 , inst|inst42|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet3[7] , inst|inst|Arena_octet3[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst24|DLatch0|inst1~1 , inst|inst42|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst24|DLatch1|inst1~1 , inst|inst42|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~1 , inst|inst42|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|DLatch0|inst1~1 , inst|inst42|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|DLatch1|inst1~1 , inst|inst42|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~0 , inst|inst42|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst25|DLatch0|inst1~1 , inst|inst42|inst25|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst25|DLatch1|inst1~1 , inst|inst42|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst26|DLatch1|inst1~1 , inst|inst42|inst26|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~2 , inst|inst42|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~4 , inst|inst42|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst32|DLatch0|inst1~1 , inst|inst42|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst32|DLatch1|inst1~1 , inst|inst42|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~6 , inst|inst42|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst34|DLatch0|inst1~1 , inst|inst42|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst34|DLatch1|inst1~1 , inst|inst42|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst33|DLatch1|inst1~1 , inst|inst42|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~7 , inst|inst42|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst29|DLatch0|inst1~1 , inst|inst42|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst29|DLatch1|inst1~1 , inst|inst42|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~5 , inst|inst42|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst42|inst2|inst~9 , inst|inst42|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst70~2 , inst|inst70~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet3[4] , inst|inst|Arena_octet3[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst28|DLatch0|inst1~1 , inst|inst39|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst28|DLatch1|inst1~1 , inst|inst39|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~3 , inst|inst39|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|DLatch1|inst1~1 , inst|inst39|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~0 , inst|inst39|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst24|DLatch0|inst1~1 , inst|inst39|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst24|DLatch1|inst1~1 , inst|inst39|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst23|DLatch0|inst1~1 , inst|inst39|inst23|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst23|DLatch1|inst1~1 , inst|inst39|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~1 , inst|inst39|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~4 , inst|inst39|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst34|DLatch0|inst1~1 , inst|inst39|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst34|DLatch1|inst1~1 , inst|inst39|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst33|DLatch1|inst1~1 , inst|inst39|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~7 , inst|inst39|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst|DLatch0|inst1~1 , inst|inst39|inst|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst|DLatch1|inst1~1 , inst|inst39|inst|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst35|DLatch0|inst1~1 , inst|inst39|inst35|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst35|DLatch1|inst1~1 , inst|inst39|inst35|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~8 , inst|inst39|inst2|inst~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst29|DLatch0|inst1~1 , inst|inst39|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst29|DLatch1|inst1~1 , inst|inst39|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~5 , inst|inst39|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst39|inst2|inst~9 , inst|inst39|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst67~2 , inst|inst67~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst25|DLatch1|inst1~1 , inst|inst40|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~2 , inst|inst40|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet3[5] , inst|inst|Arena_octet3[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst22|DLatch0|inst1~1 , inst|inst40|inst22|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst22|DLatch1|inst1~1 , inst|inst40|inst22|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|DLatch0|inst1~1 , inst|inst40|inst2|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|DLatch1|inst1~1 , inst|inst40|inst2|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~0 , inst|inst40|inst2|inst~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst28|DLatch0|inst1~1 , inst|inst40|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst28|DLatch1|inst1~1 , inst|inst40|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst27|DLatch0|inst1~1 , inst|inst40|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst27|DLatch1|inst1~1 , inst|inst40|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~3 , inst|inst40|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~4 , inst|inst40|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst34|DLatch0|inst1~1 , inst|inst40|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst34|DLatch1|inst1~1 , inst|inst40|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst33|DLatch0|inst1~1 , inst|inst40|inst33|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst33|DLatch1|inst1~1 , inst|inst40|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~7 , inst|inst40|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst32|DLatch0|inst1~1 , inst|inst40|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst32|DLatch1|inst1~1 , inst|inst40|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst31|DLatch0|inst1~1 , inst|inst40|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst31|DLatch1|inst1~1 , inst|inst40|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~6 , inst|inst40|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst29|DLatch0|inst1~1 , inst|inst40|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst29|DLatch1|inst1~1 , inst|inst40|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~5 , inst|inst40|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst40|inst2|inst~9 , inst|inst40|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst68~2 , inst|inst68~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst|Arena_octet3[6] , inst|inst|Arena_octet3[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst31|DLatch0|inst1~1 , inst|inst41|inst31|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst31|DLatch1|inst1~1 , inst|inst41|inst31|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst32|DLatch0|inst1~1 , inst|inst41|inst32|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst32|DLatch1|inst1~1 , inst|inst41|inst32|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~6 , inst|inst41|inst2|inst~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst34|DLatch0|inst1~1 , inst|inst41|inst34|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst34|DLatch1|inst1~1 , inst|inst41|inst34|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst33|DLatch1|inst1~1 , inst|inst41|inst33|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~7 , inst|inst41|inst2|inst~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst29|DLatch0|inst1~1 , inst|inst41|inst29|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst29|DLatch1|inst1~1 , inst|inst41|inst29|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~5 , inst|inst41|inst2|inst~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~9 , inst|inst41|inst2|inst~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst28|DLatch0|inst1~1 , inst|inst41|inst28|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst28|DLatch1|inst1~1 , inst|inst41|inst28|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst27|DLatch0|inst1~1 , inst|inst41|inst27|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst27|DLatch1|inst1~1 , inst|inst41|inst27|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~3 , inst|inst41|inst2|inst~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst25|DLatch1|inst1~1 , inst|inst41|inst25|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~2 , inst|inst41|inst2|inst~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst23|DLatch1|inst1~1 , inst|inst41|inst23|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst24|DLatch0|inst1~1 , inst|inst41|inst24|DLatch0|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst24|DLatch1|inst1~1 , inst|inst41|inst24|DLatch1|inst1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~1 , inst|inst41|inst2|inst~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst41|inst2|inst~4 , inst|inst41|inst2|inst~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst|inst69~2 , inst|inst69~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst8|Mux0~0 , inst8|Mux0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst8|Mux1~0 , inst8|Mux1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst8|Mux2~0 , inst8|Mux2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst8|Mux3~0 , inst8|Mux3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst8|Mux4~0 , inst8|Mux4~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst8|Mux5~0 , inst8|Mux5~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \inst8|Mux6~0 , inst8|Mux6~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \altera_reserved_tms~I , altera_reserved_tms, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \altera_reserved_tck~I , altera_reserved_tck, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \altera_reserved_tdi~I , altera_reserved_tdi, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|~GND , auto_signaltap_0|~GND, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[0] , auto_signaltap_0|acq_trigger_in_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[1] , auto_signaltap_0|acq_trigger_in_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[2] , auto_signaltap_0|acq_trigger_in_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|acq_trigger_in_reg[3] , auto_signaltap_0|acq_trigger_in_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\builtin:ela_trigger_flow_mgr_entity|last_level_delayed, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:base_address[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:segment_shift_var, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:done, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_shift_clk_ena, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|\buffer_manager:next_address[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~13 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 , auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment1_A~I , Arena_segment1_A, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment2_A~I , Arena_segment2_A, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment1_B~I , Arena_segment1_B, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment1_C~I , Arena_segment1_C, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment1_D~I , Arena_segment1_D, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment1_E~I , Arena_segment1_E, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment1_F~I , Arena_segment1_F, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment1_G~I , Arena_segment1_G, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment2_B~I , Arena_segment2_B, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment2_C~I , Arena_segment2_C, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment2_D~I , Arena_segment2_D, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment2_E~I , Arena_segment2_E, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment2_F~I , Arena_segment2_F, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment2_G~I , Arena_segment2_G, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment3_A~I , Arena_segment3_A, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment3_B~I , Arena_segment3_B, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment3_C~I , Arena_segment3_C, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment3_D~I , Arena_segment3_D, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment3_E~I , Arena_segment3_E, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment3_F~I , Arena_segment3_F, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment3_G~I , Arena_segment3_G, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment4_A~I , Arena_segment4_A, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment4_B~I , Arena_segment4_B, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment4_C~I , Arena_segment4_C, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment4_D~I , Arena_segment4_D, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment4_E~I , Arena_segment4_E, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment4_F~I , Arena_segment4_F, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment4_G~I , Arena_segment4_G, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment5_A~I , Arena_segment5_A, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment5_B~I , Arena_segment5_B, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment5_C~I , Arena_segment5_C, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment5_D~I , Arena_segment5_D, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment5_E~I , Arena_segment5_E, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment5_F~I , Arena_segment5_F, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment5_G~I , Arena_segment5_G, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment6_A~I , Arena_segment6_A, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment6_B~I , Arena_segment6_B, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment6_C~I , Arena_segment6_C, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment6_D~I , Arena_segment6_D, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment6_E~I , Arena_segment6_E, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment6_F~I , Arena_segment6_F, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment6_G~I , Arena_segment6_G, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment7_A~I , Arena_segment7_A, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment7_B~I , Arena_segment7_B, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment7_C~I , Arena_segment7_C, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment7_D~I , Arena_segment7_D, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment7_E~I , Arena_segment7_E, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment7_F~I , Arena_segment7_F, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment7_G~I , Arena_segment7_G, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment8_A~I , Arena_segment8_A, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment8_B~I , Arena_segment8_B, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment8_C~I , Arena_segment8_C, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment8_D~I , Arena_segment8_D, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment8_E~I , Arena_segment8_E, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment8_F~I , Arena_segment8_F, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \Arena_segment8_G~I , Arena_segment8_G, Arena_16x32_SRAM_withSegmentDisplay, 1
instance = comp, \altera_reserved_tdo~I , altera_reserved_tdo, Arena_16x32_SRAM_withSegmentDisplay, 1
