<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="7594pt" height="684pt"
 viewBox="0.00 0.00 7594.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 7590,-680 7590,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 7566,-8 7566,-8 7572,-8 7578,-14 7578,-20 7578,-20 7578,-656 7578,-656 7578,-662 7572,-668 7566,-668 7566,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="3793" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="3793" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 7558,-16 7558,-16 7564,-16 7570,-22 7570,-28 7570,-28 7570,-610 7570,-610 7570,-616 7564,-622 7558,-622 7558,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="3793" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="3793" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6685,-24C6685,-24 7550,-24 7550,-24 7556,-24 7562,-30 7562,-36 7562,-36 7562,-380 7562,-380 7562,-386 7556,-392 7550,-392 7550,-392 6685,-392 6685,-392 6679,-392 6673,-386 6673,-380 6673,-380 6673,-36 6673,-36 6673,-30 6679,-24 6685,-24"/>
<text text-anchor="middle" x="7117.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="7117.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7208,-147C7208,-147 7542,-147 7542,-147 7548,-147 7554,-153 7554,-159 7554,-159 7554,-334 7554,-334 7554,-340 7548,-346 7542,-346 7542,-346 7208,-346 7208,-346 7202,-346 7196,-340 7196,-334 7196,-334 7196,-159 7196,-159 7196,-153 7202,-147 7208,-147"/>
<text text-anchor="middle" x="7375" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7375" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7216,-155C7216,-155 7359,-155 7359,-155 7365,-155 7371,-161 7371,-167 7371,-167 7371,-288 7371,-288 7371,-294 7365,-300 7359,-300 7359,-300 7216,-300 7216,-300 7210,-300 7204,-294 7204,-288 7204,-288 7204,-167 7204,-167 7204,-161 7210,-155 7216,-155"/>
<text text-anchor="middle" x="7287.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7287.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7224,-163C7224,-163 7351,-163 7351,-163 7357,-163 7363,-169 7363,-175 7363,-175 7363,-242 7363,-242 7363,-248 7357,-254 7351,-254 7351,-254 7224,-254 7224,-254 7218,-254 7212,-248 7212,-242 7212,-242 7212,-175 7212,-175 7212,-169 7218,-163 7224,-163"/>
<text text-anchor="middle" x="7287.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7287.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7391,-155C7391,-155 7534,-155 7534,-155 7540,-155 7546,-161 7546,-167 7546,-167 7546,-288 7546,-288 7546,-294 7540,-300 7534,-300 7534,-300 7391,-300 7391,-300 7385,-300 7379,-294 7379,-288 7379,-288 7379,-167 7379,-167 7379,-161 7385,-155 7391,-155"/>
<text text-anchor="middle" x="7462.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7462.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7399,-163C7399,-163 7526,-163 7526,-163 7532,-163 7538,-169 7538,-175 7538,-175 7538,-242 7538,-242 7538,-248 7532,-254 7526,-254 7526,-254 7399,-254 7399,-254 7393,-254 7387,-248 7387,-242 7387,-242 7387,-175 7387,-175 7387,-169 7393,-163 7399,-163"/>
<text text-anchor="middle" x="7462.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7462.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6887,-32C6887,-32 7049,-32 7049,-32 7055,-32 7061,-38 7061,-44 7061,-44 7061,-111 7061,-111 7061,-117 7055,-123 7049,-123 7049,-123 6887,-123 6887,-123 6881,-123 6875,-117 6875,-111 6875,-111 6875,-44 6875,-44 6875,-38 6881,-32 6887,-32"/>
<text text-anchor="middle" x="6968" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6968" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6693,-32C6693,-32 6855,-32 6855,-32 6861,-32 6867,-38 6867,-44 6867,-44 6867,-111 6867,-111 6867,-117 6861,-123 6855,-123 6855,-123 6693,-123 6693,-123 6687,-123 6681,-117 6681,-111 6681,-111 6681,-44 6681,-44 6681,-38 6687,-32 6693,-32"/>
<text text-anchor="middle" x="6774" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6774" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7089,-32C7089,-32 7251,-32 7251,-32 7257,-32 7263,-38 7263,-44 7263,-44 7263,-111 7263,-111 7263,-117 7257,-123 7251,-123 7251,-123 7089,-123 7089,-123 7083,-123 7077,-117 7077,-111 7077,-111 7077,-44 7077,-44 7077,-38 7083,-32 7089,-32"/>
<text text-anchor="middle" x="7170" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7170" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7287,-32C7287,-32 7449,-32 7449,-32 7455,-32 7461,-38 7461,-44 7461,-44 7461,-111 7461,-111 7461,-117 7455,-123 7449,-123 7449,-123 7287,-123 7287,-123 7281,-123 7275,-117 7275,-111 7275,-111 7275,-44 7275,-44 7275,-38 7281,-32 7287,-32"/>
<text text-anchor="middle" x="7368" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7368" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6899,-163C6899,-163 7176,-163 7176,-163 7182,-163 7188,-169 7188,-175 7188,-175 7188,-242 7188,-242 7188,-248 7182,-254 7176,-254 7176,-254 6899,-254 6899,-254 6893,-254 6887,-248 6887,-242 6887,-242 6887,-175 6887,-175 6887,-169 6893,-163 6899,-163"/>
<text text-anchor="middle" x="7037.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7037.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4891,-24C4891,-24 5756,-24 5756,-24 5762,-24 5768,-30 5768,-36 5768,-36 5768,-380 5768,-380 5768,-386 5762,-392 5756,-392 5756,-392 4891,-392 4891,-392 4885,-392 4879,-386 4879,-380 4879,-380 4879,-36 4879,-36 4879,-30 4885,-24 4891,-24"/>
<text text-anchor="middle" x="5323.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="5323.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5414,-147C5414,-147 5748,-147 5748,-147 5754,-147 5760,-153 5760,-159 5760,-159 5760,-334 5760,-334 5760,-340 5754,-346 5748,-346 5748,-346 5414,-346 5414,-346 5408,-346 5402,-340 5402,-334 5402,-334 5402,-159 5402,-159 5402,-153 5408,-147 5414,-147"/>
<text text-anchor="middle" x="5581" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5581" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5422,-155C5422,-155 5565,-155 5565,-155 5571,-155 5577,-161 5577,-167 5577,-167 5577,-288 5577,-288 5577,-294 5571,-300 5565,-300 5565,-300 5422,-300 5422,-300 5416,-300 5410,-294 5410,-288 5410,-288 5410,-167 5410,-167 5410,-161 5416,-155 5422,-155"/>
<text text-anchor="middle" x="5493.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5493.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5430,-163C5430,-163 5557,-163 5557,-163 5563,-163 5569,-169 5569,-175 5569,-175 5569,-242 5569,-242 5569,-248 5563,-254 5557,-254 5557,-254 5430,-254 5430,-254 5424,-254 5418,-248 5418,-242 5418,-242 5418,-175 5418,-175 5418,-169 5424,-163 5430,-163"/>
<text text-anchor="middle" x="5493.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5493.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5597,-155C5597,-155 5740,-155 5740,-155 5746,-155 5752,-161 5752,-167 5752,-167 5752,-288 5752,-288 5752,-294 5746,-300 5740,-300 5740,-300 5597,-300 5597,-300 5591,-300 5585,-294 5585,-288 5585,-288 5585,-167 5585,-167 5585,-161 5591,-155 5597,-155"/>
<text text-anchor="middle" x="5668.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5668.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5605,-163C5605,-163 5732,-163 5732,-163 5738,-163 5744,-169 5744,-175 5744,-175 5744,-242 5744,-242 5744,-248 5738,-254 5732,-254 5732,-254 5605,-254 5605,-254 5599,-254 5593,-248 5593,-242 5593,-242 5593,-175 5593,-175 5593,-169 5599,-163 5605,-163"/>
<text text-anchor="middle" x="5668.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5668.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5093,-32C5093,-32 5255,-32 5255,-32 5261,-32 5267,-38 5267,-44 5267,-44 5267,-111 5267,-111 5267,-117 5261,-123 5255,-123 5255,-123 5093,-123 5093,-123 5087,-123 5081,-117 5081,-111 5081,-111 5081,-44 5081,-44 5081,-38 5087,-32 5093,-32"/>
<text text-anchor="middle" x="5174" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5174" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4899,-32C4899,-32 5061,-32 5061,-32 5067,-32 5073,-38 5073,-44 5073,-44 5073,-111 5073,-111 5073,-117 5067,-123 5061,-123 5061,-123 4899,-123 4899,-123 4893,-123 4887,-117 4887,-111 4887,-111 4887,-44 4887,-44 4887,-38 4893,-32 4899,-32"/>
<text text-anchor="middle" x="4980" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4980" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5295,-32C5295,-32 5457,-32 5457,-32 5463,-32 5469,-38 5469,-44 5469,-44 5469,-111 5469,-111 5469,-117 5463,-123 5457,-123 5457,-123 5295,-123 5295,-123 5289,-123 5283,-117 5283,-111 5283,-111 5283,-44 5283,-44 5283,-38 5289,-32 5295,-32"/>
<text text-anchor="middle" x="5376" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5376" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5493,-32C5493,-32 5655,-32 5655,-32 5661,-32 5667,-38 5667,-44 5667,-44 5667,-111 5667,-111 5667,-117 5661,-123 5655,-123 5655,-123 5493,-123 5493,-123 5487,-123 5481,-117 5481,-111 5481,-111 5481,-44 5481,-44 5481,-38 5487,-32 5493,-32"/>
<text text-anchor="middle" x="5574" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5574" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5105,-163C5105,-163 5382,-163 5382,-163 5388,-163 5394,-169 5394,-175 5394,-175 5394,-242 5394,-242 5394,-248 5388,-254 5382,-254 5382,-254 5105,-254 5105,-254 5099,-254 5093,-248 5093,-242 5093,-242 5093,-175 5093,-175 5093,-169 5099,-163 5105,-163"/>
<text text-anchor="middle" x="5243.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5243.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5788,-24C5788,-24 6653,-24 6653,-24 6659,-24 6665,-30 6665,-36 6665,-36 6665,-380 6665,-380 6665,-386 6659,-392 6653,-392 6653,-392 5788,-392 5788,-392 5782,-392 5776,-386 5776,-380 5776,-380 5776,-36 5776,-36 5776,-30 5782,-24 5788,-24"/>
<text text-anchor="middle" x="6220.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="6220.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6311,-147C6311,-147 6645,-147 6645,-147 6651,-147 6657,-153 6657,-159 6657,-159 6657,-334 6657,-334 6657,-340 6651,-346 6645,-346 6645,-346 6311,-346 6311,-346 6305,-346 6299,-340 6299,-334 6299,-334 6299,-159 6299,-159 6299,-153 6305,-147 6311,-147"/>
<text text-anchor="middle" x="6478" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6478" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6319,-155C6319,-155 6462,-155 6462,-155 6468,-155 6474,-161 6474,-167 6474,-167 6474,-288 6474,-288 6474,-294 6468,-300 6462,-300 6462,-300 6319,-300 6319,-300 6313,-300 6307,-294 6307,-288 6307,-288 6307,-167 6307,-167 6307,-161 6313,-155 6319,-155"/>
<text text-anchor="middle" x="6390.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6390.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6327,-163C6327,-163 6454,-163 6454,-163 6460,-163 6466,-169 6466,-175 6466,-175 6466,-242 6466,-242 6466,-248 6460,-254 6454,-254 6454,-254 6327,-254 6327,-254 6321,-254 6315,-248 6315,-242 6315,-242 6315,-175 6315,-175 6315,-169 6321,-163 6327,-163"/>
<text text-anchor="middle" x="6390.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6390.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6494,-155C6494,-155 6637,-155 6637,-155 6643,-155 6649,-161 6649,-167 6649,-167 6649,-288 6649,-288 6649,-294 6643,-300 6637,-300 6637,-300 6494,-300 6494,-300 6488,-300 6482,-294 6482,-288 6482,-288 6482,-167 6482,-167 6482,-161 6488,-155 6494,-155"/>
<text text-anchor="middle" x="6565.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6565.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6502,-163C6502,-163 6629,-163 6629,-163 6635,-163 6641,-169 6641,-175 6641,-175 6641,-242 6641,-242 6641,-248 6635,-254 6629,-254 6629,-254 6502,-254 6502,-254 6496,-254 6490,-248 6490,-242 6490,-242 6490,-175 6490,-175 6490,-169 6496,-163 6502,-163"/>
<text text-anchor="middle" x="6565.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6565.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5990,-32C5990,-32 6152,-32 6152,-32 6158,-32 6164,-38 6164,-44 6164,-44 6164,-111 6164,-111 6164,-117 6158,-123 6152,-123 6152,-123 5990,-123 5990,-123 5984,-123 5978,-117 5978,-111 5978,-111 5978,-44 5978,-44 5978,-38 5984,-32 5990,-32"/>
<text text-anchor="middle" x="6071" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6071" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5796,-32C5796,-32 5958,-32 5958,-32 5964,-32 5970,-38 5970,-44 5970,-44 5970,-111 5970,-111 5970,-117 5964,-123 5958,-123 5958,-123 5796,-123 5796,-123 5790,-123 5784,-117 5784,-111 5784,-111 5784,-44 5784,-44 5784,-38 5790,-32 5796,-32"/>
<text text-anchor="middle" x="5877" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5877" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6192,-32C6192,-32 6354,-32 6354,-32 6360,-32 6366,-38 6366,-44 6366,-44 6366,-111 6366,-111 6366,-117 6360,-123 6354,-123 6354,-123 6192,-123 6192,-123 6186,-123 6180,-117 6180,-111 6180,-111 6180,-44 6180,-44 6180,-38 6186,-32 6192,-32"/>
<text text-anchor="middle" x="6273" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6273" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6390,-32C6390,-32 6552,-32 6552,-32 6558,-32 6564,-38 6564,-44 6564,-44 6564,-111 6564,-111 6564,-117 6558,-123 6552,-123 6552,-123 6390,-123 6390,-123 6384,-123 6378,-117 6378,-111 6378,-111 6378,-44 6378,-44 6378,-38 6384,-32 6390,-32"/>
<text text-anchor="middle" x="6471" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6471" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6002,-163C6002,-163 6279,-163 6279,-163 6285,-163 6291,-169 6291,-175 6291,-175 6291,-242 6291,-242 6291,-248 6285,-254 6279,-254 6279,-254 6002,-254 6002,-254 5996,-254 5990,-248 5990,-242 5990,-242 5990,-175 5990,-175 5990,-169 5996,-163 6002,-163"/>
<text text-anchor="middle" x="6140.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6140.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-380 913,-380 913,-386 907,-392 901,-392 901,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="468.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-147C559,-147 893,-147 893,-147 899,-147 905,-153 905,-159 905,-159 905,-334 905,-334 905,-340 899,-346 893,-346 893,-346 559,-346 559,-346 553,-346 547,-340 547,-334 547,-334 547,-159 547,-159 547,-153 553,-147 559,-147"/>
<text text-anchor="middle" x="726" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-155C567,-155 710,-155 710,-155 716,-155 722,-161 722,-167 722,-167 722,-288 722,-288 722,-294 716,-300 710,-300 710,-300 567,-300 567,-300 561,-300 555,-294 555,-288 555,-288 555,-167 555,-167 555,-161 561,-155 567,-155"/>
<text text-anchor="middle" x="638.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-163C575,-163 702,-163 702,-163 708,-163 714,-169 714,-175 714,-175 714,-242 714,-242 714,-248 708,-254 702,-254 702,-254 575,-254 575,-254 569,-254 563,-248 563,-242 563,-242 563,-175 563,-175 563,-169 569,-163 575,-163"/>
<text text-anchor="middle" x="638.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-155C742,-155 885,-155 885,-155 891,-155 897,-161 897,-167 897,-167 897,-288 897,-288 897,-294 891,-300 885,-300 885,-300 742,-300 742,-300 736,-300 730,-294 730,-288 730,-288 730,-167 730,-167 730,-161 736,-155 742,-155"/>
<text text-anchor="middle" x="813.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-163C750,-163 877,-163 877,-163 883,-163 889,-169 889,-175 889,-175 889,-242 889,-242 889,-248 883,-254 877,-254 877,-254 750,-254 750,-254 744,-254 738,-248 738,-242 738,-242 738,-175 738,-175 738,-169 744,-163 750,-163"/>
<text text-anchor="middle" x="813.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M292,-32C292,-32 454,-32 454,-32 460,-32 466,-38 466,-44 466,-44 466,-111 466,-111 466,-117 460,-123 454,-123 454,-123 292,-123 292,-123 286,-123 280,-117 280,-111 280,-111 280,-44 280,-44 280,-38 286,-32 292,-32"/>
<text text-anchor="middle" x="373" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="373" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-111 246,-111 246,-117 240,-123 234,-123 234,-123 72,-123 72,-123 66,-123 60,-117 60,-111 60,-111 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-111 711,-111 711,-117 705,-123 699,-123 699,-123 537,-123 537,-123 531,-123 525,-117 525,-111 525,-111 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-111 905,-111 905,-117 899,-123 893,-123 893,-123 731,-123 731,-123 725,-123 719,-117 719,-111 719,-111 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M933,-24C933,-24 1798,-24 1798,-24 1804,-24 1810,-30 1810,-36 1810,-36 1810,-380 1810,-380 1810,-386 1804,-392 1798,-392 1798,-392 933,-392 933,-392 927,-392 921,-386 921,-380 921,-380 921,-36 921,-36 921,-30 927,-24 933,-24"/>
<text text-anchor="middle" x="1365.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1365.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1456,-147C1456,-147 1790,-147 1790,-147 1796,-147 1802,-153 1802,-159 1802,-159 1802,-334 1802,-334 1802,-340 1796,-346 1790,-346 1790,-346 1456,-346 1456,-346 1450,-346 1444,-340 1444,-334 1444,-334 1444,-159 1444,-159 1444,-153 1450,-147 1456,-147"/>
<text text-anchor="middle" x="1623" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1623" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1464,-155C1464,-155 1607,-155 1607,-155 1613,-155 1619,-161 1619,-167 1619,-167 1619,-288 1619,-288 1619,-294 1613,-300 1607,-300 1607,-300 1464,-300 1464,-300 1458,-300 1452,-294 1452,-288 1452,-288 1452,-167 1452,-167 1452,-161 1458,-155 1464,-155"/>
<text text-anchor="middle" x="1535.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1535.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1472,-163C1472,-163 1599,-163 1599,-163 1605,-163 1611,-169 1611,-175 1611,-175 1611,-242 1611,-242 1611,-248 1605,-254 1599,-254 1599,-254 1472,-254 1472,-254 1466,-254 1460,-248 1460,-242 1460,-242 1460,-175 1460,-175 1460,-169 1466,-163 1472,-163"/>
<text text-anchor="middle" x="1535.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1535.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1639,-155C1639,-155 1782,-155 1782,-155 1788,-155 1794,-161 1794,-167 1794,-167 1794,-288 1794,-288 1794,-294 1788,-300 1782,-300 1782,-300 1639,-300 1639,-300 1633,-300 1627,-294 1627,-288 1627,-288 1627,-167 1627,-167 1627,-161 1633,-155 1639,-155"/>
<text text-anchor="middle" x="1710.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1710.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1647,-163C1647,-163 1774,-163 1774,-163 1780,-163 1786,-169 1786,-175 1786,-175 1786,-242 1786,-242 1786,-248 1780,-254 1774,-254 1774,-254 1647,-254 1647,-254 1641,-254 1635,-248 1635,-242 1635,-242 1635,-175 1635,-175 1635,-169 1641,-163 1647,-163"/>
<text text-anchor="middle" x="1710.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1710.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1189,-32C1189,-32 1351,-32 1351,-32 1357,-32 1363,-38 1363,-44 1363,-44 1363,-111 1363,-111 1363,-117 1357,-123 1351,-123 1351,-123 1189,-123 1189,-123 1183,-123 1177,-117 1177,-111 1177,-111 1177,-44 1177,-44 1177,-38 1183,-32 1189,-32"/>
<text text-anchor="middle" x="1270" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1270" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M969,-32C969,-32 1131,-32 1131,-32 1137,-32 1143,-38 1143,-44 1143,-44 1143,-111 1143,-111 1143,-117 1137,-123 1131,-123 1131,-123 969,-123 969,-123 963,-123 957,-117 957,-111 957,-111 957,-44 957,-44 957,-38 963,-32 969,-32"/>
<text text-anchor="middle" x="1050" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1050" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1434,-32C1434,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-111 1608,-111 1608,-117 1602,-123 1596,-123 1596,-123 1434,-123 1434,-123 1428,-123 1422,-117 1422,-111 1422,-111 1422,-44 1422,-44 1422,-38 1428,-32 1434,-32"/>
<text text-anchor="middle" x="1515" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1515" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1628,-32C1628,-32 1790,-32 1790,-32 1796,-32 1802,-38 1802,-44 1802,-44 1802,-111 1802,-111 1802,-117 1796,-123 1790,-123 1790,-123 1628,-123 1628,-123 1622,-123 1616,-117 1616,-111 1616,-111 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="1709" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1709" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1147,-163C1147,-163 1424,-163 1424,-163 1430,-163 1436,-169 1436,-175 1436,-175 1436,-242 1436,-242 1436,-248 1430,-254 1424,-254 1424,-254 1147,-254 1147,-254 1141,-254 1135,-248 1135,-242 1135,-242 1135,-175 1135,-175 1135,-169 1141,-163 1147,-163"/>
<text text-anchor="middle" x="1285.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1285.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1830,-24C1830,-24 2695,-24 2695,-24 2701,-24 2707,-30 2707,-36 2707,-36 2707,-380 2707,-380 2707,-386 2701,-392 2695,-392 2695,-392 1830,-392 1830,-392 1824,-392 1818,-386 1818,-380 1818,-380 1818,-36 1818,-36 1818,-30 1824,-24 1830,-24"/>
<text text-anchor="middle" x="2262.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="2262.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2353,-147C2353,-147 2687,-147 2687,-147 2693,-147 2699,-153 2699,-159 2699,-159 2699,-334 2699,-334 2699,-340 2693,-346 2687,-346 2687,-346 2353,-346 2353,-346 2347,-346 2341,-340 2341,-334 2341,-334 2341,-159 2341,-159 2341,-153 2347,-147 2353,-147"/>
<text text-anchor="middle" x="2520" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2520" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2361,-155C2361,-155 2504,-155 2504,-155 2510,-155 2516,-161 2516,-167 2516,-167 2516,-288 2516,-288 2516,-294 2510,-300 2504,-300 2504,-300 2361,-300 2361,-300 2355,-300 2349,-294 2349,-288 2349,-288 2349,-167 2349,-167 2349,-161 2355,-155 2361,-155"/>
<text text-anchor="middle" x="2432.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2432.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2369,-163C2369,-163 2496,-163 2496,-163 2502,-163 2508,-169 2508,-175 2508,-175 2508,-242 2508,-242 2508,-248 2502,-254 2496,-254 2496,-254 2369,-254 2369,-254 2363,-254 2357,-248 2357,-242 2357,-242 2357,-175 2357,-175 2357,-169 2363,-163 2369,-163"/>
<text text-anchor="middle" x="2432.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2432.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2536,-155C2536,-155 2679,-155 2679,-155 2685,-155 2691,-161 2691,-167 2691,-167 2691,-288 2691,-288 2691,-294 2685,-300 2679,-300 2679,-300 2536,-300 2536,-300 2530,-300 2524,-294 2524,-288 2524,-288 2524,-167 2524,-167 2524,-161 2530,-155 2536,-155"/>
<text text-anchor="middle" x="2607.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2607.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2544,-163C2544,-163 2671,-163 2671,-163 2677,-163 2683,-169 2683,-175 2683,-175 2683,-242 2683,-242 2683,-248 2677,-254 2671,-254 2671,-254 2544,-254 2544,-254 2538,-254 2532,-248 2532,-242 2532,-242 2532,-175 2532,-175 2532,-169 2538,-163 2544,-163"/>
<text text-anchor="middle" x="2607.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2607.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2086,-32C2086,-32 2248,-32 2248,-32 2254,-32 2260,-38 2260,-44 2260,-44 2260,-111 2260,-111 2260,-117 2254,-123 2248,-123 2248,-123 2086,-123 2086,-123 2080,-123 2074,-117 2074,-111 2074,-111 2074,-44 2074,-44 2074,-38 2080,-32 2086,-32"/>
<text text-anchor="middle" x="2167" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2167" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1866,-32C1866,-32 2028,-32 2028,-32 2034,-32 2040,-38 2040,-44 2040,-44 2040,-111 2040,-111 2040,-117 2034,-123 2028,-123 2028,-123 1866,-123 1866,-123 1860,-123 1854,-117 1854,-111 1854,-111 1854,-44 1854,-44 1854,-38 1860,-32 1866,-32"/>
<text text-anchor="middle" x="1947" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1947" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2331,-32C2331,-32 2493,-32 2493,-32 2499,-32 2505,-38 2505,-44 2505,-44 2505,-111 2505,-111 2505,-117 2499,-123 2493,-123 2493,-123 2331,-123 2331,-123 2325,-123 2319,-117 2319,-111 2319,-111 2319,-44 2319,-44 2319,-38 2325,-32 2331,-32"/>
<text text-anchor="middle" x="2412" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2412" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2525,-32C2525,-32 2687,-32 2687,-32 2693,-32 2699,-38 2699,-44 2699,-44 2699,-111 2699,-111 2699,-117 2693,-123 2687,-123 2687,-123 2525,-123 2525,-123 2519,-123 2513,-117 2513,-111 2513,-111 2513,-44 2513,-44 2513,-38 2519,-32 2525,-32"/>
<text text-anchor="middle" x="2606" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2606" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2044,-163C2044,-163 2321,-163 2321,-163 2327,-163 2333,-169 2333,-175 2333,-175 2333,-242 2333,-242 2333,-248 2327,-254 2321,-254 2321,-254 2044,-254 2044,-254 2038,-254 2032,-248 2032,-242 2032,-242 2032,-175 2032,-175 2032,-169 2038,-163 2044,-163"/>
<text text-anchor="middle" x="2182.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2182.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3994,-24C3994,-24 4859,-24 4859,-24 4865,-24 4871,-30 4871,-36 4871,-36 4871,-380 4871,-380 4871,-386 4865,-392 4859,-392 4859,-392 3994,-392 3994,-392 3988,-392 3982,-386 3982,-380 3982,-380 3982,-36 3982,-36 3982,-30 3988,-24 3994,-24"/>
<text text-anchor="middle" x="4426.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="4426.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4517,-147C4517,-147 4851,-147 4851,-147 4857,-147 4863,-153 4863,-159 4863,-159 4863,-334 4863,-334 4863,-340 4857,-346 4851,-346 4851,-346 4517,-346 4517,-346 4511,-346 4505,-340 4505,-334 4505,-334 4505,-159 4505,-159 4505,-153 4511,-147 4517,-147"/>
<text text-anchor="middle" x="4684" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4684" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4525,-155C4525,-155 4668,-155 4668,-155 4674,-155 4680,-161 4680,-167 4680,-167 4680,-288 4680,-288 4680,-294 4674,-300 4668,-300 4668,-300 4525,-300 4525,-300 4519,-300 4513,-294 4513,-288 4513,-288 4513,-167 4513,-167 4513,-161 4519,-155 4525,-155"/>
<text text-anchor="middle" x="4596.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4596.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4533,-163C4533,-163 4660,-163 4660,-163 4666,-163 4672,-169 4672,-175 4672,-175 4672,-242 4672,-242 4672,-248 4666,-254 4660,-254 4660,-254 4533,-254 4533,-254 4527,-254 4521,-248 4521,-242 4521,-242 4521,-175 4521,-175 4521,-169 4527,-163 4533,-163"/>
<text text-anchor="middle" x="4596.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4596.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4700,-155C4700,-155 4843,-155 4843,-155 4849,-155 4855,-161 4855,-167 4855,-167 4855,-288 4855,-288 4855,-294 4849,-300 4843,-300 4843,-300 4700,-300 4700,-300 4694,-300 4688,-294 4688,-288 4688,-288 4688,-167 4688,-167 4688,-161 4694,-155 4700,-155"/>
<text text-anchor="middle" x="4771.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4771.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4708,-163C4708,-163 4835,-163 4835,-163 4841,-163 4847,-169 4847,-175 4847,-175 4847,-242 4847,-242 4847,-248 4841,-254 4835,-254 4835,-254 4708,-254 4708,-254 4702,-254 4696,-248 4696,-242 4696,-242 4696,-175 4696,-175 4696,-169 4702,-163 4708,-163"/>
<text text-anchor="middle" x="4771.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4771.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4196,-32C4196,-32 4358,-32 4358,-32 4364,-32 4370,-38 4370,-44 4370,-44 4370,-111 4370,-111 4370,-117 4364,-123 4358,-123 4358,-123 4196,-123 4196,-123 4190,-123 4184,-117 4184,-111 4184,-111 4184,-44 4184,-44 4184,-38 4190,-32 4196,-32"/>
<text text-anchor="middle" x="4277" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4277" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4002,-32C4002,-32 4164,-32 4164,-32 4170,-32 4176,-38 4176,-44 4176,-44 4176,-111 4176,-111 4176,-117 4170,-123 4164,-123 4164,-123 4002,-123 4002,-123 3996,-123 3990,-117 3990,-111 3990,-111 3990,-44 3990,-44 3990,-38 3996,-32 4002,-32"/>
<text text-anchor="middle" x="4083" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4083" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4398,-32C4398,-32 4560,-32 4560,-32 4566,-32 4572,-38 4572,-44 4572,-44 4572,-111 4572,-111 4572,-117 4566,-123 4560,-123 4560,-123 4398,-123 4398,-123 4392,-123 4386,-117 4386,-111 4386,-111 4386,-44 4386,-44 4386,-38 4392,-32 4398,-32"/>
<text text-anchor="middle" x="4479" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4479" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4596,-32C4596,-32 4758,-32 4758,-32 4764,-32 4770,-38 4770,-44 4770,-44 4770,-111 4770,-111 4770,-117 4764,-123 4758,-123 4758,-123 4596,-123 4596,-123 4590,-123 4584,-117 4584,-111 4584,-111 4584,-44 4584,-44 4584,-38 4590,-32 4596,-32"/>
<text text-anchor="middle" x="4677" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4677" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4208,-163C4208,-163 4485,-163 4485,-163 4491,-163 4497,-169 4497,-175 4497,-175 4497,-242 4497,-242 4497,-248 4491,-254 4485,-254 4485,-254 4208,-254 4208,-254 4202,-254 4196,-248 4196,-242 4196,-242 4196,-175 4196,-175 4196,-169 4202,-163 4208,-163"/>
<text text-anchor="middle" x="4346.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4346.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2727,-24C2727,-24 3592,-24 3592,-24 3598,-24 3604,-30 3604,-36 3604,-36 3604,-380 3604,-380 3604,-386 3598,-392 3592,-392 3592,-392 2727,-392 2727,-392 2721,-392 2715,-386 2715,-380 2715,-380 2715,-36 2715,-36 2715,-30 2721,-24 2727,-24"/>
<text text-anchor="middle" x="3159.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="3159.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3250,-147C3250,-147 3584,-147 3584,-147 3590,-147 3596,-153 3596,-159 3596,-159 3596,-334 3596,-334 3596,-340 3590,-346 3584,-346 3584,-346 3250,-346 3250,-346 3244,-346 3238,-340 3238,-334 3238,-334 3238,-159 3238,-159 3238,-153 3244,-147 3250,-147"/>
<text text-anchor="middle" x="3417" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3417" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3258,-155C3258,-155 3401,-155 3401,-155 3407,-155 3413,-161 3413,-167 3413,-167 3413,-288 3413,-288 3413,-294 3407,-300 3401,-300 3401,-300 3258,-300 3258,-300 3252,-300 3246,-294 3246,-288 3246,-288 3246,-167 3246,-167 3246,-161 3252,-155 3258,-155"/>
<text text-anchor="middle" x="3329.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3329.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3266,-163C3266,-163 3393,-163 3393,-163 3399,-163 3405,-169 3405,-175 3405,-175 3405,-242 3405,-242 3405,-248 3399,-254 3393,-254 3393,-254 3266,-254 3266,-254 3260,-254 3254,-248 3254,-242 3254,-242 3254,-175 3254,-175 3254,-169 3260,-163 3266,-163"/>
<text text-anchor="middle" x="3329.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3329.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3433,-155C3433,-155 3576,-155 3576,-155 3582,-155 3588,-161 3588,-167 3588,-167 3588,-288 3588,-288 3588,-294 3582,-300 3576,-300 3576,-300 3433,-300 3433,-300 3427,-300 3421,-294 3421,-288 3421,-288 3421,-167 3421,-167 3421,-161 3427,-155 3433,-155"/>
<text text-anchor="middle" x="3504.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3504.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3441,-163C3441,-163 3568,-163 3568,-163 3574,-163 3580,-169 3580,-175 3580,-175 3580,-242 3580,-242 3580,-248 3574,-254 3568,-254 3568,-254 3441,-254 3441,-254 3435,-254 3429,-248 3429,-242 3429,-242 3429,-175 3429,-175 3429,-169 3435,-163 3441,-163"/>
<text text-anchor="middle" x="3504.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3504.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2983,-32C2983,-32 3145,-32 3145,-32 3151,-32 3157,-38 3157,-44 3157,-44 3157,-111 3157,-111 3157,-117 3151,-123 3145,-123 3145,-123 2983,-123 2983,-123 2977,-123 2971,-117 2971,-111 2971,-111 2971,-44 2971,-44 2971,-38 2977,-32 2983,-32"/>
<text text-anchor="middle" x="3064" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3064" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2763,-32C2763,-32 2925,-32 2925,-32 2931,-32 2937,-38 2937,-44 2937,-44 2937,-111 2937,-111 2937,-117 2931,-123 2925,-123 2925,-123 2763,-123 2763,-123 2757,-123 2751,-117 2751,-111 2751,-111 2751,-44 2751,-44 2751,-38 2757,-32 2763,-32"/>
<text text-anchor="middle" x="2844" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2844" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3228,-32C3228,-32 3390,-32 3390,-32 3396,-32 3402,-38 3402,-44 3402,-44 3402,-111 3402,-111 3402,-117 3396,-123 3390,-123 3390,-123 3228,-123 3228,-123 3222,-123 3216,-117 3216,-111 3216,-111 3216,-44 3216,-44 3216,-38 3222,-32 3228,-32"/>
<text text-anchor="middle" x="3309" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3309" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3422,-32C3422,-32 3584,-32 3584,-32 3590,-32 3596,-38 3596,-44 3596,-44 3596,-111 3596,-111 3596,-117 3590,-123 3584,-123 3584,-123 3422,-123 3422,-123 3416,-123 3410,-117 3410,-111 3410,-111 3410,-44 3410,-44 3410,-38 3416,-32 3422,-32"/>
<text text-anchor="middle" x="3503" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3503" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2941,-163C2941,-163 3218,-163 3218,-163 3224,-163 3230,-169 3230,-175 3230,-175 3230,-242 3230,-242 3230,-248 3224,-254 3218,-254 3218,-254 2941,-254 2941,-254 2935,-254 2929,-248 2929,-242 2929,-242 2929,-175 2929,-175 2929,-169 2935,-163 2941,-163"/>
<text text-anchor="middle" x="3079.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3079.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3515,-400C3515,-400 3751,-400 3751,-400 3757,-400 3763,-406 3763,-412 3763,-412 3763,-479 3763,-479 3763,-485 3757,-491 3751,-491 3751,-491 3515,-491 3515,-491 3509,-491 3503,-485 3503,-479 3503,-479 3503,-412 3503,-412 3503,-406 3509,-400 3515,-400"/>
<text text-anchor="middle" x="3633" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3633" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust796"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3700,-32C3700,-32 3862,-32 3862,-32 3868,-32 3874,-38 3874,-44 3874,-44 3874,-111 3874,-111 3874,-117 3868,-123 3862,-123 3862,-123 3700,-123 3700,-123 3694,-123 3688,-117 3688,-111 3688,-111 3688,-44 3688,-44 3688,-38 3694,-32 3700,-32"/>
<text text-anchor="middle" x="3781" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="3781" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3726,-163C3726,-163 3962,-163 3962,-163 3968,-163 3974,-169 3974,-175 3974,-175 3974,-242 3974,-242 3974,-248 3968,-254 3962,-254 3962,-254 3726,-254 3726,-254 3720,-254 3714,-248 3714,-242 3714,-242 3714,-175 3714,-175 3714,-169 3720,-163 3726,-163"/>
<text text-anchor="middle" x="3844" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="3844" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust805" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust805"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3634,-163C3634,-163 3694,-163 3694,-163 3700,-163 3706,-169 3706,-175 3706,-175 3706,-242 3706,-242 3706,-248 3700,-254 3694,-254 3694,-254 3634,-254 3634,-254 3628,-254 3622,-248 3622,-242 3622,-242 3622,-175 3622,-175 3622,-169 3628,-163 3634,-163"/>
<text text-anchor="middle" x="3664" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3664" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3667.5,-539.5C3667.5,-539.5 3734.5,-539.5 3734.5,-539.5 3740.5,-539.5 3746.5,-545.5 3746.5,-551.5 3746.5,-551.5 3746.5,-563.5 3746.5,-563.5 3746.5,-569.5 3740.5,-575.5 3734.5,-575.5 3734.5,-575.5 3667.5,-575.5 3667.5,-575.5 3661.5,-575.5 3655.5,-569.5 3655.5,-563.5 3655.5,-563.5 3655.5,-551.5 3655.5,-551.5 3655.5,-545.5 3661.5,-539.5 3667.5,-539.5"/>
<text text-anchor="middle" x="3701" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3659,-408.5C3659,-408.5 3743,-408.5 3743,-408.5 3749,-408.5 3755,-414.5 3755,-420.5 3755,-420.5 3755,-432.5 3755,-432.5 3755,-438.5 3749,-444.5 3743,-444.5 3743,-444.5 3659,-444.5 3659,-444.5 3653,-444.5 3647,-438.5 3647,-432.5 3647,-432.5 3647,-420.5 3647,-420.5 3647,-414.5 3653,-408.5 3659,-408.5"/>
<text text-anchor="middle" x="3701" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3701,-539.37C3701,-517.78 3701,-480.41 3701,-454.85"/>
<polygon fill="black" stroke="black" points="3704.5,-454.7 3701,-444.7 3697.5,-454.7 3704.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6803,-171.5C6803,-171.5 6865,-171.5 6865,-171.5 6871,-171.5 6877,-177.5 6877,-183.5 6877,-183.5 6877,-195.5 6877,-195.5 6877,-201.5 6871,-207.5 6865,-207.5 6865,-207.5 6803,-207.5 6803,-207.5 6797,-207.5 6791,-201.5 6791,-195.5 6791,-195.5 6791,-183.5 6791,-183.5 6791,-177.5 6797,-171.5 6803,-171.5"/>
<text text-anchor="middle" x="6834" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6993.5,-40.5C6993.5,-40.5 7040.5,-40.5 7040.5,-40.5 7046.5,-40.5 7052.5,-46.5 7052.5,-52.5 7052.5,-52.5 7052.5,-64.5 7052.5,-64.5 7052.5,-70.5 7046.5,-76.5 7040.5,-76.5 7040.5,-76.5 6993.5,-76.5 6993.5,-76.5 6987.5,-76.5 6981.5,-70.5 6981.5,-64.5 6981.5,-64.5 6981.5,-52.5 6981.5,-52.5 6981.5,-46.5 6987.5,-40.5 6993.5,-40.5"/>
<text text-anchor="middle" x="7017" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6850.32,-171.48C6859.26,-163.04 6870.96,-153.32 6883,-147 6919.28,-127.97 6938.39,-146.43 6972,-123 6985.56,-113.55 6996.43,-98.63 7004.09,-85.63"/>
<polygon fill="black" stroke="black" points="7007.31,-87.05 7009.1,-76.61 7001.19,-83.66 7007.31,-87.05"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6693.5,-171.5C6693.5,-171.5 6760.5,-171.5 6760.5,-171.5 6766.5,-171.5 6772.5,-177.5 6772.5,-183.5 6772.5,-183.5 6772.5,-195.5 6772.5,-195.5 6772.5,-201.5 6766.5,-207.5 6760.5,-207.5 6760.5,-207.5 6693.5,-207.5 6693.5,-207.5 6687.5,-207.5 6681.5,-201.5 6681.5,-195.5 6681.5,-195.5 6681.5,-183.5 6681.5,-183.5 6681.5,-177.5 6687.5,-171.5 6693.5,-171.5"/>
<text text-anchor="middle" x="6727" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6799.5,-40.5C6799.5,-40.5 6846.5,-40.5 6846.5,-40.5 6852.5,-40.5 6858.5,-46.5 6858.5,-52.5 6858.5,-52.5 6858.5,-64.5 6858.5,-64.5 6858.5,-70.5 6852.5,-76.5 6846.5,-76.5 6846.5,-76.5 6799.5,-76.5 6799.5,-76.5 6793.5,-76.5 6787.5,-70.5 6787.5,-64.5 6787.5,-64.5 6787.5,-52.5 6787.5,-52.5 6787.5,-46.5 6793.5,-40.5 6799.5,-40.5"/>
<text text-anchor="middle" x="6823" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6740.64,-171.42C6751.03,-158.3 6765.62,-139.66 6778,-123 6787.18,-110.64 6797.11,-96.7 6805.29,-85.04"/>
<polygon fill="black" stroke="black" points="6808.31,-86.83 6811.17,-76.63 6802.58,-82.82 6808.31,-86.83"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7232,-171.5C7232,-171.5 7262,-171.5 7262,-171.5 7268,-171.5 7274,-177.5 7274,-183.5 7274,-183.5 7274,-195.5 7274,-195.5 7274,-201.5 7268,-207.5 7262,-207.5 7262,-207.5 7232,-207.5 7232,-207.5 7226,-207.5 7220,-201.5 7220,-195.5 7220,-195.5 7220,-183.5 7220,-183.5 7220,-177.5 7226,-171.5 7232,-171.5"/>
<text text-anchor="middle" x="7247" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7195.5,-40.5C7195.5,-40.5 7242.5,-40.5 7242.5,-40.5 7248.5,-40.5 7254.5,-46.5 7254.5,-52.5 7254.5,-52.5 7254.5,-64.5 7254.5,-64.5 7254.5,-70.5 7248.5,-76.5 7242.5,-76.5 7242.5,-76.5 7195.5,-76.5 7195.5,-76.5 7189.5,-76.5 7183.5,-70.5 7183.5,-64.5 7183.5,-64.5 7183.5,-52.5 7183.5,-52.5 7183.5,-46.5 7189.5,-40.5 7195.5,-40.5"/>
<text text-anchor="middle" x="7219" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7243.28,-171.37C7238.57,-149.68 7230.41,-112.08 7224.86,-86.51"/>
<polygon fill="black" stroke="black" points="7228.28,-85.73 7222.73,-76.7 7221.43,-87.22 7228.28,-85.73"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7407,-171.5C7407,-171.5 7437,-171.5 7437,-171.5 7443,-171.5 7449,-177.5 7449,-183.5 7449,-183.5 7449,-195.5 7449,-195.5 7449,-201.5 7443,-207.5 7437,-207.5 7437,-207.5 7407,-207.5 7407,-207.5 7401,-207.5 7395,-201.5 7395,-195.5 7395,-195.5 7395,-183.5 7395,-183.5 7395,-177.5 7401,-171.5 7407,-171.5"/>
<text text-anchor="middle" x="7422" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7393.5,-40.5C7393.5,-40.5 7440.5,-40.5 7440.5,-40.5 7446.5,-40.5 7452.5,-46.5 7452.5,-52.5 7452.5,-52.5 7452.5,-64.5 7452.5,-64.5 7452.5,-70.5 7446.5,-76.5 7440.5,-76.5 7440.5,-76.5 7393.5,-76.5 7393.5,-76.5 7387.5,-76.5 7381.5,-70.5 7381.5,-64.5 7381.5,-64.5 7381.5,-52.5 7381.5,-52.5 7381.5,-46.5 7387.5,-40.5 7393.5,-40.5"/>
<text text-anchor="middle" x="7417" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7421.34,-171.37C7420.5,-149.78 7419.05,-112.41 7418.06,-86.85"/>
<polygon fill="black" stroke="black" points="7421.55,-86.56 7417.67,-76.7 7414.56,-86.83 7421.55,-86.56"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6895,-40.5C6895,-40.5 6951,-40.5 6951,-40.5 6957,-40.5 6963,-46.5 6963,-52.5 6963,-52.5 6963,-64.5 6963,-64.5 6963,-70.5 6957,-76.5 6951,-76.5 6951,-76.5 6895,-76.5 6895,-76.5 6889,-76.5 6883,-70.5 6883,-64.5 6883,-64.5 6883,-52.5 6883,-52.5 6883,-46.5 6889,-40.5 6895,-40.5"/>
<text text-anchor="middle" x="6923" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6701,-40.5C6701,-40.5 6757,-40.5 6757,-40.5 6763,-40.5 6769,-46.5 6769,-52.5 6769,-52.5 6769,-64.5 6769,-64.5 6769,-70.5 6763,-76.5 6757,-76.5 6757,-76.5 6701,-76.5 6701,-76.5 6695,-76.5 6689,-70.5 6689,-64.5 6689,-64.5 6689,-52.5 6689,-52.5 6689,-46.5 6695,-40.5 6701,-40.5"/>
<text text-anchor="middle" x="6729" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7097,-40.5C7097,-40.5 7153,-40.5 7153,-40.5 7159,-40.5 7165,-46.5 7165,-52.5 7165,-52.5 7165,-64.5 7165,-64.5 7165,-70.5 7159,-76.5 7153,-76.5 7153,-76.5 7097,-76.5 7097,-76.5 7091,-76.5 7085,-70.5 7085,-64.5 7085,-64.5 7085,-52.5 7085,-52.5 7085,-46.5 7091,-40.5 7097,-40.5"/>
<text text-anchor="middle" x="7125" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7295,-40.5C7295,-40.5 7351,-40.5 7351,-40.5 7357,-40.5 7363,-46.5 7363,-52.5 7363,-52.5 7363,-64.5 7363,-64.5 7363,-70.5 7357,-76.5 7351,-76.5 7351,-76.5 7295,-76.5 7295,-76.5 7289,-76.5 7283,-70.5 7283,-64.5 7283,-64.5 7283,-52.5 7283,-52.5 7283,-46.5 7289,-40.5 7295,-40.5"/>
<text text-anchor="middle" x="7323" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7096.5,-171.5C7096.5,-171.5 7167.5,-171.5 7167.5,-171.5 7173.5,-171.5 7179.5,-177.5 7179.5,-183.5 7179.5,-183.5 7179.5,-195.5 7179.5,-195.5 7179.5,-201.5 7173.5,-207.5 7167.5,-207.5 7167.5,-207.5 7096.5,-207.5 7096.5,-207.5 7090.5,-207.5 7084.5,-201.5 7084.5,-195.5 7084.5,-195.5 7084.5,-183.5 7084.5,-183.5 7084.5,-177.5 7090.5,-171.5 7096.5,-171.5"/>
<text text-anchor="middle" x="7132" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6979.5,-171.5C6979.5,-171.5 7054.5,-171.5 7054.5,-171.5 7060.5,-171.5 7066.5,-177.5 7066.5,-183.5 7066.5,-183.5 7066.5,-195.5 7066.5,-195.5 7066.5,-201.5 7060.5,-207.5 7054.5,-207.5 7054.5,-207.5 6979.5,-207.5 6979.5,-207.5 6973.5,-207.5 6967.5,-201.5 6967.5,-195.5 6967.5,-195.5 6967.5,-183.5 6967.5,-183.5 6967.5,-177.5 6973.5,-171.5 6979.5,-171.5"/>
<text text-anchor="middle" x="7017" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6907,-171.5C6907,-171.5 6937,-171.5 6937,-171.5 6943,-171.5 6949,-177.5 6949,-183.5 6949,-183.5 6949,-195.5 6949,-195.5 6949,-201.5 6943,-207.5 6937,-207.5 6937,-207.5 6907,-207.5 6907,-207.5 6901,-207.5 6895,-201.5 6895,-195.5 6895,-195.5 6895,-183.5 6895,-183.5 6895,-177.5 6901,-171.5 6907,-171.5"/>
<text text-anchor="middle" x="6922" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5009,-171.5C5009,-171.5 5071,-171.5 5071,-171.5 5077,-171.5 5083,-177.5 5083,-183.5 5083,-183.5 5083,-195.5 5083,-195.5 5083,-201.5 5077,-207.5 5071,-207.5 5071,-207.5 5009,-207.5 5009,-207.5 5003,-207.5 4997,-201.5 4997,-195.5 4997,-195.5 4997,-183.5 4997,-183.5 4997,-177.5 5003,-171.5 5009,-171.5"/>
<text text-anchor="middle" x="5040" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5199.5,-40.5C5199.5,-40.5 5246.5,-40.5 5246.5,-40.5 5252.5,-40.5 5258.5,-46.5 5258.5,-52.5 5258.5,-52.5 5258.5,-64.5 5258.5,-64.5 5258.5,-70.5 5252.5,-76.5 5246.5,-76.5 5246.5,-76.5 5199.5,-76.5 5199.5,-76.5 5193.5,-76.5 5187.5,-70.5 5187.5,-64.5 5187.5,-64.5 5187.5,-52.5 5187.5,-52.5 5187.5,-46.5 5193.5,-40.5 5199.5,-40.5"/>
<text text-anchor="middle" x="5223" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5056.32,-171.48C5065.26,-163.04 5076.96,-153.32 5089,-147 5125.28,-127.97 5144.39,-146.43 5178,-123 5191.56,-113.55 5202.43,-98.63 5210.09,-85.63"/>
<polygon fill="black" stroke="black" points="5213.31,-87.05 5215.1,-76.61 5207.19,-83.66 5213.31,-87.05"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4899.5,-171.5C4899.5,-171.5 4966.5,-171.5 4966.5,-171.5 4972.5,-171.5 4978.5,-177.5 4978.5,-183.5 4978.5,-183.5 4978.5,-195.5 4978.5,-195.5 4978.5,-201.5 4972.5,-207.5 4966.5,-207.5 4966.5,-207.5 4899.5,-207.5 4899.5,-207.5 4893.5,-207.5 4887.5,-201.5 4887.5,-195.5 4887.5,-195.5 4887.5,-183.5 4887.5,-183.5 4887.5,-177.5 4893.5,-171.5 4899.5,-171.5"/>
<text text-anchor="middle" x="4933" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5005.5,-40.5C5005.5,-40.5 5052.5,-40.5 5052.5,-40.5 5058.5,-40.5 5064.5,-46.5 5064.5,-52.5 5064.5,-52.5 5064.5,-64.5 5064.5,-64.5 5064.5,-70.5 5058.5,-76.5 5052.5,-76.5 5052.5,-76.5 5005.5,-76.5 5005.5,-76.5 4999.5,-76.5 4993.5,-70.5 4993.5,-64.5 4993.5,-64.5 4993.5,-52.5 4993.5,-52.5 4993.5,-46.5 4999.5,-40.5 5005.5,-40.5"/>
<text text-anchor="middle" x="5029" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4946.64,-171.42C4957.03,-158.3 4971.62,-139.66 4984,-123 4993.18,-110.64 5003.11,-96.7 5011.29,-85.04"/>
<polygon fill="black" stroke="black" points="5014.31,-86.83 5017.17,-76.63 5008.58,-82.82 5014.31,-86.83"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5438,-171.5C5438,-171.5 5468,-171.5 5468,-171.5 5474,-171.5 5480,-177.5 5480,-183.5 5480,-183.5 5480,-195.5 5480,-195.5 5480,-201.5 5474,-207.5 5468,-207.5 5468,-207.5 5438,-207.5 5438,-207.5 5432,-207.5 5426,-201.5 5426,-195.5 5426,-195.5 5426,-183.5 5426,-183.5 5426,-177.5 5432,-171.5 5438,-171.5"/>
<text text-anchor="middle" x="5453" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5401.5,-40.5C5401.5,-40.5 5448.5,-40.5 5448.5,-40.5 5454.5,-40.5 5460.5,-46.5 5460.5,-52.5 5460.5,-52.5 5460.5,-64.5 5460.5,-64.5 5460.5,-70.5 5454.5,-76.5 5448.5,-76.5 5448.5,-76.5 5401.5,-76.5 5401.5,-76.5 5395.5,-76.5 5389.5,-70.5 5389.5,-64.5 5389.5,-64.5 5389.5,-52.5 5389.5,-52.5 5389.5,-46.5 5395.5,-40.5 5401.5,-40.5"/>
<text text-anchor="middle" x="5425" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5449.28,-171.37C5444.57,-149.68 5436.41,-112.08 5430.86,-86.51"/>
<polygon fill="black" stroke="black" points="5434.28,-85.73 5428.73,-76.7 5427.43,-87.22 5434.28,-85.73"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5613,-171.5C5613,-171.5 5643,-171.5 5643,-171.5 5649,-171.5 5655,-177.5 5655,-183.5 5655,-183.5 5655,-195.5 5655,-195.5 5655,-201.5 5649,-207.5 5643,-207.5 5643,-207.5 5613,-207.5 5613,-207.5 5607,-207.5 5601,-201.5 5601,-195.5 5601,-195.5 5601,-183.5 5601,-183.5 5601,-177.5 5607,-171.5 5613,-171.5"/>
<text text-anchor="middle" x="5628" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5599.5,-40.5C5599.5,-40.5 5646.5,-40.5 5646.5,-40.5 5652.5,-40.5 5658.5,-46.5 5658.5,-52.5 5658.5,-52.5 5658.5,-64.5 5658.5,-64.5 5658.5,-70.5 5652.5,-76.5 5646.5,-76.5 5646.5,-76.5 5599.5,-76.5 5599.5,-76.5 5593.5,-76.5 5587.5,-70.5 5587.5,-64.5 5587.5,-64.5 5587.5,-52.5 5587.5,-52.5 5587.5,-46.5 5593.5,-40.5 5599.5,-40.5"/>
<text text-anchor="middle" x="5623" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5627.34,-171.37C5626.5,-149.78 5625.05,-112.41 5624.06,-86.85"/>
<polygon fill="black" stroke="black" points="5627.55,-86.56 5623.67,-76.7 5620.56,-86.83 5627.55,-86.56"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5101,-40.5C5101,-40.5 5157,-40.5 5157,-40.5 5163,-40.5 5169,-46.5 5169,-52.5 5169,-52.5 5169,-64.5 5169,-64.5 5169,-70.5 5163,-76.5 5157,-76.5 5157,-76.5 5101,-76.5 5101,-76.5 5095,-76.5 5089,-70.5 5089,-64.5 5089,-64.5 5089,-52.5 5089,-52.5 5089,-46.5 5095,-40.5 5101,-40.5"/>
<text text-anchor="middle" x="5129" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4907,-40.5C4907,-40.5 4963,-40.5 4963,-40.5 4969,-40.5 4975,-46.5 4975,-52.5 4975,-52.5 4975,-64.5 4975,-64.5 4975,-70.5 4969,-76.5 4963,-76.5 4963,-76.5 4907,-76.5 4907,-76.5 4901,-76.5 4895,-70.5 4895,-64.5 4895,-64.5 4895,-52.5 4895,-52.5 4895,-46.5 4901,-40.5 4907,-40.5"/>
<text text-anchor="middle" x="4935" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5303,-40.5C5303,-40.5 5359,-40.5 5359,-40.5 5365,-40.5 5371,-46.5 5371,-52.5 5371,-52.5 5371,-64.5 5371,-64.5 5371,-70.5 5365,-76.5 5359,-76.5 5359,-76.5 5303,-76.5 5303,-76.5 5297,-76.5 5291,-70.5 5291,-64.5 5291,-64.5 5291,-52.5 5291,-52.5 5291,-46.5 5297,-40.5 5303,-40.5"/>
<text text-anchor="middle" x="5331" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5501,-40.5C5501,-40.5 5557,-40.5 5557,-40.5 5563,-40.5 5569,-46.5 5569,-52.5 5569,-52.5 5569,-64.5 5569,-64.5 5569,-70.5 5563,-76.5 5557,-76.5 5557,-76.5 5501,-76.5 5501,-76.5 5495,-76.5 5489,-70.5 5489,-64.5 5489,-64.5 5489,-52.5 5489,-52.5 5489,-46.5 5495,-40.5 5501,-40.5"/>
<text text-anchor="middle" x="5529" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5302.5,-171.5C5302.5,-171.5 5373.5,-171.5 5373.5,-171.5 5379.5,-171.5 5385.5,-177.5 5385.5,-183.5 5385.5,-183.5 5385.5,-195.5 5385.5,-195.5 5385.5,-201.5 5379.5,-207.5 5373.5,-207.5 5373.5,-207.5 5302.5,-207.5 5302.5,-207.5 5296.5,-207.5 5290.5,-201.5 5290.5,-195.5 5290.5,-195.5 5290.5,-183.5 5290.5,-183.5 5290.5,-177.5 5296.5,-171.5 5302.5,-171.5"/>
<text text-anchor="middle" x="5338" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5185.5,-171.5C5185.5,-171.5 5260.5,-171.5 5260.5,-171.5 5266.5,-171.5 5272.5,-177.5 5272.5,-183.5 5272.5,-183.5 5272.5,-195.5 5272.5,-195.5 5272.5,-201.5 5266.5,-207.5 5260.5,-207.5 5260.5,-207.5 5185.5,-207.5 5185.5,-207.5 5179.5,-207.5 5173.5,-201.5 5173.5,-195.5 5173.5,-195.5 5173.5,-183.5 5173.5,-183.5 5173.5,-177.5 5179.5,-171.5 5185.5,-171.5"/>
<text text-anchor="middle" x="5223" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5113,-171.5C5113,-171.5 5143,-171.5 5143,-171.5 5149,-171.5 5155,-177.5 5155,-183.5 5155,-183.5 5155,-195.5 5155,-195.5 5155,-201.5 5149,-207.5 5143,-207.5 5143,-207.5 5113,-207.5 5113,-207.5 5107,-207.5 5101,-201.5 5101,-195.5 5101,-195.5 5101,-183.5 5101,-183.5 5101,-177.5 5107,-171.5 5113,-171.5"/>
<text text-anchor="middle" x="5128" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5906,-171.5C5906,-171.5 5968,-171.5 5968,-171.5 5974,-171.5 5980,-177.5 5980,-183.5 5980,-183.5 5980,-195.5 5980,-195.5 5980,-201.5 5974,-207.5 5968,-207.5 5968,-207.5 5906,-207.5 5906,-207.5 5900,-207.5 5894,-201.5 5894,-195.5 5894,-195.5 5894,-183.5 5894,-183.5 5894,-177.5 5900,-171.5 5906,-171.5"/>
<text text-anchor="middle" x="5937" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6096.5,-40.5C6096.5,-40.5 6143.5,-40.5 6143.5,-40.5 6149.5,-40.5 6155.5,-46.5 6155.5,-52.5 6155.5,-52.5 6155.5,-64.5 6155.5,-64.5 6155.5,-70.5 6149.5,-76.5 6143.5,-76.5 6143.5,-76.5 6096.5,-76.5 6096.5,-76.5 6090.5,-76.5 6084.5,-70.5 6084.5,-64.5 6084.5,-64.5 6084.5,-52.5 6084.5,-52.5 6084.5,-46.5 6090.5,-40.5 6096.5,-40.5"/>
<text text-anchor="middle" x="6120" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5953.32,-171.48C5962.26,-163.04 5973.96,-153.32 5986,-147 6022.28,-127.97 6041.39,-146.43 6075,-123 6088.56,-113.55 6099.43,-98.63 6107.09,-85.63"/>
<polygon fill="black" stroke="black" points="6110.31,-87.05 6112.1,-76.61 6104.19,-83.66 6110.31,-87.05"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5796.5,-171.5C5796.5,-171.5 5863.5,-171.5 5863.5,-171.5 5869.5,-171.5 5875.5,-177.5 5875.5,-183.5 5875.5,-183.5 5875.5,-195.5 5875.5,-195.5 5875.5,-201.5 5869.5,-207.5 5863.5,-207.5 5863.5,-207.5 5796.5,-207.5 5796.5,-207.5 5790.5,-207.5 5784.5,-201.5 5784.5,-195.5 5784.5,-195.5 5784.5,-183.5 5784.5,-183.5 5784.5,-177.5 5790.5,-171.5 5796.5,-171.5"/>
<text text-anchor="middle" x="5830" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5902.5,-40.5C5902.5,-40.5 5949.5,-40.5 5949.5,-40.5 5955.5,-40.5 5961.5,-46.5 5961.5,-52.5 5961.5,-52.5 5961.5,-64.5 5961.5,-64.5 5961.5,-70.5 5955.5,-76.5 5949.5,-76.5 5949.5,-76.5 5902.5,-76.5 5902.5,-76.5 5896.5,-76.5 5890.5,-70.5 5890.5,-64.5 5890.5,-64.5 5890.5,-52.5 5890.5,-52.5 5890.5,-46.5 5896.5,-40.5 5902.5,-40.5"/>
<text text-anchor="middle" x="5926" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5843.64,-171.42C5854.03,-158.3 5868.62,-139.66 5881,-123 5890.18,-110.64 5900.11,-96.7 5908.29,-85.04"/>
<polygon fill="black" stroke="black" points="5911.31,-86.83 5914.17,-76.63 5905.58,-82.82 5911.31,-86.83"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6335,-171.5C6335,-171.5 6365,-171.5 6365,-171.5 6371,-171.5 6377,-177.5 6377,-183.5 6377,-183.5 6377,-195.5 6377,-195.5 6377,-201.5 6371,-207.5 6365,-207.5 6365,-207.5 6335,-207.5 6335,-207.5 6329,-207.5 6323,-201.5 6323,-195.5 6323,-195.5 6323,-183.5 6323,-183.5 6323,-177.5 6329,-171.5 6335,-171.5"/>
<text text-anchor="middle" x="6350" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6298.5,-40.5C6298.5,-40.5 6345.5,-40.5 6345.5,-40.5 6351.5,-40.5 6357.5,-46.5 6357.5,-52.5 6357.5,-52.5 6357.5,-64.5 6357.5,-64.5 6357.5,-70.5 6351.5,-76.5 6345.5,-76.5 6345.5,-76.5 6298.5,-76.5 6298.5,-76.5 6292.5,-76.5 6286.5,-70.5 6286.5,-64.5 6286.5,-64.5 6286.5,-52.5 6286.5,-52.5 6286.5,-46.5 6292.5,-40.5 6298.5,-40.5"/>
<text text-anchor="middle" x="6322" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6346.28,-171.37C6341.57,-149.68 6333.41,-112.08 6327.86,-86.51"/>
<polygon fill="black" stroke="black" points="6331.28,-85.73 6325.73,-76.7 6324.43,-87.22 6331.28,-85.73"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6510,-171.5C6510,-171.5 6540,-171.5 6540,-171.5 6546,-171.5 6552,-177.5 6552,-183.5 6552,-183.5 6552,-195.5 6552,-195.5 6552,-201.5 6546,-207.5 6540,-207.5 6540,-207.5 6510,-207.5 6510,-207.5 6504,-207.5 6498,-201.5 6498,-195.5 6498,-195.5 6498,-183.5 6498,-183.5 6498,-177.5 6504,-171.5 6510,-171.5"/>
<text text-anchor="middle" x="6525" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6496.5,-40.5C6496.5,-40.5 6543.5,-40.5 6543.5,-40.5 6549.5,-40.5 6555.5,-46.5 6555.5,-52.5 6555.5,-52.5 6555.5,-64.5 6555.5,-64.5 6555.5,-70.5 6549.5,-76.5 6543.5,-76.5 6543.5,-76.5 6496.5,-76.5 6496.5,-76.5 6490.5,-76.5 6484.5,-70.5 6484.5,-64.5 6484.5,-64.5 6484.5,-52.5 6484.5,-52.5 6484.5,-46.5 6490.5,-40.5 6496.5,-40.5"/>
<text text-anchor="middle" x="6520" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6524.34,-171.37C6523.5,-149.78 6522.05,-112.41 6521.06,-86.85"/>
<polygon fill="black" stroke="black" points="6524.55,-86.56 6520.67,-76.7 6517.56,-86.83 6524.55,-86.56"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5998,-40.5C5998,-40.5 6054,-40.5 6054,-40.5 6060,-40.5 6066,-46.5 6066,-52.5 6066,-52.5 6066,-64.5 6066,-64.5 6066,-70.5 6060,-76.5 6054,-76.5 6054,-76.5 5998,-76.5 5998,-76.5 5992,-76.5 5986,-70.5 5986,-64.5 5986,-64.5 5986,-52.5 5986,-52.5 5986,-46.5 5992,-40.5 5998,-40.5"/>
<text text-anchor="middle" x="6026" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5804,-40.5C5804,-40.5 5860,-40.5 5860,-40.5 5866,-40.5 5872,-46.5 5872,-52.5 5872,-52.5 5872,-64.5 5872,-64.5 5872,-70.5 5866,-76.5 5860,-76.5 5860,-76.5 5804,-76.5 5804,-76.5 5798,-76.5 5792,-70.5 5792,-64.5 5792,-64.5 5792,-52.5 5792,-52.5 5792,-46.5 5798,-40.5 5804,-40.5"/>
<text text-anchor="middle" x="5832" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6200,-40.5C6200,-40.5 6256,-40.5 6256,-40.5 6262,-40.5 6268,-46.5 6268,-52.5 6268,-52.5 6268,-64.5 6268,-64.5 6268,-70.5 6262,-76.5 6256,-76.5 6256,-76.5 6200,-76.5 6200,-76.5 6194,-76.5 6188,-70.5 6188,-64.5 6188,-64.5 6188,-52.5 6188,-52.5 6188,-46.5 6194,-40.5 6200,-40.5"/>
<text text-anchor="middle" x="6228" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6398,-40.5C6398,-40.5 6454,-40.5 6454,-40.5 6460,-40.5 6466,-46.5 6466,-52.5 6466,-52.5 6466,-64.5 6466,-64.5 6466,-70.5 6460,-76.5 6454,-76.5 6454,-76.5 6398,-76.5 6398,-76.5 6392,-76.5 6386,-70.5 6386,-64.5 6386,-64.5 6386,-52.5 6386,-52.5 6386,-46.5 6392,-40.5 6398,-40.5"/>
<text text-anchor="middle" x="6426" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6199.5,-171.5C6199.5,-171.5 6270.5,-171.5 6270.5,-171.5 6276.5,-171.5 6282.5,-177.5 6282.5,-183.5 6282.5,-183.5 6282.5,-195.5 6282.5,-195.5 6282.5,-201.5 6276.5,-207.5 6270.5,-207.5 6270.5,-207.5 6199.5,-207.5 6199.5,-207.5 6193.5,-207.5 6187.5,-201.5 6187.5,-195.5 6187.5,-195.5 6187.5,-183.5 6187.5,-183.5 6187.5,-177.5 6193.5,-171.5 6199.5,-171.5"/>
<text text-anchor="middle" x="6235" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6082.5,-171.5C6082.5,-171.5 6157.5,-171.5 6157.5,-171.5 6163.5,-171.5 6169.5,-177.5 6169.5,-183.5 6169.5,-183.5 6169.5,-195.5 6169.5,-195.5 6169.5,-201.5 6163.5,-207.5 6157.5,-207.5 6157.5,-207.5 6082.5,-207.5 6082.5,-207.5 6076.5,-207.5 6070.5,-201.5 6070.5,-195.5 6070.5,-195.5 6070.5,-183.5 6070.5,-183.5 6070.5,-177.5 6076.5,-171.5 6082.5,-171.5"/>
<text text-anchor="middle" x="6120" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6010,-171.5C6010,-171.5 6040,-171.5 6040,-171.5 6046,-171.5 6052,-177.5 6052,-183.5 6052,-183.5 6052,-195.5 6052,-195.5 6052,-201.5 6046,-207.5 6040,-207.5 6040,-207.5 6010,-207.5 6010,-207.5 6004,-207.5 5998,-201.5 5998,-195.5 5998,-195.5 5998,-183.5 5998,-183.5 5998,-177.5 6004,-171.5 6010,-171.5"/>
<text text-anchor="middle" x="6025" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M300.5,-40.5C300.5,-40.5 347.5,-40.5 347.5,-40.5 353.5,-40.5 359.5,-46.5 359.5,-52.5 359.5,-52.5 359.5,-64.5 359.5,-64.5 359.5,-70.5 353.5,-76.5 347.5,-76.5 347.5,-76.5 300.5,-76.5 300.5,-76.5 294.5,-76.5 288.5,-70.5 288.5,-64.5 288.5,-64.5 288.5,-52.5 288.5,-52.5 288.5,-46.5 294.5,-40.5 300.5,-40.5"/>
<text text-anchor="middle" x="324" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.46,-171.37C227.66,-148.91 270.25,-109.38 297.78,-83.83"/>
<polygon fill="black" stroke="black" points="300.52,-86.07 305.47,-76.7 295.75,-80.94 300.52,-86.07"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M80.5,-40.5C80.5,-40.5 127.5,-40.5 127.5,-40.5 133.5,-40.5 139.5,-46.5 139.5,-52.5 139.5,-52.5 139.5,-64.5 139.5,-64.5 139.5,-70.5 133.5,-76.5 127.5,-76.5 127.5,-76.5 80.5,-76.5 80.5,-76.5 74.5,-76.5 68.5,-70.5 68.5,-64.5 68.5,-64.5 68.5,-52.5 68.5,-52.5 68.5,-46.5 74.5,-40.5 80.5,-40.5"/>
<text text-anchor="middle" x="104" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.45,-171.37C85.82,-149.68 93.4,-112.08 98.56,-86.51"/>
<polygon fill="black" stroke="black" points="101.99,-87.2 100.53,-76.7 95.13,-85.81 101.99,-87.2"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M583,-171.5C583,-171.5 613,-171.5 613,-171.5 619,-171.5 625,-177.5 625,-183.5 625,-183.5 625,-195.5 625,-195.5 625,-201.5 619,-207.5 613,-207.5 613,-207.5 583,-207.5 583,-207.5 577,-207.5 571,-201.5 571,-195.5 571,-195.5 571,-183.5 571,-183.5 571,-177.5 577,-171.5 583,-171.5"/>
<text text-anchor="middle" x="598" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M545.5,-40.5C545.5,-40.5 592.5,-40.5 592.5,-40.5 598.5,-40.5 604.5,-46.5 604.5,-52.5 604.5,-52.5 604.5,-64.5 604.5,-64.5 604.5,-70.5 598.5,-76.5 592.5,-76.5 592.5,-76.5 545.5,-76.5 545.5,-76.5 539.5,-76.5 533.5,-70.5 533.5,-64.5 533.5,-64.5 533.5,-52.5 533.5,-52.5 533.5,-46.5 539.5,-40.5 545.5,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.15,-171.37C589.27,-149.68 580.82,-112.08 575.07,-86.51"/>
<polygon fill="black" stroke="black" points="578.48,-85.69 572.87,-76.7 571.65,-87.23 578.48,-85.69"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M758,-171.5C758,-171.5 788,-171.5 788,-171.5 794,-171.5 800,-177.5 800,-183.5 800,-183.5 800,-195.5 800,-195.5 800,-201.5 794,-207.5 788,-207.5 788,-207.5 758,-207.5 758,-207.5 752,-207.5 746,-201.5 746,-195.5 746,-195.5 746,-183.5 746,-183.5 746,-177.5 752,-171.5 758,-171.5"/>
<text text-anchor="middle" x="773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M739.5,-40.5C739.5,-40.5 786.5,-40.5 786.5,-40.5 792.5,-40.5 798.5,-46.5 798.5,-52.5 798.5,-52.5 798.5,-64.5 798.5,-64.5 798.5,-70.5 792.5,-76.5 786.5,-76.5 786.5,-76.5 739.5,-76.5 739.5,-76.5 733.5,-76.5 727.5,-70.5 727.5,-64.5 727.5,-64.5 727.5,-52.5 727.5,-52.5 727.5,-46.5 733.5,-40.5 739.5,-40.5"/>
<text text-anchor="middle" x="763" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.67,-171.37C770,-149.78 767.1,-112.41 765.12,-86.85"/>
<polygon fill="black" stroke="black" points="768.6,-86.4 764.33,-76.7 761.62,-86.94 768.6,-86.4"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M390,-40.5C390,-40.5 446,-40.5 446,-40.5 452,-40.5 458,-46.5 458,-52.5 458,-52.5 458,-64.5 458,-64.5 458,-70.5 452,-76.5 446,-76.5 446,-76.5 390,-76.5 390,-76.5 384,-76.5 378,-70.5 378,-64.5 378,-64.5 378,-52.5 378,-52.5 378,-46.5 384,-40.5 390,-40.5"/>
<text text-anchor="middle" x="418" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M170,-40.5C170,-40.5 226,-40.5 226,-40.5 232,-40.5 238,-46.5 238,-52.5 238,-52.5 238,-64.5 238,-64.5 238,-70.5 232,-76.5 226,-76.5 226,-76.5 170,-76.5 170,-76.5 164,-76.5 158,-70.5 158,-64.5 158,-64.5 158,-52.5 158,-52.5 158,-46.5 164,-40.5 170,-40.5"/>
<text text-anchor="middle" x="198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M635,-40.5C635,-40.5 691,-40.5 691,-40.5 697,-40.5 703,-46.5 703,-52.5 703,-52.5 703,-64.5 703,-64.5 703,-70.5 697,-76.5 691,-76.5 691,-76.5 635,-76.5 635,-76.5 629,-76.5 623,-70.5 623,-64.5 623,-64.5 623,-52.5 623,-52.5 623,-46.5 629,-40.5 635,-40.5"/>
<text text-anchor="middle" x="663" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M829,-40.5C829,-40.5 885,-40.5 885,-40.5 891,-40.5 897,-46.5 897,-52.5 897,-52.5 897,-64.5 897,-64.5 897,-70.5 891,-76.5 885,-76.5 885,-76.5 829,-76.5 829,-76.5 823,-76.5 817,-70.5 817,-64.5 817,-64.5 817,-52.5 817,-52.5 817,-46.5 823,-40.5 829,-40.5"/>
<text text-anchor="middle" x="857" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1051,-171.5C1051,-171.5 1113,-171.5 1113,-171.5 1119,-171.5 1125,-177.5 1125,-183.5 1125,-183.5 1125,-195.5 1125,-195.5 1125,-201.5 1119,-207.5 1113,-207.5 1113,-207.5 1051,-207.5 1051,-207.5 1045,-207.5 1039,-201.5 1039,-195.5 1039,-195.5 1039,-183.5 1039,-183.5 1039,-177.5 1045,-171.5 1051,-171.5"/>
<text text-anchor="middle" x="1082" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1197.5,-40.5C1197.5,-40.5 1244.5,-40.5 1244.5,-40.5 1250.5,-40.5 1256.5,-46.5 1256.5,-52.5 1256.5,-52.5 1256.5,-64.5 1256.5,-64.5 1256.5,-70.5 1250.5,-76.5 1244.5,-76.5 1244.5,-76.5 1197.5,-76.5 1197.5,-76.5 1191.5,-76.5 1185.5,-70.5 1185.5,-64.5 1185.5,-64.5 1185.5,-52.5 1185.5,-52.5 1185.5,-46.5 1191.5,-40.5 1197.5,-40.5"/>
<text text-anchor="middle" x="1221" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1100.46,-171.37C1124.66,-148.91 1167.25,-109.38 1194.78,-83.83"/>
<polygon fill="black" stroke="black" points="1197.52,-86.07 1202.47,-76.7 1192.75,-80.94 1197.52,-86.07"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M941.5,-171.5C941.5,-171.5 1008.5,-171.5 1008.5,-171.5 1014.5,-171.5 1020.5,-177.5 1020.5,-183.5 1020.5,-183.5 1020.5,-195.5 1020.5,-195.5 1020.5,-201.5 1014.5,-207.5 1008.5,-207.5 1008.5,-207.5 941.5,-207.5 941.5,-207.5 935.5,-207.5 929.5,-201.5 929.5,-195.5 929.5,-195.5 929.5,-183.5 929.5,-183.5 929.5,-177.5 935.5,-171.5 941.5,-171.5"/>
<text text-anchor="middle" x="975" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M977.5,-40.5C977.5,-40.5 1024.5,-40.5 1024.5,-40.5 1030.5,-40.5 1036.5,-46.5 1036.5,-52.5 1036.5,-52.5 1036.5,-64.5 1036.5,-64.5 1036.5,-70.5 1030.5,-76.5 1024.5,-76.5 1024.5,-76.5 977.5,-76.5 977.5,-76.5 971.5,-76.5 965.5,-70.5 965.5,-64.5 965.5,-64.5 965.5,-52.5 965.5,-52.5 965.5,-46.5 971.5,-40.5 977.5,-40.5"/>
<text text-anchor="middle" x="1001" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M978.45,-171.37C982.82,-149.68 990.4,-112.08 995.56,-86.51"/>
<polygon fill="black" stroke="black" points="998.99,-87.2 997.53,-76.7 992.13,-85.81 998.99,-87.2"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1480,-171.5C1480,-171.5 1510,-171.5 1510,-171.5 1516,-171.5 1522,-177.5 1522,-183.5 1522,-183.5 1522,-195.5 1522,-195.5 1522,-201.5 1516,-207.5 1510,-207.5 1510,-207.5 1480,-207.5 1480,-207.5 1474,-207.5 1468,-201.5 1468,-195.5 1468,-195.5 1468,-183.5 1468,-183.5 1468,-177.5 1474,-171.5 1480,-171.5"/>
<text text-anchor="middle" x="1495" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1442.5,-40.5C1442.5,-40.5 1489.5,-40.5 1489.5,-40.5 1495.5,-40.5 1501.5,-46.5 1501.5,-52.5 1501.5,-52.5 1501.5,-64.5 1501.5,-64.5 1501.5,-70.5 1495.5,-76.5 1489.5,-76.5 1489.5,-76.5 1442.5,-76.5 1442.5,-76.5 1436.5,-76.5 1430.5,-70.5 1430.5,-64.5 1430.5,-64.5 1430.5,-52.5 1430.5,-52.5 1430.5,-46.5 1436.5,-40.5 1442.5,-40.5"/>
<text text-anchor="middle" x="1466" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1491.15,-171.37C1486.27,-149.68 1477.82,-112.08 1472.07,-86.51"/>
<polygon fill="black" stroke="black" points="1475.48,-85.69 1469.87,-76.7 1468.65,-87.23 1475.48,-85.69"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1655,-171.5C1655,-171.5 1685,-171.5 1685,-171.5 1691,-171.5 1697,-177.5 1697,-183.5 1697,-183.5 1697,-195.5 1697,-195.5 1697,-201.5 1691,-207.5 1685,-207.5 1685,-207.5 1655,-207.5 1655,-207.5 1649,-207.5 1643,-201.5 1643,-195.5 1643,-195.5 1643,-183.5 1643,-183.5 1643,-177.5 1649,-171.5 1655,-171.5"/>
<text text-anchor="middle" x="1670" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1636.5,-40.5C1636.5,-40.5 1683.5,-40.5 1683.5,-40.5 1689.5,-40.5 1695.5,-46.5 1695.5,-52.5 1695.5,-52.5 1695.5,-64.5 1695.5,-64.5 1695.5,-70.5 1689.5,-76.5 1683.5,-76.5 1683.5,-76.5 1636.5,-76.5 1636.5,-76.5 1630.5,-76.5 1624.5,-70.5 1624.5,-64.5 1624.5,-64.5 1624.5,-52.5 1624.5,-52.5 1624.5,-46.5 1630.5,-40.5 1636.5,-40.5"/>
<text text-anchor="middle" x="1660" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1668.67,-171.37C1667,-149.78 1664.1,-112.41 1662.12,-86.85"/>
<polygon fill="black" stroke="black" points="1665.6,-86.4 1661.33,-76.7 1658.62,-86.94 1665.6,-86.4"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1287,-40.5C1287,-40.5 1343,-40.5 1343,-40.5 1349,-40.5 1355,-46.5 1355,-52.5 1355,-52.5 1355,-64.5 1355,-64.5 1355,-70.5 1349,-76.5 1343,-76.5 1343,-76.5 1287,-76.5 1287,-76.5 1281,-76.5 1275,-70.5 1275,-64.5 1275,-64.5 1275,-52.5 1275,-52.5 1275,-46.5 1281,-40.5 1287,-40.5"/>
<text text-anchor="middle" x="1315" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1067,-40.5C1067,-40.5 1123,-40.5 1123,-40.5 1129,-40.5 1135,-46.5 1135,-52.5 1135,-52.5 1135,-64.5 1135,-64.5 1135,-70.5 1129,-76.5 1123,-76.5 1123,-76.5 1067,-76.5 1067,-76.5 1061,-76.5 1055,-70.5 1055,-64.5 1055,-64.5 1055,-52.5 1055,-52.5 1055,-46.5 1061,-40.5 1067,-40.5"/>
<text text-anchor="middle" x="1095" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1532,-40.5C1532,-40.5 1588,-40.5 1588,-40.5 1594,-40.5 1600,-46.5 1600,-52.5 1600,-52.5 1600,-64.5 1600,-64.5 1600,-70.5 1594,-76.5 1588,-76.5 1588,-76.5 1532,-76.5 1532,-76.5 1526,-76.5 1520,-70.5 1520,-64.5 1520,-64.5 1520,-52.5 1520,-52.5 1520,-46.5 1526,-40.5 1532,-40.5"/>
<text text-anchor="middle" x="1560" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1726,-40.5C1726,-40.5 1782,-40.5 1782,-40.5 1788,-40.5 1794,-46.5 1794,-52.5 1794,-52.5 1794,-64.5 1794,-64.5 1794,-70.5 1788,-76.5 1782,-76.5 1782,-76.5 1726,-76.5 1726,-76.5 1720,-76.5 1714,-70.5 1714,-64.5 1714,-64.5 1714,-52.5 1714,-52.5 1714,-46.5 1720,-40.5 1726,-40.5"/>
<text text-anchor="middle" x="1754" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1344.5,-171.5C1344.5,-171.5 1415.5,-171.5 1415.5,-171.5 1421.5,-171.5 1427.5,-177.5 1427.5,-183.5 1427.5,-183.5 1427.5,-195.5 1427.5,-195.5 1427.5,-201.5 1421.5,-207.5 1415.5,-207.5 1415.5,-207.5 1344.5,-207.5 1344.5,-207.5 1338.5,-207.5 1332.5,-201.5 1332.5,-195.5 1332.5,-195.5 1332.5,-183.5 1332.5,-183.5 1332.5,-177.5 1338.5,-171.5 1344.5,-171.5"/>
<text text-anchor="middle" x="1380" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1227.5,-171.5C1227.5,-171.5 1302.5,-171.5 1302.5,-171.5 1308.5,-171.5 1314.5,-177.5 1314.5,-183.5 1314.5,-183.5 1314.5,-195.5 1314.5,-195.5 1314.5,-201.5 1308.5,-207.5 1302.5,-207.5 1302.5,-207.5 1227.5,-207.5 1227.5,-207.5 1221.5,-207.5 1215.5,-201.5 1215.5,-195.5 1215.5,-195.5 1215.5,-183.5 1215.5,-183.5 1215.5,-177.5 1221.5,-171.5 1227.5,-171.5"/>
<text text-anchor="middle" x="1265" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1155,-171.5C1155,-171.5 1185,-171.5 1185,-171.5 1191,-171.5 1197,-177.5 1197,-183.5 1197,-183.5 1197,-195.5 1197,-195.5 1197,-201.5 1191,-207.5 1185,-207.5 1185,-207.5 1155,-207.5 1155,-207.5 1149,-207.5 1143,-201.5 1143,-195.5 1143,-195.5 1143,-183.5 1143,-183.5 1143,-177.5 1149,-171.5 1155,-171.5"/>
<text text-anchor="middle" x="1170" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1948,-171.5C1948,-171.5 2010,-171.5 2010,-171.5 2016,-171.5 2022,-177.5 2022,-183.5 2022,-183.5 2022,-195.5 2022,-195.5 2022,-201.5 2016,-207.5 2010,-207.5 2010,-207.5 1948,-207.5 1948,-207.5 1942,-207.5 1936,-201.5 1936,-195.5 1936,-195.5 1936,-183.5 1936,-183.5 1936,-177.5 1942,-171.5 1948,-171.5"/>
<text text-anchor="middle" x="1979" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2094.5,-40.5C2094.5,-40.5 2141.5,-40.5 2141.5,-40.5 2147.5,-40.5 2153.5,-46.5 2153.5,-52.5 2153.5,-52.5 2153.5,-64.5 2153.5,-64.5 2153.5,-70.5 2147.5,-76.5 2141.5,-76.5 2141.5,-76.5 2094.5,-76.5 2094.5,-76.5 2088.5,-76.5 2082.5,-70.5 2082.5,-64.5 2082.5,-64.5 2082.5,-52.5 2082.5,-52.5 2082.5,-46.5 2088.5,-40.5 2094.5,-40.5"/>
<text text-anchor="middle" x="2118" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1997.46,-171.37C2021.66,-148.91 2064.25,-109.38 2091.78,-83.83"/>
<polygon fill="black" stroke="black" points="2094.52,-86.07 2099.47,-76.7 2089.75,-80.94 2094.52,-86.07"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1838.5,-171.5C1838.5,-171.5 1905.5,-171.5 1905.5,-171.5 1911.5,-171.5 1917.5,-177.5 1917.5,-183.5 1917.5,-183.5 1917.5,-195.5 1917.5,-195.5 1917.5,-201.5 1911.5,-207.5 1905.5,-207.5 1905.5,-207.5 1838.5,-207.5 1838.5,-207.5 1832.5,-207.5 1826.5,-201.5 1826.5,-195.5 1826.5,-195.5 1826.5,-183.5 1826.5,-183.5 1826.5,-177.5 1832.5,-171.5 1838.5,-171.5"/>
<text text-anchor="middle" x="1872" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1874.5,-40.5C1874.5,-40.5 1921.5,-40.5 1921.5,-40.5 1927.5,-40.5 1933.5,-46.5 1933.5,-52.5 1933.5,-52.5 1933.5,-64.5 1933.5,-64.5 1933.5,-70.5 1927.5,-76.5 1921.5,-76.5 1921.5,-76.5 1874.5,-76.5 1874.5,-76.5 1868.5,-76.5 1862.5,-70.5 1862.5,-64.5 1862.5,-64.5 1862.5,-52.5 1862.5,-52.5 1862.5,-46.5 1868.5,-40.5 1874.5,-40.5"/>
<text text-anchor="middle" x="1898" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1875.45,-171.37C1879.82,-149.68 1887.4,-112.08 1892.56,-86.51"/>
<polygon fill="black" stroke="black" points="1895.99,-87.2 1894.53,-76.7 1889.13,-85.81 1895.99,-87.2"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2377,-171.5C2377,-171.5 2407,-171.5 2407,-171.5 2413,-171.5 2419,-177.5 2419,-183.5 2419,-183.5 2419,-195.5 2419,-195.5 2419,-201.5 2413,-207.5 2407,-207.5 2407,-207.5 2377,-207.5 2377,-207.5 2371,-207.5 2365,-201.5 2365,-195.5 2365,-195.5 2365,-183.5 2365,-183.5 2365,-177.5 2371,-171.5 2377,-171.5"/>
<text text-anchor="middle" x="2392" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2339.5,-40.5C2339.5,-40.5 2386.5,-40.5 2386.5,-40.5 2392.5,-40.5 2398.5,-46.5 2398.5,-52.5 2398.5,-52.5 2398.5,-64.5 2398.5,-64.5 2398.5,-70.5 2392.5,-76.5 2386.5,-76.5 2386.5,-76.5 2339.5,-76.5 2339.5,-76.5 2333.5,-76.5 2327.5,-70.5 2327.5,-64.5 2327.5,-64.5 2327.5,-52.5 2327.5,-52.5 2327.5,-46.5 2333.5,-40.5 2339.5,-40.5"/>
<text text-anchor="middle" x="2363" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2388.15,-171.37C2383.27,-149.68 2374.82,-112.08 2369.07,-86.51"/>
<polygon fill="black" stroke="black" points="2372.48,-85.69 2366.87,-76.7 2365.65,-87.23 2372.48,-85.69"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2552,-171.5C2552,-171.5 2582,-171.5 2582,-171.5 2588,-171.5 2594,-177.5 2594,-183.5 2594,-183.5 2594,-195.5 2594,-195.5 2594,-201.5 2588,-207.5 2582,-207.5 2582,-207.5 2552,-207.5 2552,-207.5 2546,-207.5 2540,-201.5 2540,-195.5 2540,-195.5 2540,-183.5 2540,-183.5 2540,-177.5 2546,-171.5 2552,-171.5"/>
<text text-anchor="middle" x="2567" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2533.5,-40.5C2533.5,-40.5 2580.5,-40.5 2580.5,-40.5 2586.5,-40.5 2592.5,-46.5 2592.5,-52.5 2592.5,-52.5 2592.5,-64.5 2592.5,-64.5 2592.5,-70.5 2586.5,-76.5 2580.5,-76.5 2580.5,-76.5 2533.5,-76.5 2533.5,-76.5 2527.5,-76.5 2521.5,-70.5 2521.5,-64.5 2521.5,-64.5 2521.5,-52.5 2521.5,-52.5 2521.5,-46.5 2527.5,-40.5 2533.5,-40.5"/>
<text text-anchor="middle" x="2557" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2565.67,-171.37C2564,-149.78 2561.1,-112.41 2559.12,-86.85"/>
<polygon fill="black" stroke="black" points="2562.6,-86.4 2558.33,-76.7 2555.62,-86.94 2562.6,-86.4"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2184,-40.5C2184,-40.5 2240,-40.5 2240,-40.5 2246,-40.5 2252,-46.5 2252,-52.5 2252,-52.5 2252,-64.5 2252,-64.5 2252,-70.5 2246,-76.5 2240,-76.5 2240,-76.5 2184,-76.5 2184,-76.5 2178,-76.5 2172,-70.5 2172,-64.5 2172,-64.5 2172,-52.5 2172,-52.5 2172,-46.5 2178,-40.5 2184,-40.5"/>
<text text-anchor="middle" x="2212" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1964,-40.5C1964,-40.5 2020,-40.5 2020,-40.5 2026,-40.5 2032,-46.5 2032,-52.5 2032,-52.5 2032,-64.5 2032,-64.5 2032,-70.5 2026,-76.5 2020,-76.5 2020,-76.5 1964,-76.5 1964,-76.5 1958,-76.5 1952,-70.5 1952,-64.5 1952,-64.5 1952,-52.5 1952,-52.5 1952,-46.5 1958,-40.5 1964,-40.5"/>
<text text-anchor="middle" x="1992" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2429,-40.5C2429,-40.5 2485,-40.5 2485,-40.5 2491,-40.5 2497,-46.5 2497,-52.5 2497,-52.5 2497,-64.5 2497,-64.5 2497,-70.5 2491,-76.5 2485,-76.5 2485,-76.5 2429,-76.5 2429,-76.5 2423,-76.5 2417,-70.5 2417,-64.5 2417,-64.5 2417,-52.5 2417,-52.5 2417,-46.5 2423,-40.5 2429,-40.5"/>
<text text-anchor="middle" x="2457" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2623,-40.5C2623,-40.5 2679,-40.5 2679,-40.5 2685,-40.5 2691,-46.5 2691,-52.5 2691,-52.5 2691,-64.5 2691,-64.5 2691,-70.5 2685,-76.5 2679,-76.5 2679,-76.5 2623,-76.5 2623,-76.5 2617,-76.5 2611,-70.5 2611,-64.5 2611,-64.5 2611,-52.5 2611,-52.5 2611,-46.5 2617,-40.5 2623,-40.5"/>
<text text-anchor="middle" x="2651" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2241.5,-171.5C2241.5,-171.5 2312.5,-171.5 2312.5,-171.5 2318.5,-171.5 2324.5,-177.5 2324.5,-183.5 2324.5,-183.5 2324.5,-195.5 2324.5,-195.5 2324.5,-201.5 2318.5,-207.5 2312.5,-207.5 2312.5,-207.5 2241.5,-207.5 2241.5,-207.5 2235.5,-207.5 2229.5,-201.5 2229.5,-195.5 2229.5,-195.5 2229.5,-183.5 2229.5,-183.5 2229.5,-177.5 2235.5,-171.5 2241.5,-171.5"/>
<text text-anchor="middle" x="2277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2124.5,-171.5C2124.5,-171.5 2199.5,-171.5 2199.5,-171.5 2205.5,-171.5 2211.5,-177.5 2211.5,-183.5 2211.5,-183.5 2211.5,-195.5 2211.5,-195.5 2211.5,-201.5 2205.5,-207.5 2199.5,-207.5 2199.5,-207.5 2124.5,-207.5 2124.5,-207.5 2118.5,-207.5 2112.5,-201.5 2112.5,-195.5 2112.5,-195.5 2112.5,-183.5 2112.5,-183.5 2112.5,-177.5 2118.5,-171.5 2124.5,-171.5"/>
<text text-anchor="middle" x="2162" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2052,-171.5C2052,-171.5 2082,-171.5 2082,-171.5 2088,-171.5 2094,-177.5 2094,-183.5 2094,-183.5 2094,-195.5 2094,-195.5 2094,-201.5 2088,-207.5 2082,-207.5 2082,-207.5 2052,-207.5 2052,-207.5 2046,-207.5 2040,-201.5 2040,-195.5 2040,-195.5 2040,-183.5 2040,-183.5 2040,-177.5 2046,-171.5 2052,-171.5"/>
<text text-anchor="middle" x="2067" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4112,-171.5C4112,-171.5 4174,-171.5 4174,-171.5 4180,-171.5 4186,-177.5 4186,-183.5 4186,-183.5 4186,-195.5 4186,-195.5 4186,-201.5 4180,-207.5 4174,-207.5 4174,-207.5 4112,-207.5 4112,-207.5 4106,-207.5 4100,-201.5 4100,-195.5 4100,-195.5 4100,-183.5 4100,-183.5 4100,-177.5 4106,-171.5 4112,-171.5"/>
<text text-anchor="middle" x="4143" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4302.5,-40.5C4302.5,-40.5 4349.5,-40.5 4349.5,-40.5 4355.5,-40.5 4361.5,-46.5 4361.5,-52.5 4361.5,-52.5 4361.5,-64.5 4361.5,-64.5 4361.5,-70.5 4355.5,-76.5 4349.5,-76.5 4349.5,-76.5 4302.5,-76.5 4302.5,-76.5 4296.5,-76.5 4290.5,-70.5 4290.5,-64.5 4290.5,-64.5 4290.5,-52.5 4290.5,-52.5 4290.5,-46.5 4296.5,-40.5 4302.5,-40.5"/>
<text text-anchor="middle" x="4326" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4159.32,-171.48C4168.26,-163.04 4179.96,-153.32 4192,-147 4228.28,-127.97 4247.39,-146.43 4281,-123 4294.56,-113.55 4305.43,-98.63 4313.09,-85.63"/>
<polygon fill="black" stroke="black" points="4316.31,-87.05 4318.1,-76.61 4310.19,-83.66 4316.31,-87.05"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4002.5,-171.5C4002.5,-171.5 4069.5,-171.5 4069.5,-171.5 4075.5,-171.5 4081.5,-177.5 4081.5,-183.5 4081.5,-183.5 4081.5,-195.5 4081.5,-195.5 4081.5,-201.5 4075.5,-207.5 4069.5,-207.5 4069.5,-207.5 4002.5,-207.5 4002.5,-207.5 3996.5,-207.5 3990.5,-201.5 3990.5,-195.5 3990.5,-195.5 3990.5,-183.5 3990.5,-183.5 3990.5,-177.5 3996.5,-171.5 4002.5,-171.5"/>
<text text-anchor="middle" x="4036" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4108.5,-40.5C4108.5,-40.5 4155.5,-40.5 4155.5,-40.5 4161.5,-40.5 4167.5,-46.5 4167.5,-52.5 4167.5,-52.5 4167.5,-64.5 4167.5,-64.5 4167.5,-70.5 4161.5,-76.5 4155.5,-76.5 4155.5,-76.5 4108.5,-76.5 4108.5,-76.5 4102.5,-76.5 4096.5,-70.5 4096.5,-64.5 4096.5,-64.5 4096.5,-52.5 4096.5,-52.5 4096.5,-46.5 4102.5,-40.5 4108.5,-40.5"/>
<text text-anchor="middle" x="4132" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4049.64,-171.42C4060.03,-158.3 4074.62,-139.66 4087,-123 4096.18,-110.64 4106.11,-96.7 4114.29,-85.04"/>
<polygon fill="black" stroke="black" points="4117.31,-86.83 4120.17,-76.63 4111.58,-82.82 4117.31,-86.83"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4541,-171.5C4541,-171.5 4571,-171.5 4571,-171.5 4577,-171.5 4583,-177.5 4583,-183.5 4583,-183.5 4583,-195.5 4583,-195.5 4583,-201.5 4577,-207.5 4571,-207.5 4571,-207.5 4541,-207.5 4541,-207.5 4535,-207.5 4529,-201.5 4529,-195.5 4529,-195.5 4529,-183.5 4529,-183.5 4529,-177.5 4535,-171.5 4541,-171.5"/>
<text text-anchor="middle" x="4556" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4504.5,-40.5C4504.5,-40.5 4551.5,-40.5 4551.5,-40.5 4557.5,-40.5 4563.5,-46.5 4563.5,-52.5 4563.5,-52.5 4563.5,-64.5 4563.5,-64.5 4563.5,-70.5 4557.5,-76.5 4551.5,-76.5 4551.5,-76.5 4504.5,-76.5 4504.5,-76.5 4498.5,-76.5 4492.5,-70.5 4492.5,-64.5 4492.5,-64.5 4492.5,-52.5 4492.5,-52.5 4492.5,-46.5 4498.5,-40.5 4504.5,-40.5"/>
<text text-anchor="middle" x="4528" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4552.28,-171.37C4547.57,-149.68 4539.41,-112.08 4533.86,-86.51"/>
<polygon fill="black" stroke="black" points="4537.28,-85.73 4531.73,-76.7 4530.43,-87.22 4537.28,-85.73"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4716,-171.5C4716,-171.5 4746,-171.5 4746,-171.5 4752,-171.5 4758,-177.5 4758,-183.5 4758,-183.5 4758,-195.5 4758,-195.5 4758,-201.5 4752,-207.5 4746,-207.5 4746,-207.5 4716,-207.5 4716,-207.5 4710,-207.5 4704,-201.5 4704,-195.5 4704,-195.5 4704,-183.5 4704,-183.5 4704,-177.5 4710,-171.5 4716,-171.5"/>
<text text-anchor="middle" x="4731" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4702.5,-40.5C4702.5,-40.5 4749.5,-40.5 4749.5,-40.5 4755.5,-40.5 4761.5,-46.5 4761.5,-52.5 4761.5,-52.5 4761.5,-64.5 4761.5,-64.5 4761.5,-70.5 4755.5,-76.5 4749.5,-76.5 4749.5,-76.5 4702.5,-76.5 4702.5,-76.5 4696.5,-76.5 4690.5,-70.5 4690.5,-64.5 4690.5,-64.5 4690.5,-52.5 4690.5,-52.5 4690.5,-46.5 4696.5,-40.5 4702.5,-40.5"/>
<text text-anchor="middle" x="4726" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4730.34,-171.37C4729.5,-149.78 4728.05,-112.41 4727.06,-86.85"/>
<polygon fill="black" stroke="black" points="4730.55,-86.56 4726.67,-76.7 4723.56,-86.83 4730.55,-86.56"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4204,-40.5C4204,-40.5 4260,-40.5 4260,-40.5 4266,-40.5 4272,-46.5 4272,-52.5 4272,-52.5 4272,-64.5 4272,-64.5 4272,-70.5 4266,-76.5 4260,-76.5 4260,-76.5 4204,-76.5 4204,-76.5 4198,-76.5 4192,-70.5 4192,-64.5 4192,-64.5 4192,-52.5 4192,-52.5 4192,-46.5 4198,-40.5 4204,-40.5"/>
<text text-anchor="middle" x="4232" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4010,-40.5C4010,-40.5 4066,-40.5 4066,-40.5 4072,-40.5 4078,-46.5 4078,-52.5 4078,-52.5 4078,-64.5 4078,-64.5 4078,-70.5 4072,-76.5 4066,-76.5 4066,-76.5 4010,-76.5 4010,-76.5 4004,-76.5 3998,-70.5 3998,-64.5 3998,-64.5 3998,-52.5 3998,-52.5 3998,-46.5 4004,-40.5 4010,-40.5"/>
<text text-anchor="middle" x="4038" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4406,-40.5C4406,-40.5 4462,-40.5 4462,-40.5 4468,-40.5 4474,-46.5 4474,-52.5 4474,-52.5 4474,-64.5 4474,-64.5 4474,-70.5 4468,-76.5 4462,-76.5 4462,-76.5 4406,-76.5 4406,-76.5 4400,-76.5 4394,-70.5 4394,-64.5 4394,-64.5 4394,-52.5 4394,-52.5 4394,-46.5 4400,-40.5 4406,-40.5"/>
<text text-anchor="middle" x="4434" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4604,-40.5C4604,-40.5 4660,-40.5 4660,-40.5 4666,-40.5 4672,-46.5 4672,-52.5 4672,-52.5 4672,-64.5 4672,-64.5 4672,-70.5 4666,-76.5 4660,-76.5 4660,-76.5 4604,-76.5 4604,-76.5 4598,-76.5 4592,-70.5 4592,-64.5 4592,-64.5 4592,-52.5 4592,-52.5 4592,-46.5 4598,-40.5 4604,-40.5"/>
<text text-anchor="middle" x="4632" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4405.5,-171.5C4405.5,-171.5 4476.5,-171.5 4476.5,-171.5 4482.5,-171.5 4488.5,-177.5 4488.5,-183.5 4488.5,-183.5 4488.5,-195.5 4488.5,-195.5 4488.5,-201.5 4482.5,-207.5 4476.5,-207.5 4476.5,-207.5 4405.5,-207.5 4405.5,-207.5 4399.5,-207.5 4393.5,-201.5 4393.5,-195.5 4393.5,-195.5 4393.5,-183.5 4393.5,-183.5 4393.5,-177.5 4399.5,-171.5 4405.5,-171.5"/>
<text text-anchor="middle" x="4441" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4288.5,-171.5C4288.5,-171.5 4363.5,-171.5 4363.5,-171.5 4369.5,-171.5 4375.5,-177.5 4375.5,-183.5 4375.5,-183.5 4375.5,-195.5 4375.5,-195.5 4375.5,-201.5 4369.5,-207.5 4363.5,-207.5 4363.5,-207.5 4288.5,-207.5 4288.5,-207.5 4282.5,-207.5 4276.5,-201.5 4276.5,-195.5 4276.5,-195.5 4276.5,-183.5 4276.5,-183.5 4276.5,-177.5 4282.5,-171.5 4288.5,-171.5"/>
<text text-anchor="middle" x="4326" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4216,-171.5C4216,-171.5 4246,-171.5 4246,-171.5 4252,-171.5 4258,-177.5 4258,-183.5 4258,-183.5 4258,-195.5 4258,-195.5 4258,-201.5 4252,-207.5 4246,-207.5 4246,-207.5 4216,-207.5 4216,-207.5 4210,-207.5 4204,-201.5 4204,-195.5 4204,-195.5 4204,-183.5 4204,-183.5 4204,-177.5 4210,-171.5 4216,-171.5"/>
<text text-anchor="middle" x="4231" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2845,-171.5C2845,-171.5 2907,-171.5 2907,-171.5 2913,-171.5 2919,-177.5 2919,-183.5 2919,-183.5 2919,-195.5 2919,-195.5 2919,-201.5 2913,-207.5 2907,-207.5 2907,-207.5 2845,-207.5 2845,-207.5 2839,-207.5 2833,-201.5 2833,-195.5 2833,-195.5 2833,-183.5 2833,-183.5 2833,-177.5 2839,-171.5 2845,-171.5"/>
<text text-anchor="middle" x="2876" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2991.5,-40.5C2991.5,-40.5 3038.5,-40.5 3038.5,-40.5 3044.5,-40.5 3050.5,-46.5 3050.5,-52.5 3050.5,-52.5 3050.5,-64.5 3050.5,-64.5 3050.5,-70.5 3044.5,-76.5 3038.5,-76.5 3038.5,-76.5 2991.5,-76.5 2991.5,-76.5 2985.5,-76.5 2979.5,-70.5 2979.5,-64.5 2979.5,-64.5 2979.5,-52.5 2979.5,-52.5 2979.5,-46.5 2985.5,-40.5 2991.5,-40.5"/>
<text text-anchor="middle" x="3015" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2894.46,-171.37C2918.66,-148.91 2961.25,-109.38 2988.78,-83.83"/>
<polygon fill="black" stroke="black" points="2991.52,-86.07 2996.47,-76.7 2986.75,-80.94 2991.52,-86.07"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2735.5,-171.5C2735.5,-171.5 2802.5,-171.5 2802.5,-171.5 2808.5,-171.5 2814.5,-177.5 2814.5,-183.5 2814.5,-183.5 2814.5,-195.5 2814.5,-195.5 2814.5,-201.5 2808.5,-207.5 2802.5,-207.5 2802.5,-207.5 2735.5,-207.5 2735.5,-207.5 2729.5,-207.5 2723.5,-201.5 2723.5,-195.5 2723.5,-195.5 2723.5,-183.5 2723.5,-183.5 2723.5,-177.5 2729.5,-171.5 2735.5,-171.5"/>
<text text-anchor="middle" x="2769" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2771.5,-40.5C2771.5,-40.5 2818.5,-40.5 2818.5,-40.5 2824.5,-40.5 2830.5,-46.5 2830.5,-52.5 2830.5,-52.5 2830.5,-64.5 2830.5,-64.5 2830.5,-70.5 2824.5,-76.5 2818.5,-76.5 2818.5,-76.5 2771.5,-76.5 2771.5,-76.5 2765.5,-76.5 2759.5,-70.5 2759.5,-64.5 2759.5,-64.5 2759.5,-52.5 2759.5,-52.5 2759.5,-46.5 2765.5,-40.5 2771.5,-40.5"/>
<text text-anchor="middle" x="2795" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2772.45,-171.37C2776.82,-149.68 2784.4,-112.08 2789.56,-86.51"/>
<polygon fill="black" stroke="black" points="2792.99,-87.2 2791.53,-76.7 2786.13,-85.81 2792.99,-87.2"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3274,-171.5C3274,-171.5 3304,-171.5 3304,-171.5 3310,-171.5 3316,-177.5 3316,-183.5 3316,-183.5 3316,-195.5 3316,-195.5 3316,-201.5 3310,-207.5 3304,-207.5 3304,-207.5 3274,-207.5 3274,-207.5 3268,-207.5 3262,-201.5 3262,-195.5 3262,-195.5 3262,-183.5 3262,-183.5 3262,-177.5 3268,-171.5 3274,-171.5"/>
<text text-anchor="middle" x="3289" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3236.5,-40.5C3236.5,-40.5 3283.5,-40.5 3283.5,-40.5 3289.5,-40.5 3295.5,-46.5 3295.5,-52.5 3295.5,-52.5 3295.5,-64.5 3295.5,-64.5 3295.5,-70.5 3289.5,-76.5 3283.5,-76.5 3283.5,-76.5 3236.5,-76.5 3236.5,-76.5 3230.5,-76.5 3224.5,-70.5 3224.5,-64.5 3224.5,-64.5 3224.5,-52.5 3224.5,-52.5 3224.5,-46.5 3230.5,-40.5 3236.5,-40.5"/>
<text text-anchor="middle" x="3260" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3285.15,-171.37C3280.27,-149.68 3271.82,-112.08 3266.07,-86.51"/>
<polygon fill="black" stroke="black" points="3269.48,-85.69 3263.87,-76.7 3262.65,-87.23 3269.48,-85.69"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3449,-171.5C3449,-171.5 3479,-171.5 3479,-171.5 3485,-171.5 3491,-177.5 3491,-183.5 3491,-183.5 3491,-195.5 3491,-195.5 3491,-201.5 3485,-207.5 3479,-207.5 3479,-207.5 3449,-207.5 3449,-207.5 3443,-207.5 3437,-201.5 3437,-195.5 3437,-195.5 3437,-183.5 3437,-183.5 3437,-177.5 3443,-171.5 3449,-171.5"/>
<text text-anchor="middle" x="3464" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3430.5,-40.5C3430.5,-40.5 3477.5,-40.5 3477.5,-40.5 3483.5,-40.5 3489.5,-46.5 3489.5,-52.5 3489.5,-52.5 3489.5,-64.5 3489.5,-64.5 3489.5,-70.5 3483.5,-76.5 3477.5,-76.5 3477.5,-76.5 3430.5,-76.5 3430.5,-76.5 3424.5,-76.5 3418.5,-70.5 3418.5,-64.5 3418.5,-64.5 3418.5,-52.5 3418.5,-52.5 3418.5,-46.5 3424.5,-40.5 3430.5,-40.5"/>
<text text-anchor="middle" x="3454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3462.67,-171.37C3461,-149.78 3458.1,-112.41 3456.12,-86.85"/>
<polygon fill="black" stroke="black" points="3459.6,-86.4 3455.33,-76.7 3452.62,-86.94 3459.6,-86.4"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3081,-40.5C3081,-40.5 3137,-40.5 3137,-40.5 3143,-40.5 3149,-46.5 3149,-52.5 3149,-52.5 3149,-64.5 3149,-64.5 3149,-70.5 3143,-76.5 3137,-76.5 3137,-76.5 3081,-76.5 3081,-76.5 3075,-76.5 3069,-70.5 3069,-64.5 3069,-64.5 3069,-52.5 3069,-52.5 3069,-46.5 3075,-40.5 3081,-40.5"/>
<text text-anchor="middle" x="3109" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2861,-40.5C2861,-40.5 2917,-40.5 2917,-40.5 2923,-40.5 2929,-46.5 2929,-52.5 2929,-52.5 2929,-64.5 2929,-64.5 2929,-70.5 2923,-76.5 2917,-76.5 2917,-76.5 2861,-76.5 2861,-76.5 2855,-76.5 2849,-70.5 2849,-64.5 2849,-64.5 2849,-52.5 2849,-52.5 2849,-46.5 2855,-40.5 2861,-40.5"/>
<text text-anchor="middle" x="2889" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3326,-40.5C3326,-40.5 3382,-40.5 3382,-40.5 3388,-40.5 3394,-46.5 3394,-52.5 3394,-52.5 3394,-64.5 3394,-64.5 3394,-70.5 3388,-76.5 3382,-76.5 3382,-76.5 3326,-76.5 3326,-76.5 3320,-76.5 3314,-70.5 3314,-64.5 3314,-64.5 3314,-52.5 3314,-52.5 3314,-46.5 3320,-40.5 3326,-40.5"/>
<text text-anchor="middle" x="3354" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3520,-40.5C3520,-40.5 3576,-40.5 3576,-40.5 3582,-40.5 3588,-46.5 3588,-52.5 3588,-52.5 3588,-64.5 3588,-64.5 3588,-70.5 3582,-76.5 3576,-76.5 3576,-76.5 3520,-76.5 3520,-76.5 3514,-76.5 3508,-70.5 3508,-64.5 3508,-64.5 3508,-52.5 3508,-52.5 3508,-46.5 3514,-40.5 3520,-40.5"/>
<text text-anchor="middle" x="3548" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3138.5,-171.5C3138.5,-171.5 3209.5,-171.5 3209.5,-171.5 3215.5,-171.5 3221.5,-177.5 3221.5,-183.5 3221.5,-183.5 3221.5,-195.5 3221.5,-195.5 3221.5,-201.5 3215.5,-207.5 3209.5,-207.5 3209.5,-207.5 3138.5,-207.5 3138.5,-207.5 3132.5,-207.5 3126.5,-201.5 3126.5,-195.5 3126.5,-195.5 3126.5,-183.5 3126.5,-183.5 3126.5,-177.5 3132.5,-171.5 3138.5,-171.5"/>
<text text-anchor="middle" x="3174" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3021.5,-171.5C3021.5,-171.5 3096.5,-171.5 3096.5,-171.5 3102.5,-171.5 3108.5,-177.5 3108.5,-183.5 3108.5,-183.5 3108.5,-195.5 3108.5,-195.5 3108.5,-201.5 3102.5,-207.5 3096.5,-207.5 3096.5,-207.5 3021.5,-207.5 3021.5,-207.5 3015.5,-207.5 3009.5,-201.5 3009.5,-195.5 3009.5,-195.5 3009.5,-183.5 3009.5,-183.5 3009.5,-177.5 3015.5,-171.5 3021.5,-171.5"/>
<text text-anchor="middle" x="3059" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2949,-171.5C2949,-171.5 2979,-171.5 2979,-171.5 2985,-171.5 2991,-177.5 2991,-183.5 2991,-183.5 2991,-195.5 2991,-195.5 2991,-201.5 2985,-207.5 2979,-207.5 2979,-207.5 2949,-207.5 2949,-207.5 2943,-207.5 2937,-201.5 2937,-195.5 2937,-195.5 2937,-183.5 2937,-183.5 2937,-177.5 2943,-171.5 2949,-171.5"/>
<text text-anchor="middle" x="2964" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3765.33,-425.39C4228.89,-424.52 7041.88,-418.2 7076,-392 7134.17,-347.33 7135.41,-247.7 7133.34,-207.65"/>
<polygon fill="black" stroke="black" points="3765.13,-421.89 3755.14,-425.41 3765.14,-428.89 3765.13,-421.89"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3765.2,-425.18C4057.73,-423.58 5251.57,-415.64 5282,-392 5339.92,-347.01 5341.3,-247.56 5339.31,-207.61"/>
<polygon fill="black" stroke="black" points="3765.16,-421.68 3755.18,-425.23 3765.2,-428.68 3765.16,-421.68"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3765.16,-425.69C4149.29,-426.68 6129.77,-429.94 6179,-392 6237.09,-347.23 6238.37,-247.65 6236.33,-207.64"/>
<polygon fill="black" stroke="black" points="3765.06,-422.19 3755.05,-425.66 3765.04,-429.19 3765.06,-422.19"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3655.95,-404.89C3650.02,-402.88 3643.93,-401.16 3638,-400 3617.02,-395.89 576.57,-404.19 559,-392 496.79,-348.85 485.44,-247.89 483.42,-207.57"/>
<polygon fill="black" stroke="black" points="3655.15,-408.32 3665.75,-408.49 3657.57,-401.75 3655.15,-408.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3655.95,-404.9C3650.02,-402.89 3643.93,-401.17 3638,-400 3623.13,-397.08 1468.45,-400.64 1456,-392 1393.81,-348.82 1382.45,-247.87 1380.42,-207.57"/>
<polygon fill="black" stroke="black" points="3655.15,-408.33 3665.75,-408.5 3657.57,-401.76 3655.15,-408.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3655.73,-404.83C3649.86,-402.86 3643.86,-401.16 3638,-400 3620.49,-396.53 2367.65,-402.2 2353,-392 2290.86,-348.74 2279.48,-247.84 2277.43,-207.55"/>
<polygon fill="black" stroke="black" points="3654.82,-408.23 3665.41,-408.38 3657.22,-401.66 3654.82,-408.23"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3765.31,-424.37C3930.97,-421.2 4361.04,-411.15 4385,-392 4442.29,-346.21 4444.04,-247.22 4442.22,-207.5"/>
<polygon fill="black" stroke="black" points="3765.2,-420.87 3755.26,-424.56 3765.33,-427.87 3765.2,-420.87"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3655.71,-404.92C3649.85,-402.92 3643.85,-401.2 3638,-400 3616.88,-395.66 3267.61,-404.45 3250,-392 3188.33,-348.4 3176.66,-248.15 3174.49,-207.8"/>
<polygon fill="black" stroke="black" points="3654.8,-408.31 3665.39,-408.48 3657.21,-401.74 3654.8,-408.31"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3708,-40.5C3708,-40.5 3764,-40.5 3764,-40.5 3770,-40.5 3776,-46.5 3776,-52.5 3776,-52.5 3776,-64.5 3776,-64.5 3776,-70.5 3770,-76.5 3764,-76.5 3764,-76.5 3708,-76.5 3708,-76.5 3702,-76.5 3696,-70.5 3696,-64.5 3696,-64.5 3696,-52.5 3696,-52.5 3696,-46.5 3702,-40.5 3708,-40.5"/>
<text text-anchor="middle" x="3736" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M3649.4,-404.6C3645.55,-403.04 3641.71,-401.49 3638,-400 3629.12,-396.43 3623.37,-399.93 3618,-392 3587.48,-346.92 3593.52,-195.63 3618,-147 3634.4,-114.42 3669.3,-90.94 3696.91,-76.55"/>
<polygon fill="black" stroke="black" points="3648.41,-407.97 3658.99,-408.47 3651.03,-401.48 3648.41,-407.97"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3523,-408.5C3523,-408.5 3617,-408.5 3617,-408.5 3623,-408.5 3629,-414.5 3629,-420.5 3629,-420.5 3629,-432.5 3629,-432.5 3629,-438.5 3623,-444.5 3617,-444.5 3617,-444.5 3523,-444.5 3523,-444.5 3517,-444.5 3511,-438.5 3511,-432.5 3511,-432.5 3511,-420.5 3511,-420.5 3511,-414.5 3517,-408.5 3523,-408.5"/>
<text text-anchor="middle" x="3570" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3608.16,-408.48C3617.72,-404.98 3628.08,-401.81 3638,-400 3660.68,-395.86 6939.56,-405.85 6958,-392 7012.39,-351.15 7018.84,-262.78 7018.33,-217.88"/>
<polygon fill="black" stroke="black" points="7021.83,-217.63 7018.09,-207.71 7014.83,-217.79 7021.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M3608.16,-408.48C3617.72,-404.98 3628.08,-401.81 3638,-400 3649.11,-397.97 6882.44,-399.37 6891,-392 6940.95,-349.04 6934.65,-262.01 6927.49,-217.72"/>
<polygon fill="black" stroke="black" points="6930.91,-216.93 6925.74,-207.69 6924.01,-218.14 6930.91,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3608.52,-408.37C3617.98,-404.92 3628.2,-401.8 3638,-400 3658.84,-396.16 5147.07,-404.75 5164,-392 5218.33,-351.07 5224.8,-262.74 5224.32,-217.86"/>
<polygon fill="black" stroke="black" points="5227.82,-217.62 5224.08,-207.7 5220.82,-217.78 5227.82,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M3608.52,-408.37C3617.98,-404.92 3628.2,-401.8 3638,-400 3657.93,-396.33 5081.66,-405.24 5097,-392 5146.89,-348.96 5140.61,-261.97 5133.48,-217.7"/>
<polygon fill="black" stroke="black" points="5136.89,-216.92 5131.73,-207.67 5130,-218.13 5136.89,-216.92"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3608.16,-408.49C3617.72,-404.99 3628.08,-401.82 3638,-400 3654.55,-396.97 6047.55,-402.11 6061,-392 6115.37,-351.12 6121.83,-262.77 6121.33,-217.88"/>
<polygon fill="black" stroke="black" points="6124.82,-217.62 6121.09,-207.71 6117.83,-217.79 6124.82,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M3608.16,-408.49C3617.72,-404.99 3628.08,-401.82 3638,-400 3654.09,-397.05 5981.6,-402.67 5994,-392 6043.93,-349.01 6037.64,-262 6030.49,-217.72"/>
<polygon fill="black" stroke="black" points="6033.9,-216.93 6028.73,-207.68 6027.01,-218.14 6033.9,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3510.67,-425.35C3080.74,-424.2 458.94,-416.2 427,-392 372.78,-350.93 366.26,-262.66 366.7,-217.83"/>
<polygon fill="black" stroke="black" points="370.21,-217.76 366.93,-207.68 363.21,-217.6 370.21,-217.76"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M3510.9,-425.41C3072.45,-424.64 341.86,-418.82 310,-392 259.35,-349.36 262.8,-262.19 268.45,-217.79"/>
<polygon fill="black" stroke="black" points="271.94,-218.12 269.86,-207.73 265,-217.15 271.94,-218.12"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3510.92,-425.58C3160.53,-425.94 1368.79,-426.08 1324,-392 1269.87,-350.81 1263.3,-262.6 1263.72,-217.81"/>
<polygon fill="black" stroke="black" points="1267.23,-217.74 1263.95,-207.66 1260.23,-217.58 1267.23,-217.74"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="black" d="M3510.75,-425.69C3149.05,-426.73 1252.35,-430.33 1207,-392 1156.43,-349.26 1159.84,-262.13 1165.47,-217.77"/>
<polygon fill="black" stroke="black" points="1168.95,-218.11 1166.87,-207.72 1162.02,-217.14 1168.95,-218.11"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3510.69,-424.97C3253.55,-422.57 2246.92,-411.92 2221,-392 2167.07,-350.54 2160.41,-262.45 2160.77,-217.75"/>
<polygon fill="black" stroke="black" points="2164.27,-217.69 2160.98,-207.62 2157.27,-217.55 2164.27,-217.69"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="black" d="M3510.56,-425.16C3239.34,-423.48 2131.2,-415.19 2104,-392 2053.62,-349.04 2056.94,-262.01 2062.51,-217.72"/>
<polygon fill="black" stroke="black" points="2065.99,-218.07 2063.9,-207.69 2059.06,-217.11 2065.99,-218.07"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3608.53,-408.42C3617.99,-404.97 3628.21,-401.84 3638,-400 3655.17,-396.77 4253.08,-402.57 4267,-392 4321.18,-350.87 4327.72,-262.63 4327.29,-217.82"/>
<polygon fill="black" stroke="black" points="4330.78,-217.59 4327.06,-207.67 4323.78,-217.75 4330.78,-217.59"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="black" d="M3608.53,-408.44C3617.99,-404.98 3628.21,-401.85 3638,-400 3653.34,-397.11 4188.22,-402.25 4200,-392 4249.7,-348.74 4243.51,-261.85 4236.44,-217.66"/>
<polygon fill="black" stroke="black" points="4239.86,-216.9 4234.7,-207.64 4232.96,-218.09 4239.86,-216.9"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3510.77,-424.82C3395.11,-422.95 3147.87,-416.15 3118,-392 3065.24,-349.34 3058.01,-262.17 3058,-217.79"/>
<polygon fill="black" stroke="black" points="3061.5,-217.77 3058.12,-207.73 3054.5,-217.69 3061.5,-217.77"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="black" d="M3510.75,-426.07C3372.71,-426.83 3038.53,-425.18 3001,-392 2951.4,-348.14 2954.37,-261.52 2959.68,-217.52"/>
<polygon fill="black" stroke="black" points="2963.16,-217.93 2961.02,-207.55 2956.22,-217 2963.16,-217.93"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node128" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M3644,-171.5C3644,-171.5 3674,-171.5 3674,-171.5 3680,-171.5 3686,-177.5 3686,-183.5 3686,-183.5 3686,-195.5 3686,-195.5 3686,-201.5 3680,-207.5 3674,-207.5 3674,-207.5 3644,-207.5 3644,-207.5 3638,-207.5 3632,-201.5 3632,-195.5 3632,-195.5 3632,-183.5 3632,-183.5 3632,-177.5 3638,-171.5 3644,-171.5"/>
<text text-anchor="middle" x="3659" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M3577.4,-408.17C3579.57,-402.98 3581.92,-397.28 3584,-392 3608.6,-329.69 3635.57,-255.72 3649.49,-217.06"/>
<polygon fill="black" stroke="black" points="3652.82,-218.16 3652.9,-207.57 3646.23,-215.8 3652.82,-218.16"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3806.5,-40.5C3806.5,-40.5 3853.5,-40.5 3853.5,-40.5 3859.5,-40.5 3865.5,-46.5 3865.5,-52.5 3865.5,-52.5 3865.5,-64.5 3865.5,-64.5 3865.5,-70.5 3859.5,-76.5 3853.5,-76.5 3853.5,-76.5 3806.5,-76.5 3806.5,-76.5 3800.5,-76.5 3794.5,-70.5 3794.5,-64.5 3794.5,-64.5 3794.5,-52.5 3794.5,-52.5 3794.5,-46.5 3800.5,-40.5 3806.5,-40.5"/>
<text text-anchor="middle" x="3830" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3734,-171.5C3734,-171.5 3818,-171.5 3818,-171.5 3824,-171.5 3830,-177.5 3830,-183.5 3830,-183.5 3830,-195.5 3830,-195.5 3830,-201.5 3824,-207.5 3818,-207.5 3818,-207.5 3734,-207.5 3734,-207.5 3728,-207.5 3722,-201.5 3722,-195.5 3722,-195.5 3722,-183.5 3722,-183.5 3722,-177.5 3728,-171.5 3734,-171.5"/>
<text text-anchor="middle" x="3776" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge60" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M3803.71,-165.29C3814.12,-157.98 3826.47,-150.81 3839,-147 3919.58,-122.5 6795.02,-159.35 6871,-123 6891.05,-113.41 6905.97,-91.92 6914.57,-76.61"/>
<polygon fill="black" stroke="black" points="3801.42,-162.64 3795.47,-171.41 3805.59,-168.26 3801.42,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge61" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3803.71,-165.3C3814.12,-157.98 3826.47,-150.82 3839,-147 3984.04,-102.83 6419.18,-151.97 6568,-123 6614.3,-113.99 6664.37,-92.15 6696.16,-76.6"/>
<polygon fill="black" stroke="black" points="3801.42,-162.65 3795.47,-171.41 3805.59,-168.27 3801.42,-162.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge62" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3803.71,-165.29C3814.11,-157.97 3826.47,-150.81 3839,-147 3924.74,-120.95 6982.83,-158.77 7065,-123 7086.69,-113.56 7104.23,-92.04 7114.62,-76.68"/>
<polygon fill="black" stroke="black" points="3801.42,-162.64 3795.47,-171.41 3805.59,-168.26 3801.42,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge63" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3803.71,-165.29C3814.11,-157.97 3826.47,-150.8 3839,-147 3930.12,-119.34 7180.35,-162.48 7267,-123 7287.87,-113.49 7304.1,-91.99 7313.59,-76.65"/>
<polygon fill="black" stroke="black" points="3801.41,-162.63 3795.47,-171.4 3805.59,-168.26 3801.41,-162.63"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge64" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M3803.74,-165.37C3814.14,-158.06 3826.49,-150.88 3839,-147 3970.4,-106.22 4953.24,-183.09 5077,-123 5097,-113.29 5111.93,-91.83 5120.55,-76.55"/>
<polygon fill="black" stroke="black" points="3801.45,-162.71 3795.49,-171.48 3805.61,-168.34 3801.45,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge65" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3803.99,-165.25C3814.35,-158 3826.6,-150.89 3839,-147 3938.16,-115.88 4672.16,-143.71 4774,-123 4820.08,-113.63 4869.99,-91.98 4901.82,-76.57"/>
<polygon fill="black" stroke="black" points="3801.75,-162.55 3795.78,-171.3 3805.91,-168.19 3801.75,-162.55"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge66" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3803.73,-165.36C3814.14,-158.04 3826.49,-150.87 3839,-147 3915.02,-123.52 5198.2,-155.1 5271,-123 5292.65,-113.45 5310.19,-91.96 5320.6,-76.63"/>
<polygon fill="black" stroke="black" points="3801.44,-162.7 3795.49,-171.46 3805.61,-168.32 3801.44,-162.7"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge67" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3803.73,-165.34C3814.13,-158.03 3826.48,-150.85 3839,-147 3925.77,-120.29 5390.53,-160.96 5473,-123 5493.83,-113.41 5510.07,-91.93 5519.58,-76.61"/>
<polygon fill="black" stroke="black" points="3801.43,-162.68 3795.48,-171.45 3805.6,-168.31 3801.43,-162.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge68" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M3803.72,-165.32C3814.12,-158 3826.48,-150.83 3839,-147 3952.43,-112.3 5867.08,-174.37 5974,-123 5994.04,-113.37 6008.96,-91.9 6017.57,-76.59"/>
<polygon fill="black" stroke="black" points="3801.43,-162.66 3795.48,-171.43 3805.59,-168.28 3801.43,-162.66"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge69" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3803.72,-165.33C3814.13,-158.02 3826.48,-150.84 3839,-147 3936.31,-117.13 5571.13,-142.66 5671,-123 5717.29,-113.89 5767.35,-92.07 5799.16,-76.56"/>
<polygon fill="black" stroke="black" points="3801.43,-162.67 3795.48,-171.44 3805.6,-168.3 3801.43,-162.67"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge70" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3803.72,-165.31C3814.12,-157.99 3826.47,-150.83 3839,-147 3962.75,-109.21 6049.43,-174.82 6168,-123 6189.68,-113.52 6207.22,-92.02 6217.61,-76.66"/>
<polygon fill="black" stroke="black" points="3801.42,-162.65 3795.47,-171.42 3805.59,-168.28 3801.42,-162.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge71" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3803.71,-165.31C3814.12,-157.99 3826.47,-150.82 3839,-147 3973.5,-105.98 6242.11,-181.46 6370,-123 6390.85,-113.47 6407.09,-91.97 6416.59,-76.63"/>
<polygon fill="black" stroke="black" points="3801.42,-162.65 3795.47,-171.42 3805.59,-168.27 3801.42,-162.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge72" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M3747.14,-165.5C3736.16,-158.1 3723.12,-150.84 3710,-147 3539.95,-97.29 691.27,-171.96 521,-123 489.3,-113.89 457.74,-92.07 438.08,-76.56"/>
<polygon fill="black" stroke="black" points="3745.29,-168.47 3755.47,-171.4 3749.33,-162.76 3745.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge73" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3747.15,-165.5C3736.16,-158.1 3723.12,-150.83 3710,-147 3526.87,-93.52 455.53,-187.55 276,-123 250.37,-113.78 227.01,-92.22 212.67,-76.78"/>
<polygon fill="black" stroke="black" points="3745.29,-168.47 3755.47,-171.39 3749.33,-162.76 3745.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge74" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3747.14,-165.5C3736.16,-158.11 3723.12,-150.84 3710,-147 3630.15,-123.64 790.05,-158.91 715,-123 694.95,-113.4 680.03,-91.92 671.43,-76.61"/>
<polygon fill="black" stroke="black" points="3745.29,-168.48 3755.47,-171.4 3749.33,-162.76 3745.29,-168.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge75" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3747.14,-165.51C3736.16,-158.11 3723.12,-150.84 3710,-147 3563.01,-103.93 1099.49,-167.76 953,-123 923,-113.83 893.69,-92.03 875.51,-76.53"/>
<polygon fill="black" stroke="black" points="3745.29,-168.48 3755.47,-171.4 3749.33,-162.77 3745.29,-168.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge76" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="black" d="M3747.14,-165.52C3736.16,-158.13 3723.12,-150.86 3710,-147 3587.83,-111.09 1540.33,-158.37 1418,-123 1386.32,-113.84 1354.76,-92.03 1335.08,-76.53"/>
<polygon fill="black" stroke="black" points="3745.28,-168.5 3755.47,-171.41 3749.32,-162.78 3745.28,-168.5"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge77" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3747.14,-165.51C3736.16,-158.12 3723.12,-150.85 3710,-147 3574.75,-107.32 1305.58,-170.85 1173,-123 1147.38,-113.75 1124.02,-92.2 1109.68,-76.76"/>
<polygon fill="black" stroke="black" points="3745.28,-168.49 3755.47,-171.41 3749.33,-162.77 3745.28,-168.49"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge78" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3747.14,-165.53C3736.15,-158.14 3723.11,-150.86 3710,-147 3598.18,-114.07 1717.06,-173.5 1612,-123 1591.97,-113.37 1577.04,-91.9 1568.43,-76.59"/>
<polygon fill="black" stroke="black" points="3745.28,-168.5 3755.46,-171.42 3749.32,-162.79 3745.28,-168.5"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge79" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3747.13,-165.54C3736.15,-158.15 3723.11,-150.87 3710,-147 3511.78,-88.47 2047.54,-183.81 1850,-123 1820.02,-113.77 1790.7,-91.98 1772.51,-76.5"/>
<polygon fill="black" stroke="black" points="3745.28,-168.51 3755.46,-171.43 3749.32,-162.8 3745.28,-168.51"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="black" d="M3747.12,-165.57C3736.14,-158.18 3723.1,-150.9 3710,-147 3561.42,-102.78 2463.78,-166.56 2315,-123 2283.55,-113.79 2252.18,-92.23 2232.47,-76.78"/>
<polygon fill="black" stroke="black" points="3745.27,-168.54 3755.45,-171.46 3749.31,-162.83 3745.27,-168.54"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3747.13,-165.55C3736.15,-158.16 3723.11,-150.88 3710,-147 3535.26,-95.24 2241.26,-185.31 2070,-123 2044.4,-113.69 2021.04,-92.14 2006.69,-76.73"/>
<polygon fill="black" stroke="black" points="3745.27,-168.53 3755.46,-171.44 3749.31,-162.81 3745.27,-168.53"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3747.12,-165.59C3736.13,-158.2 3723.1,-150.92 3710,-147 3582.13,-108.75 2629.05,-181.33 2509,-123 2489.01,-113.29 2474.07,-91.83 2465.45,-76.55"/>
<polygon fill="black" stroke="black" points="3745.26,-168.56 3755.45,-171.47 3749.3,-162.85 3745.26,-168.56"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge83" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3746.85,-165.45C3735.92,-158.13 3722.99,-150.92 3710,-147 3505.06,-85.15 2951.21,-187.21 2747,-123 2717.26,-113.65 2688.12,-92.11 2669.89,-76.72"/>
<polygon fill="black" stroke="black" points="3744.96,-168.4 3755.15,-171.29 3748.98,-162.67 3744.96,-168.4"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge84" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="black" d="M3804.34,-165.39C3814.65,-158.22 3826.79,-151.13 3839,-147 3910.96,-122.64 4112.53,-157.91 4180,-123 4199.62,-112.85 4214.54,-91.71 4223.26,-76.61"/>
<polygon fill="black" stroke="black" points="3802.17,-162.64 3796.15,-171.36 3806.29,-168.3 3802.17,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge85" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3808.44,-165.63C3818.07,-159.26 3828.78,-152.56 3839,-147 3892.21,-118.05 3956.92,-91 3997.79,-74.86"/>
<polygon fill="black" stroke="black" points="3806.28,-162.87 3799.94,-171.36 3810.19,-168.67 3806.28,-162.87"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge86" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3804.04,-165.38C3814.4,-158.14 3826.64,-151.01 3839,-147 3952.2,-110.28 4265.79,-172.53 4374,-123 4395.38,-113.22 4412.86,-92 4423.33,-76.78"/>
<polygon fill="black" stroke="black" points="3801.81,-162.68 3795.82,-171.42 3805.95,-168.32 3801.81,-162.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge87" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3804.01,-165.3C3814.37,-158.05 3826.61,-150.93 3839,-147 3917.09,-122.2 4501.88,-157.92 4576,-123 4596.74,-113.23 4613,-91.78 4622.54,-76.52"/>
<polygon fill="black" stroke="black" points="3801.77,-162.6 3795.79,-171.34 3805.92,-168.23 3801.77,-162.6"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge88" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="black" d="M3746.8,-165.62C3735.86,-158.31 3722.94,-151.07 3710,-147 3498.62,-80.51 3423.67,-188.55 3212,-123 3180.7,-113.31 3149.3,-91.85 3129.54,-76.56"/>
<polygon fill="black" stroke="black" points="3744.91,-168.57 3755.1,-171.44 3748.92,-162.83 3744.91,-168.57"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge89" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3746.83,-165.51C3735.9,-158.19 3722.97,-150.97 3710,-147 3552.03,-98.69 3121.74,-180.85 2967,-123 2941.48,-113.46 2918.1,-91.97 2903.73,-76.63"/>
<polygon fill="black" stroke="black" points="3744.94,-168.45 3755.14,-171.34 3748.96,-162.73 3744.94,-168.45"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge90" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3746.47,-165.67C3735.58,-158.44 3722.77,-151.23 3710,-147 3645.68,-125.68 3466.05,-154.4 3406,-123 3386.43,-112.77 3371.49,-91.65 3362.76,-76.57"/>
<polygon fill="black" stroke="black" points="3744.54,-168.59 3754.75,-171.41 3748.53,-162.84 3744.54,-168.59"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3741.12,-165.97C3731.15,-159.69 3720.22,-152.96 3710,-147 3666.1,-121.38 3614.24,-93.83 3581.24,-76.63"/>
<polygon fill="black" stroke="black" points="3739.27,-168.94 3749.59,-171.34 3743.02,-163.03 3739.27,-168.94"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3860,-171.5C3860,-171.5 3954,-171.5 3954,-171.5 3960,-171.5 3966,-177.5 3966,-183.5 3966,-183.5 3966,-195.5 3966,-195.5 3966,-201.5 3960,-207.5 3954,-207.5 3954,-207.5 3860,-207.5 3860,-207.5 3854,-207.5 3848,-201.5 3848,-195.5 3848,-195.5 3848,-183.5 3848,-183.5 3848,-177.5 3854,-171.5 3860,-171.5"/>
<text text-anchor="middle" x="3907" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M3896.77,-171.37C3883.66,-149.4 3860.78,-111.07 3845.52,-85.49"/>
<polygon fill="black" stroke="black" points="3848.4,-83.49 3840.27,-76.7 3842.39,-87.08 3848.4,-83.49"/>
</g>
</g>
</svg>
