// Seed: 2939821981
module module_0;
  logic id_2;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = id_1#(1);
  type_6(
      id_0, 1, id_1 && id_2 - ""
  );
  logic id_3;
  logic id_4;
endmodule
